vendor_name = ModelSim
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_fpga_top.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/BCD_to_7Segment.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_handshake.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Timer.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Counter_N_bits.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/BCD_Counter.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/D_FF_Cell.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/D_FF_Manual.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Comparator_N_bits.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Adder_N_bits.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Mux2to1_N_bits.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_pkg.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_1.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_2.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_3.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_fsm.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_clk_counter.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_bit_index.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_4.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_5.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_fsm.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_sync.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_mux_1.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_state_machine.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_mux_2.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_mux_3.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_state_handler.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_counter.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_bit_handler.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_byte_handler.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_dv_handler.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_mux_4.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_mux_5.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_mux_6.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_mux_7.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_mux_8.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_bit_decoder.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_mux_9.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx_mux_10.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_handshake_mux_0.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_fpga_top_mux_0.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_fpga_top_mux_1.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_fpga_top_mux_2.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_fpga_top_mux_3.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_fpga_top_mux_4.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/db/SerialCom.cbx.xml
design_name = uart_fpga_top
instance = comp, \o_Tx_Serial~output , o_Tx_Serial~output, uart_fpga_top, 1
instance = comp, \leds[0]~output , leds[0]~output, uart_fpga_top, 1
instance = comp, \leds[1]~output , leds[1]~output, uart_fpga_top, 1
instance = comp, \leds[2]~output , leds[2]~output, uart_fpga_top, 1
instance = comp, \leds[3]~output , leds[3]~output, uart_fpga_top, 1
instance = comp, \leds[4]~output , leds[4]~output, uart_fpga_top, 1
instance = comp, \leds[5]~output , leds[5]~output, uart_fpga_top, 1
instance = comp, \leds[6]~output , leds[6]~output, uart_fpga_top, 1
instance = comp, \leds[7]~output , leds[7]~output, uart_fpga_top, 1
instance = comp, \seg_unidades[0]~output , seg_unidades[0]~output, uart_fpga_top, 1
instance = comp, \seg_unidades[1]~output , seg_unidades[1]~output, uart_fpga_top, 1
instance = comp, \seg_unidades[2]~output , seg_unidades[2]~output, uart_fpga_top, 1
instance = comp, \seg_unidades[3]~output , seg_unidades[3]~output, uart_fpga_top, 1
instance = comp, \seg_unidades[4]~output , seg_unidades[4]~output, uart_fpga_top, 1
instance = comp, \seg_unidades[5]~output , seg_unidades[5]~output, uart_fpga_top, 1
instance = comp, \seg_unidades[6]~output , seg_unidades[6]~output, uart_fpga_top, 1
instance = comp, \seg_decenas[0]~output , seg_decenas[0]~output, uart_fpga_top, 1
instance = comp, \seg_decenas[1]~output , seg_decenas[1]~output, uart_fpga_top, 1
instance = comp, \seg_decenas[2]~output , seg_decenas[2]~output, uart_fpga_top, 1
instance = comp, \seg_decenas[3]~output , seg_decenas[3]~output, uart_fpga_top, 1
instance = comp, \seg_decenas[4]~output , seg_decenas[4]~output, uart_fpga_top, 1
instance = comp, \seg_decenas[5]~output , seg_decenas[5]~output, uart_fpga_top, 1
instance = comp, \seg_decenas[6]~output , seg_decenas[6]~output, uart_fpga_top, 1
instance = comp, \seg_handshake[0]~output , seg_handshake[0]~output, uart_fpga_top, 1
instance = comp, \seg_handshake[1]~output , seg_handshake[1]~output, uart_fpga_top, 1
instance = comp, \seg_handshake[2]~output , seg_handshake[2]~output, uart_fpga_top, 1
instance = comp, \seg_handshake[3]~output , seg_handshake[3]~output, uart_fpga_top, 1
instance = comp, \seg_handshake[4]~output , seg_handshake[4]~output, uart_fpga_top, 1
instance = comp, \seg_handshake[5]~output , seg_handshake[5]~output, uart_fpga_top, 1
instance = comp, \seg_handshake[6]~output , seg_handshake[6]~output, uart_fpga_top, 1
instance = comp, \clock~input , clock~input, uart_fpga_top, 1
instance = comp, \clock~inputCLKENA0 , clock~inputCLKENA0, uart_fpga_top, 1
instance = comp, \handshake_inst|next_state_mux|mux_final|sel_in0[1]~0 , handshake_inst|next_state_mux|mux_final|sel_in0[1]~0, uart_fpga_top, 1
instance = comp, \reset_n~input , reset_n~input, uart_fpga_top, 1
instance = comp, \handshake_inst|state_ff|DFF_ARRAY[1].dff_cell|q , handshake_inst|state_ff|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[2].dff_cell|q~DUPLICATE , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[2].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[0]~1 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[0]~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[0].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[1]~2 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[1]~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[1].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[0].dff_cell|q~DUPLICATE , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[1].full_adder_inst|cout~0 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[1].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[10].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[10].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[2].full_adder_inst|sum , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[2].full_adder_inst|sum, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[2]~8 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[2]~8, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[2].dff_cell|q~DUPLICATE , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[2].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[3].full_adder_inst|sum , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[3].full_adder_inst|sum, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[3]~9 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[3]~9, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[3].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[4].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[4].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[4].full_adder_inst|sum , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[4].full_adder_inst|sum, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[4]~10 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[4]~10, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[4].dff_cell|q~DUPLICATE , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[4].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[2].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[3].dff_cell|q~DUPLICATE , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[3].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[5].full_adder_inst|sum , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[5].full_adder_inst|sum, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[5]~11 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[5]~11, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[5].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[5].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[5].full_adder_inst|cout~0 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[5].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[6]~12 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[6]~12, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[6].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[6].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[7].full_adder_inst|sum , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[7].full_adder_inst|sum, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[7]~3 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[7]~3, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[7].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[7].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[8].full_adder_inst|sum , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[8].full_adder_inst|sum, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[8]~4 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[8]~4, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[8].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[8].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[9].full_adder_inst|sum , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[9].full_adder_inst|sum, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[9]~13 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[9]~13, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[9].dff_cell|q~DUPLICATE , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[9].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[9].full_adder_inst|cout~0 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[9].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[10]~14 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[10]~14, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[10].dff_cell|q~DUPLICATE , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[10].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[1].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[9].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[9].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[7].dff_cell|q~DUPLICATE , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[7].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[10].full_adder_inst|cout~0 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[10].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[12].full_adder_inst|sum , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[12].full_adder_inst|sum, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[12]~16 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[12]~16, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[12].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[12].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~2 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~1 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~1, uart_fpga_top, 1
instance = comp, \i_Rx_Serial~input , i_Rx_Serial~input, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_sync_inst|dff1|q~feeder , handshake_inst|uart_rx_inst|uart_rx_sync_inst|dff1|q~feeder, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_sync_inst|dff1|q , handshake_inst|uart_rx_inst|uart_rx_sync_inst|dff1|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_sync_inst|dff2|q~feeder , handshake_inst|uart_rx_inst|uart_rx_sync_inst|dff2|q~feeder, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_sync_inst|dff2|q , handshake_inst|uart_rx_inst|uart_rx_sync_inst|dff2|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|start_bit_valid~0 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|start_bit_valid~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[11].full_adder_inst|sum , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[11].full_adder_inst|sum, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[11]~15 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[11]~15, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[11].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[11].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|full_bit_comparator|WideAnd0~1 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|full_bit_comparator|WideAnd0~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|full_bit_comparator|WideAnd0~0 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|full_bit_comparator|WideAnd0~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|full_bit_comparator|WideAnd0~2 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|full_bit_comparator|WideAnd0~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[13].full_adder_inst|sum , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[13].full_adder_inst|sum, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[13]~5 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[13]~5, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[13].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[13].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[14].dff_cell|q~DUPLICATE , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[14].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[14].full_adder_inst|sum , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[14].full_adder_inst|sum, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[14]~6 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[14]~6, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[14].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[14].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[14].full_adder_inst|cout~0 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[14].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[15]~7 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[15]~7, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[15].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[15].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~0 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_dv_reset_mux|sel_in1[0]~0 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_dv_reset_mux|sel_in1[0]~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[2]~0 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|clock_count_mux|mux_final|out[2]~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_dv_reset_mux|sel_in1[0]~1 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_dv_reset_mux|sel_in1[0]~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[2].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|bit_index_mux|mux_final|out[0]~0 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|bit_index_mux|mux_final|out[0]~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[0].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|bit_index_mux|mux_final|out[1]~1 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|bit_index_mux|mux_final|out[1]~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[1].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[0].dff_cell|q~DUPLICATE , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|byte_handler|bit_decoder|mask_selector|mux_low|mux_final|sel_in1[2]~2 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|byte_handler|bit_decoder|mask_selector|mux_low|mux_final|sel_in1[2]~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|bit_index_mux|mux_final|out[2]~2 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|bit_index_mux|mux_final|out[2]~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[2].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[7]~17 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[7]~17, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[2].dff_cell|q~DUPLICATE , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[2].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[4]~1 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[4]~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[7]~18 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[7]~18, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[7].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[7].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|byte_handler|bit_decoder|mask_selector|mux_low|mux_final|sel_in1[2]~1 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|byte_handler|bit_decoder|mask_selector|mux_low|mux_final|sel_in1[2]~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[6]~15 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[6]~15, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[6]~16 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[6]~16, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[6].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[6].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|byte_handler|bit_decoder|mask_selector|mux_low|mux_final|sel_in1[2]~0 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|byte_handler|bit_decoder|mask_selector|mux_low|mux_final|sel_in1[2]~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[5]~13 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[5]~13, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[5]~14 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[5]~14, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[5].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[5].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|rx_data_comp|WideAnd0~1 , handshake_inst|rx_data_comp|WideAnd0~1, uart_fpga_top, 1
instance = comp, \handshake_inst|state_ff|DFF_ARRAY[0].dff_cell|q~DUPLICATE , handshake_inst|state_ff|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|state_ff|DFF_ARRAY[1].dff_cell|q~DUPLICATE , handshake_inst|state_ff|DFF_ARRAY[1].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|rx_dv_condition , handshake_inst|rx_dv_condition, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[0]~0 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[0]~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[4]~2 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[4]~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[4]~3 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[4]~3, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[4].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[4].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|handshake_fail_ff|DFF_ARRAY[0].dff_cell|q , handshake_inst|handshake_fail_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[2]~9 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[2]~9, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[0]~4 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[0]~4, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[2]~10 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[2]~10, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[2].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[3]~11 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[3]~11, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[3]~12 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[3]~12, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[3].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[0]~5 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[0]~5, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[0]~6 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[0]~6, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[0].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[1]~7 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[1]~7, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[1]~8 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_final|out[1]~8, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[1].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|rx_data_comp|WideAnd0~0 , handshake_inst|rx_data_comp|WideAnd0~0, uart_fpga_top, 1
instance = comp, \handshake_inst|handshake_fail_ff|DFF_ARRAY[0].dff_cell|q~0 , handshake_inst|handshake_fail_ff|DFF_ARRAY[0].dff_cell|q~0, uart_fpga_top, 1
instance = comp, \handshake_inst|handshake_fail_ff|DFF_ARRAY[0].dff_cell|q~DUPLICATE , handshake_inst|handshake_fail_ff|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \comb~0 , comb~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[4].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[4].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[0].dff_cell|q~0 , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[0].dff_cell|q~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[0].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[0].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~7 , timer_inst|contador_1hz|terminal_count_mux|out~7, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[1].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~6 , timer_inst|contador_1hz|terminal_count_mux|out~6, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[2].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[3].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~5 , timer_inst|contador_1hz|terminal_count_mux|out~5, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[3].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[3].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~0 , timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~4 , timer_inst|contador_1hz|terminal_count_mux|out~4, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[4].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[4].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~3 , timer_inst|contador_1hz|terminal_count_mux|out~3, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[5].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[5].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~2 , timer_inst|contador_1hz|terminal_count_mux|out~2, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[6].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[6].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~1 , timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~1, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~16 , timer_inst|contador_1hz|terminal_count_mux|out~16, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[7].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[7].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~17 , timer_inst|contador_1hz|terminal_count_mux|out~17, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[8].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[8].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[8].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[8].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~18 , timer_inst|contador_1hz|terminal_count_mux|out~18, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[9].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[9].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[9].full_adder_inst|cout~1 , timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[9].full_adder_inst|cout~1, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[9].full_adder_inst|cout~0 , timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[9].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~19 , timer_inst|contador_1hz|terminal_count_mux|out~19, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[10].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[10].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[11].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[11].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~20 , timer_inst|contador_1hz|terminal_count_mux|out~20, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[11].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[11].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~13 , timer_inst|contador_1hz|terminal_count_mux|out~13, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[12].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[12].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[15].full_adder_inst|cout~1 , timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[15].full_adder_inst|cout~1, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[12].full_adder_inst|cout~0 , timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[12].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~21 , timer_inst|contador_1hz|terminal_count_mux|out~21, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[13].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[13].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~22 , timer_inst|contador_1hz|terminal_count_mux|out~22, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[14].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[14].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[15].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[15].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[13].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[13].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~23 , timer_inst|contador_1hz|terminal_count_mux|out~23, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[15].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[15].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[15].full_adder_inst|cout~0 , timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[15].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[17].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[17].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~24 , timer_inst|contador_1hz|terminal_count_mux|out~24, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[16].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[16].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~14 , timer_inst|contador_1hz|terminal_count_mux|out~14, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[17].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[17].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~15 , timer_inst|contador_1hz|terminal_count_mux|out~15, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[18].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[18].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[18].full_adder_inst|cout~0 , timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[18].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[19].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[19].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~8 , timer_inst|contador_1hz|terminal_count_mux|out~8, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[19].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[19].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~9 , timer_inst|contador_1hz|terminal_count_mux|out~9, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[20].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[20].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~10 , timer_inst|contador_1hz|terminal_count_mux|out~10, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[21].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[21].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[22].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[22].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~11 , timer_inst|contador_1hz|terminal_count_mux|out~11, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[22].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[22].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[21].full_adder_inst|cout~0 , timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[21].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~12 , timer_inst|contador_1hz|terminal_count_mux|out~12, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[23].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[23].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~2 , timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~2, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~0 , timer_inst|contador_1hz|terminal_count_mux|out~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[24].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[24].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~1 , timer_inst|contador_1hz|terminal_count_mux|out~1, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[25].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[25].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~3 , timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~3, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~4 , timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~4, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~5 , timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~5, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_comparator|WideAnd0 , timer_inst|contador_1hz|terminal_count_comparator|WideAnd0, uart_fpga_top, 1
instance = comp, \timer_inst|comb~0 , timer_inst|comb~0, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|load_mux|out[0]~1 , timer_inst|unidades_counter|load_mux|out[0]~1, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|contador_reg|DFF_ARRAY[0].dff_cell|q , timer_inst|unidades_counter|contador_reg|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|contador_reg|DFF_ARRAY[3].dff_cell|q , timer_inst|unidades_counter|contador_reg|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|contador_reg|DFF_ARRAY[1].dff_cell|q , timer_inst|unidades_counter|contador_reg|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|load_mux|out[1] , timer_inst|unidades_counter|load_mux|out[1], uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|contador_reg|DFF_ARRAY[1].dff_cell|q~DUPLICATE , timer_inst|unidades_counter|contador_reg|DFF_ARRAY[1].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|load_mux|out~0 , timer_inst|unidades_counter|load_mux|out~0, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|contador_reg|DFF_ARRAY[2].dff_cell|q , timer_inst|unidades_counter|contador_reg|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|load_mux|out~2 , timer_inst|unidades_counter|load_mux|out~2, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|contador_reg|DFF_ARRAY[3].dff_cell|q~DUPLICATE , timer_inst|unidades_counter|contador_reg|DFF_ARRAY[3].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|borrow_comparator|WideAnd0~0 , timer_inst|unidades_counter|borrow_comparator|WideAnd0~0, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|load_mux|out~2 , timer_inst|decenas_counter|load_mux|out~2, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|contador_reg|DFF_ARRAY[0].dff_cell|q , timer_inst|decenas_counter|contador_reg|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|contador_reg|DFF_ARRAY[2].dff_cell|q , timer_inst|decenas_counter|contador_reg|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|contador_reg|DFF_ARRAY[0].dff_cell|q~DUPLICATE , timer_inst|decenas_counter|contador_reg|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|load_mux|out~0 , timer_inst|decenas_counter|load_mux|out~0, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|contador_reg|DFF_ARRAY[1].dff_cell|q , timer_inst|decenas_counter|contador_reg|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|load_mux|out~1 , timer_inst|decenas_counter|load_mux|out~1, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|contador_reg|DFF_ARRAY[2].dff_cell|q~DUPLICATE , timer_inst|decenas_counter|contador_reg|DFF_ARRAY[2].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|contador_reg|DFF_ARRAY[1].dff_cell|q~DUPLICATE , timer_inst|decenas_counter|contador_reg|DFF_ARRAY[1].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|load_mux|out~3 , timer_inst|decenas_counter|load_mux|out~3, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|contador_reg|DFF_ARRAY[3].dff_cell|q , timer_inst|decenas_counter|contador_reg|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|zero_detected , timer_inst|zero_detected, uart_fpga_top, 1
instance = comp, \handshake_inst|next_state_mux|mux_final|out[0]~0 , handshake_inst|next_state_mux|mux_final|out[0]~0, uart_fpga_top, 1
instance = comp, \handshake_inst|next_handshake_active_mux|mux_final|sel_in0[0] , handshake_inst|next_handshake_active_mux|mux_final|sel_in0[0], uart_fpga_top, 1
instance = comp, \handshake_inst|handshake_active_ff|DFF_ARRAY[0].dff_cell|q , handshake_inst|handshake_active_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_reset_mux|sel_in1[0]~0 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_reset_mux|sel_in1[0]~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~3 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~3, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|comb~0 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|comb~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_reset_mux|sel_in1[0]~2 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_reset_mux|sel_in1[0]~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[0].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_reset_mux|sel_in1[1]~1 , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_reset_mux|sel_in1[1]~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[1].dff_cell|q~DUPLICATE , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[1].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_dv_reset_mux|sel_in1[0] , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_dv_reset_mux|sel_in1[0], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_dv_ff|DFF_ARRAY[0].dff_cell|q , handshake_inst|uart_rx_inst|uart_rx_fsm_inst|rx_dv_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|next_state_mux|mux_final|out[2]~3 , handshake_inst|next_state_mux|mux_final|out[2]~3, uart_fpga_top, 1
instance = comp, \handshake_inst|state_ff|DFF_ARRAY[2].dff_cell|q , handshake_inst|state_ff|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~9 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~9, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[0].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~10 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~10, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[1].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[0].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~8 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~8, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[2].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~0 , handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~7 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~7, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[3].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~6 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~6, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[4].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[4].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[3].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[3].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[4].full_adder_inst|cout~0 , handshake_inst|uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[4].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[5].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[5].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~5 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~5, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[5].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[5].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~4 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~4, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[6].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[6].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~11 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~11, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[7].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[7].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[7].full_adder_inst|cout~0 , handshake_inst|uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[7].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~12 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~12, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[8].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[8].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~13 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~13, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[9].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[9].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~1 , handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~3 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~3, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[10].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[10].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[10].full_adder_inst|cout~0 , handshake_inst|uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[10].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~1 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[12].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[12].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[10].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[10].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~2 , handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0 , handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[0].dff_cell|q , handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|fsm|LessThan2~0 , handshake_inst|uart_tx_inst|fsm|LessThan2~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|fsm|LessThan2~1 , handshake_inst|uart_tx_inst|fsm|LessThan2~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|fsm|next_state[2]~2 , handshake_inst|uart_tx_inst|fsm|next_state[2]~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[2].dff_cell|q , handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|mux1|cmp_IDLE|WideAnd0~0 , handshake_inst|uart_tx_inst|mux1|cmp_IDLE|WideAnd0~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|mux_bit_next_mux3|y~0 , handshake_inst|uart_tx_inst|bit_idx|mux_bit_next_mux3|y~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[0].dff_cell|q , handshake_inst|uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|mux_bit_next_mux3|y~1 , handshake_inst|uart_tx_inst|bit_idx|mux_bit_next_mux3|y~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[1].dff_cell|q , handshake_inst|uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|mux_bit_next_mux3|y~2 , handshake_inst|uart_tx_inst|bit_idx|mux_bit_next_mux3|y~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[2].dff_cell|q , handshake_inst|uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|fsm|t1~0 , handshake_inst|uart_tx_inst|fsm|t1~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|fsm|next_state[0]~0 , handshake_inst|uart_tx_inst|fsm|next_state[0]~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[0].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[2].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[2].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|next_state_mux|mux_final|out[0]~1 , handshake_inst|next_state_mux|mux_final|out[0]~1, uart_fpga_top, 1
instance = comp, \handshake_inst|next_state_mux|mux_final|out[0]~2 , handshake_inst|next_state_mux|mux_final|out[0]~2, uart_fpga_top, 1
instance = comp, \handshake_inst|state_ff|DFF_ARRAY[0].dff_cell|q , handshake_inst|state_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|next_tx_start~0 , handshake_inst|next_tx_start~0, uart_fpga_top, 1
instance = comp, \handshake_inst|tx_start_ff|DFF_ARRAY[0].dff_cell|q , handshake_inst|tx_start_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~0 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~2 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[11].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[11].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|fsm|next_state[1]~3 , handshake_inst|uart_tx_inst|fsm|next_state[1]~3, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|fsm|next_state[1]~1 , handshake_inst|uart_tx_inst|fsm|next_state[1]~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[1].dff_cell|q , handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|tx_data_ff|DFF_ARRAY[7].dff_cell|q~0 , handshake_inst|tx_data_ff|DFF_ARRAY[7].dff_cell|q~0, uart_fpga_top, 1
instance = comp, \handshake_inst|tx_data_ff|DFF_ARRAY[7].dff_cell|q , handshake_inst|tx_data_ff|DFF_ARRAY[7].dff_cell|q, uart_fpga_top, 1
instance = comp, \tx_serial_mux|out~0 , tx_serial_mux|out~0, uart_fpga_top, 1
instance = comp, \button~input , button~input, uart_fpga_top, 1
instance = comp, \button_sync0_ff|DFF_ARRAY[0].dff_cell|q~feeder , button_sync0_ff|DFF_ARRAY[0].dff_cell|q~feeder, uart_fpga_top, 1
instance = comp, \button_sync0_ff|DFF_ARRAY[0].dff_cell|q , button_sync0_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \button_sync1_ff|DFF_ARRAY[0].dff_cell|q , button_sync1_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \button_prev_ff|DFF_ARRAY[0].dff_cell|q , button_prev_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|next_handshake_successful_mux|out~0 , handshake_inst|next_handshake_successful_mux|out~0, uart_fpga_top, 1
instance = comp, \handshake_inst|handshake_successful_ff|DFF_ARRAY[0].dff_cell|q , handshake_inst|handshake_successful_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|dff_current_state|DFF_ARRAY[1].dff_cell|q~DUPLICATE , uart_tx_inst|dff_current_state|DFF_ARRAY[1].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \comb~1 , comb~1, uart_fpga_top, 1
instance = comp, \tx_start_ff|DFF_ARRAY[0].dff_cell|q , tx_start_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|dff_current_state|DFF_ARRAY[2].dff_cell|q , uart_tx_inst|dff_current_state|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|dff_current_state|DFF_ARRAY[0].dff_cell|q~DUPLICATE , uart_tx_inst|dff_current_state|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~0 , uart_tx_inst|clk_counter|mux_clock_count|y~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~9 , uart_tx_inst|clk_counter|mux_clock_count|y~9, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[0].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~10 , uart_tx_inst|clk_counter|mux_clock_count|y~10, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[1].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~8 , uart_tx_inst|clk_counter|mux_clock_count|y~8, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[2].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~0 , uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~7 , uart_tx_inst|clk_counter|mux_clock_count|y~7, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[3].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~6 , uart_tx_inst|clk_counter|mux_clock_count|y~6, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[4].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[4].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[4].full_adder_inst|cout~0 , uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[4].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~5 , uart_tx_inst|clk_counter|mux_clock_count|y~5, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[5].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[5].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~4 , uart_tx_inst|clk_counter|mux_clock_count|y~4, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[6].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[6].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~11 , uart_tx_inst|clk_counter|mux_clock_count|y~11, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[7].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[7].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[7].full_adder_inst|cout~0 , uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[7].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~12 , uart_tx_inst|clk_counter|mux_clock_count|y~12, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[8].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[8].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~13 , uart_tx_inst|clk_counter|mux_clock_count|y~13, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[9].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[9].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~3 , uart_tx_inst|clk_counter|mux_clock_count|y~3, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[10].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[10].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[10].full_adder_inst|cout~0 , uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[10].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~2 , uart_tx_inst|clk_counter|mux_clock_count|y~2, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[11].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[11].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~1 , uart_tx_inst|clk_counter|mux_clock_count|y~1, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[12].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[12].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[10].dff_cell|q~DUPLICATE , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[10].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[11].dff_cell|q~DUPLICATE , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[11].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~1 , uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~1, uart_fpga_top, 1
instance = comp, \uart_tx_inst|fsm|LessThan2~0 , uart_tx_inst|fsm|LessThan2~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|fsm|LessThan2~1 , uart_tx_inst|fsm|LessThan2~1, uart_fpga_top, 1
instance = comp, \uart_tx_inst|fsm|next_state[1]~2 , uart_tx_inst|fsm|next_state[1]~2, uart_fpga_top, 1
instance = comp, \uart_tx_inst|dff_current_state|DFF_ARRAY[1].dff_cell|q , uart_tx_inst|dff_current_state|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~2 , uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~2, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0 , uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|mux3|cmp_TX_DATA_BITS|WideAnd0 , uart_tx_inst|mux3|cmp_TX_DATA_BITS|WideAnd0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|mux_bit_next_mux3|y~2 , uart_tx_inst|bit_idx|mux_bit_next_mux3|y~2, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[0].dff_cell|q , uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|mux_bit_next_mux3|y~1 , uart_tx_inst|bit_idx|mux_bit_next_mux3|y~1, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[1].dff_cell|q , uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|mux_bit_next_mux3|y~0 , uart_tx_inst|bit_idx|mux_bit_next_mux3|y~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[2].dff_cell|q , uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[0].dff_cell|q~DUPLICATE , uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_tx_inst|fsm|next_state[0]~0 , uart_tx_inst|fsm|next_state[0]~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|fsm|next_state[0]~1 , uart_tx_inst|fsm|next_state[0]~1, uart_fpga_top, 1
instance = comp, \uart_tx_inst|dff_current_state|DFF_ARRAY[0].dff_cell|q , uart_tx_inst|dff_current_state|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|fsm|next_state[2] , uart_tx_inst|fsm|next_state[2], uart_fpga_top, 1
instance = comp, \uart_tx_inst|dff_current_state|DFF_ARRAY[2].dff_cell|q~DUPLICATE , uart_tx_inst|dff_current_state|DFF_ARRAY[2].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \switches[1]~input , switches[1]~input, uart_fpga_top, 1
instance = comp, \tx_data_ff|DFF_ARRAY[1].dff_cell|q , tx_data_ff|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \switches[2]~input , switches[2]~input, uart_fpga_top, 1
instance = comp, \tx_data_ff|DFF_ARRAY[2].dff_cell|q , tx_data_ff|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \switches[3]~input , switches[3]~input, uart_fpga_top, 1
instance = comp, \tx_data_ff|DFF_ARRAY[3].dff_cell|q~feeder , tx_data_ff|DFF_ARRAY[3].dff_cell|q~feeder, uart_fpga_top, 1
instance = comp, \tx_data_ff|DFF_ARRAY[3].dff_cell|q , tx_data_ff|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \switches[0]~input , switches[0]~input, uart_fpga_top, 1
instance = comp, \tx_data_ff|DFF_ARRAY[0].dff_cell|q , tx_data_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|mux1|Mux0~4 , uart_tx_inst|mux1|Mux0~4, uart_fpga_top, 1
instance = comp, \switches[6]~input , switches[6]~input, uart_fpga_top, 1
instance = comp, \tx_data_ff|DFF_ARRAY[6].dff_cell|q , tx_data_ff|DFF_ARRAY[6].dff_cell|q, uart_fpga_top, 1
instance = comp, \switches[5]~input , switches[5]~input, uart_fpga_top, 1
instance = comp, \tx_data_ff|DFF_ARRAY[5].dff_cell|q , tx_data_ff|DFF_ARRAY[5].dff_cell|q, uart_fpga_top, 1
instance = comp, \switches[7]~input , switches[7]~input, uart_fpga_top, 1
instance = comp, \tx_data_ff|DFF_ARRAY[7].dff_cell|q , tx_data_ff|DFF_ARRAY[7].dff_cell|q, uart_fpga_top, 1
instance = comp, \switches[4]~input , switches[4]~input, uart_fpga_top, 1
instance = comp, \tx_data_ff|DFF_ARRAY[4].dff_cell|q , tx_data_ff|DFF_ARRAY[4].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|mux1|Mux0~0 , uart_tx_inst|mux1|Mux0~0, uart_fpga_top, 1
instance = comp, \tx_serial_mux|out~1 , tx_serial_mux|out~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[1].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[1].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[2].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[2]~0 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[2]~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[3]~1 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[3]~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[0]~8 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[0]~8, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[0].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[1]~9 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[1]~9, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[1].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|start_bit_valid~0 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|start_bit_valid~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[3].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[3].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[1].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[1].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[2].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[0].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|reset_condition , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|reset_condition, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|next_count_mux|sel_in0[2] , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|next_count_mux|sel_in0[2], uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[2]~14 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[2]~14, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[2].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[2].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|next_count_mux|sel_in0[3] , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|next_count_mux|sel_in0[3], uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[3]~15 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[3]~15, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[3].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[0].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[4].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[4].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[4]~16 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[4]~16, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[4].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[4].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[4].full_adder_inst|cout~0 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[4].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[5].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[5].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|next_count_mux|sel_in0[5] , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|next_count_mux|sel_in0[5], uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[5]~17 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[5]~17, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[5].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[5].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[6]~18 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[6]~18, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[6].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[6].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[6].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[6].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[7]~10 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[7]~10, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[7].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[7].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[7].full_adder_inst|cout~0 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[7].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[8].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[8].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[8]~11 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[8]~11, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[8].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[8].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|next_count_mux|sel_in0[9] , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|next_count_mux|sel_in0[9], uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[9]~2 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[9]~2, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[9].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[9].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[10].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[10].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[10].full_adder_inst|cout~0 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[10].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[11].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[11].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|next_count_mux|sel_in0[11] , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|next_count_mux|sel_in0[11], uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[11]~5 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[11]~5, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[11].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[11].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[12]~6 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[12]~6, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[12].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[12].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[13].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[13].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[13]~12 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[13]~12, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[13].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[13].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[13].full_adder_inst|cout~0 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|counter|increment_adder|FULL_ADDER_ARRAY[13].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[14]~13 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[14]~13, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[14].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[14].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[15]~7 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[15]~7, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[15].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[15].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|full_bit_comparator|WideAnd0~2 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|full_bit_comparator|WideAnd0~2, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|full_bit_comparator|WideAnd0~1 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|full_bit_comparator|WideAnd0~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[7].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[7].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~0 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|full_bit_comparator|WideAnd0~0 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|full_bit_comparator|WideAnd0~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[0]~3 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[0]~3, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[9].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[9].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[10]~4 , uart_rx_inst|uart_rx_fsm_inst|clock_count_reset_mux|sel_in1[10]~4, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[10].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|clock_count_ff|DFF_ARRAY[10].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~2 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~2, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~1 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~3 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|Equal0~3, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|bit_index_reset_mux|sel_in1[0]~0 , uart_rx_inst|uart_rx_fsm_inst|bit_index_reset_mux|sel_in1[0]~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[0].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|bit_index_mux|mux_final|out[1]~1 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|bit_index_mux|mux_final|out[1]~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|bit_index_reset_mux|sel_in1[1] , uart_rx_inst|uart_rx_fsm_inst|bit_index_reset_mux|sel_in1[1], uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[1].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|byte_handler|bit_decoder|mask_selector|mux_high|mux_final|sel_in1[6]~2 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|byte_handler|bit_decoder|mask_selector|mux_high|mux_final|sel_in1[6]~2, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|bit_index_mux|mux_final|out[2]~0 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|bit_index_mux|mux_final|out[2]~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|bit_index_reset_mux|sel_in1[2] , uart_rx_inst|uart_rx_fsm_inst|bit_index_reset_mux|sel_in1[2], uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[2].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|bit_index_ff|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|comb~0 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|state_handler|comb~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_reset_mux|sel_in1[0]~1 , uart_rx_inst|uart_rx_fsm_inst|state_reset_mux|sel_in1[0]~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[0].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_dv_reset_mux|sel_in1[0]~1 , uart_rx_inst|uart_rx_fsm_inst|rx_dv_reset_mux|sel_in1[0]~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[2].dff_cell|q~DUPLICATE , uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[2].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_dv_reset_mux|sel_in1[0]~0 , uart_rx_inst|uart_rx_fsm_inst|rx_dv_reset_mux|sel_in1[0]~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_reset_mux|sel_in1[1]~0 , uart_rx_inst|uart_rx_fsm_inst|state_reset_mux|sel_in1[1]~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[1].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|state_ff|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[0]~0 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[0]~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[0]~1 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[0]~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[0]~2 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[0]~2, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[0]~3 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[0]~3, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[0]~0 , uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[0]~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[0]~1 , uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[0]~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[0].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_dv_reset_mux|sel_in1[0] , uart_rx_inst|uart_rx_fsm_inst|rx_dv_reset_mux|sel_in1[0], uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_dv_ff|DFF_ARRAY[0].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|rx_dv_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \received_data_mux|out[7]~0 , received_data_mux|out[7]~0, uart_fpga_top, 1
instance = comp, \received_data_ff|DFF_ARRAY[0].dff_cell|q , received_data_ff|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \leds_mux|out~0 , leds_mux|out~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|byte_handler|bit_decoder|mask_selector|mux_high|mux_final|sel_in1[6]~0 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|byte_handler|bit_decoder|mask_selector|mux_high|mux_final|sel_in1[6]~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[1]~4 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[1]~4, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[1]~2 , uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[1]~2, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[1].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \received_data_ff|DFF_ARRAY[1].dff_cell|q , received_data_ff|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \leds_mux|out~1 , leds_mux|out~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|byte_handler|bit_decoder|mask_selector|mux_high|mux_final|sel_in1[6]~1 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|byte_handler|bit_decoder|mask_selector|mux_high|mux_final|sel_in1[6]~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[2]~5 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[2]~5, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[2]~3 , uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[2]~3, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[2].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \received_data_ff|DFF_ARRAY[2].dff_cell|q , received_data_ff|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \leds_mux|out~2 , leds_mux|out~2, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[3]~6 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[3]~6, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[3]~4 , uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[3]~4, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[3].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \received_data_ff|DFF_ARRAY[3].dff_cell|q , received_data_ff|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \leds_mux|out~3 , leds_mux|out~3, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[4]~7 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[4]~7, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[4]~8 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[4]~8, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[4]~9 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[4]~9, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[4]~5 , uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[4]~5, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[4].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[4].dff_cell|q, uart_fpga_top, 1
instance = comp, \received_data_ff|DFF_ARRAY[4].dff_cell|q , received_data_ff|DFF_ARRAY[4].dff_cell|q, uart_fpga_top, 1
instance = comp, \leds_mux|out~4 , leds_mux|out~4, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[5]~10 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[5]~10, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[5]~6 , uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[5]~6, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[5].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[5].dff_cell|q, uart_fpga_top, 1
instance = comp, \received_data_ff|DFF_ARRAY[5].dff_cell|q , received_data_ff|DFF_ARRAY[5].dff_cell|q, uart_fpga_top, 1
instance = comp, \leds_mux|out~5 , leds_mux|out~5, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[6]~11 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[6]~11, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[6]~7 , uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[6]~7, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[6].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[6].dff_cell|q, uart_fpga_top, 1
instance = comp, \received_data_ff|DFF_ARRAY[6].dff_cell|q , received_data_ff|DFF_ARRAY[6].dff_cell|q, uart_fpga_top, 1
instance = comp, \leds_mux|out~6 , leds_mux|out~6, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[7]~12 , uart_rx_inst|uart_rx_fsm_inst|state_machine_inst|rx_byte_mux|mux_low|mux_final|out[7]~12, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[7]~8 , uart_rx_inst|uart_rx_fsm_inst|rx_byte_reset_mux|sel_in1[7]~8, uart_fpga_top, 1
instance = comp, \uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[7].dff_cell|q , uart_rx_inst|uart_rx_fsm_inst|rx_byte_ff|DFF_ARRAY[7].dff_cell|q, uart_fpga_top, 1
instance = comp, \received_data_ff|DFF_ARRAY[7].dff_cell|q , received_data_ff|DFF_ARRAY[7].dff_cell|q, uart_fpga_top, 1
instance = comp, \leds_mux|out~7 , leds_mux|out~7, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_unidades|seg[0]~0 , timer_inst|bcd_unidades|seg[0]~0, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_unidades|seg[1]~1 , timer_inst|bcd_unidades|seg[1]~1, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_unidades|seg[2]~2 , timer_inst|bcd_unidades|seg[2]~2, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_unidades|seg[3]~3 , timer_inst|bcd_unidades|seg[3]~3, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_unidades|seg[4]~4 , timer_inst|bcd_unidades|seg[4]~4, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_unidades|seg[5]~5 , timer_inst|bcd_unidades|seg[5]~5, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_unidades|seg[6]~6 , timer_inst|bcd_unidades|seg[6]~6, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_decenas|seg[0]~0 , timer_inst|bcd_decenas|seg[0]~0, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_decenas|seg[1]~1 , timer_inst|bcd_decenas|seg[1]~1, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_decenas|seg[2]~2 , timer_inst|bcd_decenas|seg[2]~2, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_decenas|seg[3]~3 , timer_inst|bcd_decenas|seg[3]~3, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_decenas|seg[4]~4 , timer_inst|bcd_decenas|seg[4]~4, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_decenas|seg[5]~5 , timer_inst|bcd_decenas|seg[5]~5, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_decenas|seg[6]~6 , timer_inst|bcd_decenas|seg[6]~6, uart_fpga_top, 1
instance = comp, \bcd_to_7seg_inst|seg~0 , bcd_to_7seg_inst|seg~0, uart_fpga_top, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, uart_fpga_top, 1
