{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611130288263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611130288263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 09:11:27 2021 " "Processing started: Wed Jan 20 09:11:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611130288263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611130288263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serrure -c serrure " "Command: quartus_map --read_settings_files=on --write_settings_files=off serrure -c serrure" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611130288263 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1611130289341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_clavier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_clavier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_clavier-moncodage " "Found design unit 1: decode_clavier-moncodage" {  } { { "decode_clavier.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP1/decode_clavier.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611130291154 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_clavier " "Found entity 1: decode_clavier" {  } { { "decode_clavier.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP1/decode_clavier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611130291154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611130291154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serrure.bdf 1 1 " "Found 1 design units, including 1 entities, in source file serrure.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 serrure " "Found entity 1: serrure" {  } { { "serrure.bdf" "" { Schematic "//Mac/Home/Documents/TF_FPGA/TP1/serrure.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611130291201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611130291201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segments-moncodage " "Found design unit 1: segments-moncodage" {  } { { "segments.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP1/segments.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611130291216 ""} { "Info" "ISGN_ENTITY_NAME" "1 segments " "Found entity 1: segments" {  } { { "segments.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP1/segments.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611130291216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611130291216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparateur-moncodage " "Found design unit 1: comparateur-moncodage" {  } { { "comparateur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP1/comparateur.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611130291263 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparateur " "Found entity 1: comparateur" {  } { { "comparateur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP1/comparateur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611130291263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611130291263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serrure " "Elaborating entity \"serrure\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1611130291435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparateur comparateur:inst1 " "Elaborating entity \"comparateur\" for hierarchy \"comparateur:inst1\"" {  } { { "serrure.bdf" "inst1" { Schematic "//Mac/Home/Documents/TF_FPGA/TP1/serrure.bdf" { { 208 688 856 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611130291498 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CODE comparateur.vhd(16) " "VHDL Signal Declaration warning at comparateur.vhd(16): used explicit default value for signal \"CODE\" because signal was never assigned a value" {  } { { "comparateur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP1/comparateur.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1611130291513 "|serrure|comparateur:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CODE comparateur.vhd(20) " "VHDL Process Statement warning at comparateur.vhd(20): signal \"CODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparateur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP1/comparateur.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1611130291513 "|serrure|comparateur:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CODE comparateur.vhd(22) " "VHDL Process Statement warning at comparateur.vhd(22): signal \"CODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparateur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP1/comparateur.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1611130291513 "|serrure|comparateur:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LedV comparateur.vhd(18) " "VHDL Process Statement warning at comparateur.vhd(18): inferring latch(es) for signal or variable \"LedV\", which holds its previous value in one or more paths through the process" {  } { { "comparateur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP1/comparateur.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1611130291513 "|serrure|comparateur:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LedR comparateur.vhd(18) " "VHDL Process Statement warning at comparateur.vhd(18): inferring latch(es) for signal or variable \"LedR\", which holds its previous value in one or more paths through the process" {  } { { "comparateur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP1/comparateur.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1611130291513 "|serrure|comparateur:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR comparateur.vhd(18) " "Inferred latch for \"LedR\" at comparateur.vhd(18)" {  } { { "comparateur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP1/comparateur.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611130291513 "|serrure|comparateur:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedV comparateur.vhd(18) " "Inferred latch for \"LedV\" at comparateur.vhd(18)" {  } { { "comparateur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP1/comparateur.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611130291513 "|serrure|comparateur:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_clavier decode_clavier:inst " "Elaborating entity \"decode_clavier\" for hierarchy \"decode_clavier:inst\"" {  } { { "serrure.bdf" "inst" { Schematic "//Mac/Home/Documents/TF_FPGA/TP1/serrure.bdf" { { 88 488 656 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611130291529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segments segments:inst2 " "Elaborating entity \"segments\" for hierarchy \"segments:inst2\"" {  } { { "serrure.bdf" "inst2" { Schematic "//Mac/Home/Documents/TF_FPGA/TP1/serrure.bdf" { { 88 688 880 168 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611130291560 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1611130294755 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611130294755 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1611130294982 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1611130294982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1611130294982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1611130294982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611130295029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 20 09:11:35 2021 " "Processing ended: Wed Jan 20 09:11:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611130295029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611130295029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611130295029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611130295029 ""}
