

================================================================
== Vitis HLS Report for 'CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL'
================================================================
* Date:           Sat Feb  1 13:08:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Lenet_HLS_Component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    19610|    19610|  0.196 ms|  0.196 ms|  19601|  19601|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ROW_K_COL_K_ROW_COL  |    19608|    19608|        10|          1|          1|  19600|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     525|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    21|    1321|    1317|    -|
|Memory           |        0|     -|     192|      78|    0|
|Multiplexer      |        -|     -|       0|      90|    -|
|Register         |        -|     -|    1905|     480|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    21|    3418|    2490|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U6  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U7  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U8  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U10  |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U11  |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U12  |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U13  |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U14  |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  21| 1321| 1317|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                                 Module                                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |WBRAM_5_U  |CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W  |        0|  32|  13|    0|    25|   32|     1|          800|
    |WBRAM_4_U  |CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W  |        0|  32|  13|    0|    25|   32|     1|          800|
    |WBRAM_3_U  |CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W  |        0|  32|  13|    0|    25|   32|     1|          800|
    |WBRAM_2_U  |CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W  |        0|  32|  13|    0|    25|   32|     1|          800|
    |WBRAM_1_U  |CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W  |        0|  32|  13|    0|    25|   32|     1|          800|
    |WBRAM_U    |CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W  |        0|  32|  13|    0|    25|   32|     1|          800|
    +-----------+------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                                                        |        0| 192|  78|    0|   150|  192|     6|         4800|
    +-----------+------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln73_1_fu_403_p2                    |         +|   0|  0|  22|          15|           1|
    |add_ln73_2_fu_577_p2                    |         +|   0|  0|  10|           5|           5|
    |add_ln73_fu_427_p2                      |         +|   0|  0|  10|           3|           1|
    |add_ln75_1_fu_664_p2                    |         +|   0|  0|  20|          13|           1|
    |add_ln75_fu_485_p2                      |         +|   0|  0|  10|           3|           1|
    |add_ln77_1_fu_650_p2                    |         +|   0|  0|  17|          10|           1|
    |add_ln77_fu_531_p2                      |         +|   0|  0|  12|           5|           1|
    |add_ln79_fu_644_p2                      |         +|   0|  0|  12|           5|           1|
    |add_ln81_fu_625_p2                      |         +|   0|  0|  12|           5|           5|
    |empty_25_fu_591_p2                      |         +|   0|  0|  10|           5|           5|
    |empty_28_fu_619_p2                      |         +|   0|  0|  12|           5|           5|
    |empty_30_fu_740_p2                      |         +|   0|  0|  18|          10|          10|
    |empty_29_fu_731_p2                      |         -|   0|  0|  18|          10|          10|
    |and_ln73_1_fu_471_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln73_fu_459_p2                      |       and|   0|  0|   2|           1|           1|
    |icmp_ln79_mid218_fu_517_p2              |       and|   0|  0|   2|           1|           1|
    |empty_27_fu_613_p2                      |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln73_fu_397_p2                     |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln75_fu_433_p2                     |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln77_fu_465_p2                     |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln79_fu_453_p2                     |      icmp|   0|  0|  12|           5|           4|
    |empty_23_fu_537_p2                      |        or|   0|  0|   2|           1|           1|
    |empty_24_fu_543_p2                      |        or|   0|  0|   2|           1|           1|
    |empty_26_fu_607_p2                      |        or|   0|  0|   3|           3|           3|
    |empty_fu_491_p2                         |        or|   0|  0|   2|           1|           1|
    |not_exitcond_flatten8_mid241_fu_511_p2  |        or|   0|  0|   2|           1|           1|
    |col_mid2_fu_549_p3                      |    select|   0|  0|   5|           1|           1|
    |row_mid213_fu_497_p3                    |    select|   0|  0|   5|           1|           1|
    |select_ln73_1_fu_477_p3                 |    select|   0|  0|   3|           1|           3|
    |select_ln73_fu_439_p3                   |    select|   0|  0|   3|           1|           1|
    |select_ln75_1_fu_670_p3                 |    select|   0|  0|  12|           1|           1|
    |select_ln75_fu_523_p3                   |    select|   0|  0|   3|           1|           3|
    |select_ln77_1_fu_656_p3                 |    select|   0|  0|  10|           1|           1|
    |select_ln77_fu_557_p3                   |    select|   0|  0|   5|           1|           5|
    |storemerge7281839399_fu_774_p3          |    select|   0|  0|  32|           1|          32|
    |storemerge738789103_fu_762_p3           |    select|   0|  0|  32|           1|          32|
    |storemerge749597_fu_780_p3              |    select|   0|  0|  32|           1|          32|
    |storemerge75105_fu_756_p3               |    select|   0|  0|  32|           1|          32|
    |storemerge76_fu_786_p3                  |    select|   0|  0|  32|           1|          32|
    |storemerge77798591101_fu_768_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                           |       xor|   0|  0|   2|           1|           2|
    |exitcond_flatten8_not_fu_505_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_fu_447_p2                      |       xor|   0|  0|   2|           1|           2|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0| 525|         167|         312|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |col_fu_72                |   9|          2|    5|         10|
    |col_k_fu_84              |   9|          2|    3|          6|
    |indvar_flatten19_fu_88   |   9|          2|   13|         26|
    |indvar_flatten42_fu_96   |   9|          2|   15|         30|
    |indvar_flatten6_fu_80    |   9|          2|   10|         20|
    |row_fu_76                |   9|          2|    5|         10|
    |row_k_fu_92              |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|   57|        114|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |OBRAM_1_addr_reg_947              |  10|   0|   10|          0|
    |OBRAM_1_load_reg_1018             |  32|   0|   32|          0|
    |OBRAM_2_addr_reg_953              |  10|   0|   10|          0|
    |OBRAM_2_load_reg_1023             |  32|   0|   32|          0|
    |OBRAM_3_addr_reg_959              |  10|   0|   10|          0|
    |OBRAM_3_load_reg_1028             |  32|   0|   32|          0|
    |OBRAM_4_addr_reg_965              |  10|   0|   10|          0|
    |OBRAM_4_load_reg_1033             |  32|   0|   32|          0|
    |OBRAM_5_addr_reg_971              |  10|   0|   10|          0|
    |OBRAM_5_load_reg_1038             |  32|   0|   32|          0|
    |OBRAM_addr_reg_941                |  10|   0|   10|          0|
    |OBRAM_load_reg_1013               |  32|   0|   32|          0|
    |WBRAM_1_load_reg_906              |  32|   0|   32|          0|
    |WBRAM_2_load_reg_911              |  32|   0|   32|          0|
    |WBRAM_3_load_reg_916              |  32|   0|   32|          0|
    |WBRAM_4_load_reg_921              |  32|   0|   32|          0|
    |WBRAM_5_load_reg_926              |  32|   0|   32|          0|
    |WBRAM_load_reg_901                |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |col_fu_72                         |   5|   0|    5|          0|
    |col_k_fu_84                       |   3|   0|    3|          0|
    |col_mid2_reg_845                  |   5|   0|    5|          0|
    |empty_27_reg_886                  |   1|   0|    1|          0|
    |indvar_flatten19_fu_88            |  13|   0|   13|          0|
    |indvar_flatten42_fu_96            |  15|   0|   15|          0|
    |indvar_flatten6_fu_80             |  10|   0|   10|          0|
    |input_pixel_reg_931               |  32|   0|   32|          0|
    |mul110_1_reg_983                  |  32|   0|   32|          0|
    |mul110_2_reg_989                  |  32|   0|   32|          0|
    |mul110_3_reg_995                  |  32|   0|   32|          0|
    |mul110_4_reg_1001                 |  32|   0|   32|          0|
    |mul110_5_reg_1007                 |  32|   0|   32|          0|
    |mul_reg_977                       |  32|   0|   32|          0|
    |row_fu_76                         |   5|   0|    5|          0|
    |row_k_fu_92                       |   3|   0|    3|          0|
    |select_ln77_reg_850               |   5|   0|    5|          0|
    |storemerge7281839399_reg_1058     |  32|   0|   32|          0|
    |storemerge738789103_reg_1048      |  32|   0|   32|          0|
    |storemerge749597_reg_1063         |  32|   0|   32|          0|
    |storemerge75105_reg_1043          |  32|   0|   32|          0|
    |storemerge76_reg_1068             |  32|   0|   32|          0|
    |storemerge77798591101_reg_1053    |  32|   0|   32|          0|
    |OBRAM_1_addr_reg_947              |  64|  32|   10|          0|
    |OBRAM_2_addr_reg_953              |  64|  32|   10|          0|
    |OBRAM_3_addr_reg_959              |  64|  32|   10|          0|
    |OBRAM_4_addr_reg_965              |  64|  32|   10|          0|
    |OBRAM_5_addr_reg_971              |  64|  32|   10|          0|
    |OBRAM_addr_reg_941                |  64|  32|   10|          0|
    |col_mid2_reg_845                  |  64|  32|    5|          0|
    |empty_27_reg_886                  |  64|  32|    1|          0|
    |mul110_1_reg_983                  |  64|  32|   32|          0|
    |mul110_2_reg_989                  |  64|  32|   32|          0|
    |mul110_3_reg_995                  |  64|  32|   32|          0|
    |mul110_4_reg_1001                 |  64|  32|   32|          0|
    |mul110_5_reg_1007                 |  64|  32|   32|          0|
    |mul_reg_977                       |  64|  32|   32|          0|
    |select_ln77_reg_850               |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1905| 480| 1208|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_77_p_din0    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_77_p_din1    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_77_p_opcode  |  out|    2|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_77_p_dout0   |   in|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_77_p_ce      |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_81_p_din0    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_81_p_din1    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_81_p_opcode  |  out|    2|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_81_p_dout0   |   in|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_81_p_ce      |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_85_p_din0    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_85_p_din1    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_85_p_opcode  |  out|    2|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_85_p_dout0   |   in|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_85_p_ce      |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_89_p_din0    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_89_p_din1    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_89_p_dout0   |   in|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|grp_fu_89_p_ce      |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL|  return value|
|IBRAM_address0      |  out|   10|   ap_memory|                                             IBRAM|         array|
|IBRAM_ce0           |  out|    1|   ap_memory|                                             IBRAM|         array|
|IBRAM_q0            |   in|   32|   ap_memory|                                             IBRAM|         array|
|OBRAM_address0      |  out|   10|   ap_memory|                                             OBRAM|         array|
|OBRAM_ce0           |  out|    1|   ap_memory|                                             OBRAM|         array|
|OBRAM_we0           |  out|    1|   ap_memory|                                             OBRAM|         array|
|OBRAM_d0            |  out|   32|   ap_memory|                                             OBRAM|         array|
|OBRAM_address1      |  out|   10|   ap_memory|                                             OBRAM|         array|
|OBRAM_ce1           |  out|    1|   ap_memory|                                             OBRAM|         array|
|OBRAM_q1            |   in|   32|   ap_memory|                                             OBRAM|         array|
|OBRAM_1_address0    |  out|   10|   ap_memory|                                           OBRAM_1|         array|
|OBRAM_1_ce0         |  out|    1|   ap_memory|                                           OBRAM_1|         array|
|OBRAM_1_we0         |  out|    1|   ap_memory|                                           OBRAM_1|         array|
|OBRAM_1_d0          |  out|   32|   ap_memory|                                           OBRAM_1|         array|
|OBRAM_1_address1    |  out|   10|   ap_memory|                                           OBRAM_1|         array|
|OBRAM_1_ce1         |  out|    1|   ap_memory|                                           OBRAM_1|         array|
|OBRAM_1_q1          |   in|   32|   ap_memory|                                           OBRAM_1|         array|
|OBRAM_2_address0    |  out|   10|   ap_memory|                                           OBRAM_2|         array|
|OBRAM_2_ce0         |  out|    1|   ap_memory|                                           OBRAM_2|         array|
|OBRAM_2_we0         |  out|    1|   ap_memory|                                           OBRAM_2|         array|
|OBRAM_2_d0          |  out|   32|   ap_memory|                                           OBRAM_2|         array|
|OBRAM_2_address1    |  out|   10|   ap_memory|                                           OBRAM_2|         array|
|OBRAM_2_ce1         |  out|    1|   ap_memory|                                           OBRAM_2|         array|
|OBRAM_2_q1          |   in|   32|   ap_memory|                                           OBRAM_2|         array|
|OBRAM_3_address0    |  out|   10|   ap_memory|                                           OBRAM_3|         array|
|OBRAM_3_ce0         |  out|    1|   ap_memory|                                           OBRAM_3|         array|
|OBRAM_3_we0         |  out|    1|   ap_memory|                                           OBRAM_3|         array|
|OBRAM_3_d0          |  out|   32|   ap_memory|                                           OBRAM_3|         array|
|OBRAM_3_address1    |  out|   10|   ap_memory|                                           OBRAM_3|         array|
|OBRAM_3_ce1         |  out|    1|   ap_memory|                                           OBRAM_3|         array|
|OBRAM_3_q1          |   in|   32|   ap_memory|                                           OBRAM_3|         array|
|OBRAM_4_address0    |  out|   10|   ap_memory|                                           OBRAM_4|         array|
|OBRAM_4_ce0         |  out|    1|   ap_memory|                                           OBRAM_4|         array|
|OBRAM_4_we0         |  out|    1|   ap_memory|                                           OBRAM_4|         array|
|OBRAM_4_d0          |  out|   32|   ap_memory|                                           OBRAM_4|         array|
|OBRAM_4_address1    |  out|   10|   ap_memory|                                           OBRAM_4|         array|
|OBRAM_4_ce1         |  out|    1|   ap_memory|                                           OBRAM_4|         array|
|OBRAM_4_q1          |   in|   32|   ap_memory|                                           OBRAM_4|         array|
|OBRAM_5_address0    |  out|   10|   ap_memory|                                           OBRAM_5|         array|
|OBRAM_5_ce0         |  out|    1|   ap_memory|                                           OBRAM_5|         array|
|OBRAM_5_we0         |  out|    1|   ap_memory|                                           OBRAM_5|         array|
|OBRAM_5_d0          |  out|   32|   ap_memory|                                           OBRAM_5|         array|
|OBRAM_5_address1    |  out|   10|   ap_memory|                                           OBRAM_5|         array|
|OBRAM_5_ce1         |  out|    1|   ap_memory|                                           OBRAM_5|         array|
|OBRAM_5_q1          |   in|   32|   ap_memory|                                           OBRAM_5|         array|
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 13 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 14 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%col_k = alloca i32 1" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 16 'alloca' 'col_k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_k = alloca i32 1" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 18 'alloca' 'row_k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten42 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%WBRAM_5 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:26]   --->   Operation 20 'alloca' 'WBRAM_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 21 [1/1] (0.67ns)   --->   "%WBRAM_4 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:26]   --->   Operation 21 'alloca' 'WBRAM_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 22 [1/1] (0.67ns)   --->   "%WBRAM_3 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:26]   --->   Operation 22 'alloca' 'WBRAM_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 23 [1/1] (0.67ns)   --->   "%WBRAM_2 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:26]   --->   Operation 23 'alloca' 'WBRAM_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%WBRAM_1 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:26]   --->   Operation 24 'alloca' 'WBRAM_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 25 [1/1] (0.67ns)   --->   "%WBRAM = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:26]   --->   Operation 25 'alloca' 'WBRAM' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten42"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln73 = store i3 0, i3 %row_k" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 27 'store' 'store_ln73' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten19"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln75 = store i3 0, i3 %col_k" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 29 'store' 'store_ln75' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten6"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln77 = store i5 0, i5 %row" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 31 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln79 = store i5 0, i5 %col" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 32 'store' 'store_ln79' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln73 = br void %D_OUT" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 33 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.32>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten42_load = load i15 %indvar_flatten42" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 34 'load' 'indvar_flatten42_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.84ns)   --->   "%icmp_ln73 = icmp_eq  i15 %indvar_flatten42_load, i15 19600" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 35 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.84ns)   --->   "%add_ln73_1 = add i15 %indvar_flatten42_load, i15 1" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 36 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc150, void %for.inc186.preheader.exitStub" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 37 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%col_load = load i5 %col" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 38 'load' 'col_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%row_load = load i5 %row"   --->   Operation 39 'load' 'row_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i10 %indvar_flatten6" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 40 'load' 'indvar_flatten6_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%col_k_load = load i3 %col_k" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 41 'load' 'col_k_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i13 %indvar_flatten19" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 42 'load' 'indvar_flatten19_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%row_k_load = load i3 %row_k" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 43 'load' 'row_k_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.67ns)   --->   "%add_ln73 = add i3 %row_k_load, i3 1" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 44 'add' 'add_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.82ns)   --->   "%icmp_ln75 = icmp_eq  i13 %indvar_flatten19_load, i13 3920" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 45 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln73)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.20ns)   --->   "%select_ln73 = select i1 %icmp_ln75, i3 0, i3 %col_k_load" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 46 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.28ns)   --->   "%xor_ln73 = xor i1 %icmp_ln75, i1 1" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 47 'xor' 'xor_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%icmp_ln79 = icmp_eq  i5 %col_load, i5 28" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 48 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln73)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_mid218)   --->   "%and_ln73 = and i1 %icmp_ln79, i1 %xor_ln73" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 49 'and' 'and_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.78ns)   --->   "%icmp_ln77 = icmp_eq  i10 %indvar_flatten6_load, i10 784" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 50 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.28ns)   --->   "%and_ln73_1 = and i1 %icmp_ln77, i1 %xor_ln73" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 51 'and' 'and_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.20ns)   --->   "%select_ln73_1 = select i1 %icmp_ln75, i3 %add_ln73, i3 %row_k_load" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 52 'select' 'select_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.67ns)   --->   "%add_ln75 = add i3 %select_ln73, i3 1" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 53 'add' 'add_ln75' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.28ns)   --->   "%empty = or i1 %and_ln73_1, i1 %icmp_ln75" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 54 'or' 'empty' <Predicate = (!icmp_ln73)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.41ns)   --->   "%row_mid213 = select i1 %empty, i5 0, i5 %row_load" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 55 'select' 'row_mid213' <Predicate = (!icmp_ln73)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_mid218)   --->   "%exitcond_flatten8_not = xor i1 %icmp_ln77, i1 1" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 56 'xor' 'exitcond_flatten8_not' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_mid218)   --->   "%not_exitcond_flatten8_mid241 = or i1 %icmp_ln75, i1 %exitcond_flatten8_not" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 57 'or' 'not_exitcond_flatten8_mid241' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.28ns) (out node of the LUT)   --->   "%icmp_ln79_mid218 = and i1 %and_ln73, i1 %not_exitcond_flatten8_mid241" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 58 'and' 'icmp_ln79_mid218' <Predicate = (!icmp_ln73)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.20ns)   --->   "%select_ln75 = select i1 %and_ln73_1, i3 %add_ln75, i3 %select_ln73" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 59 'select' 'select_ln75' <Predicate = (!icmp_ln73)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.78ns)   --->   "%add_ln77 = add i5 %row_mid213, i5 1" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 60 'add' 'add_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node col_mid2)   --->   "%empty_23 = or i1 %icmp_ln79_mid218, i1 %and_ln73_1" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 61 'or' 'empty_23' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node col_mid2)   --->   "%empty_24 = or i1 %empty_23, i1 %icmp_ln75" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 62 'or' 'empty_24' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.41ns) (out node of the LUT)   --->   "%col_mid2 = select i1 %empty_24, i5 0, i5 %col_load" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 63 'select' 'col_mid2' <Predicate = (!icmp_ln73)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.41ns)   --->   "%select_ln77 = select i1 %icmp_ln79_mid218, i5 %add_ln77, i5 %row_mid213" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 64 'select' 'select_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i3 %select_ln73_1" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 65 'zext' 'zext_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln73_1, i2 0" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 66 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_2 = add i5 %tmp, i5 %zext_ln73" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 67 'add' 'add_ln73_2' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i3 %select_ln73_1" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 68 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%select_ln75_cast = zext i3 %select_ln75" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 69 'zext' 'select_ln75_cast' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.61ns) (root node of TernaryAdder)   --->   "%empty_25 = add i5 %add_ln73_2, i5 %select_ln75_cast" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 70 'add' 'empty_25' <Predicate = (!icmp_ln73)> <Delay = 0.61> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_cast2 = zext i5 %empty_25" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 71 'zext' 'p_cast2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%WBRAM_addr = getelementptr i32 %WBRAM, i64 0, i64 %p_cast2" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 72 'getelementptr' 'WBRAM_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%WBRAM_1_addr = getelementptr i32 %WBRAM_1, i64 0, i64 %p_cast2" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 73 'getelementptr' 'WBRAM_1_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%WBRAM_2_addr = getelementptr i32 %WBRAM_2, i64 0, i64 %p_cast2" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 74 'getelementptr' 'WBRAM_2_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%WBRAM_3_addr = getelementptr i32 %WBRAM_3, i64 0, i64 %p_cast2" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 75 'getelementptr' 'WBRAM_3_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%WBRAM_4_addr = getelementptr i32 %WBRAM_4, i64 0, i64 %p_cast2" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 76 'getelementptr' 'WBRAM_4_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%WBRAM_5_addr = getelementptr i32 %WBRAM_5, i64 0, i64 %p_cast2" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 77 'getelementptr' 'WBRAM_5_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (0.67ns)   --->   "%WBRAM_load = load i5 %WBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 78 'load' 'WBRAM_load' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node empty_27)   --->   "%empty_26 = or i3 %select_ln75, i3 %select_ln73_1" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 79 'or' 'empty_26' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.67ns) (out node of the LUT)   --->   "%empty_27 = icmp_eq  i3 %empty_26, i3 0" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 80 'icmp' 'empty_27' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [2/2] (0.67ns)   --->   "%WBRAM_1_load = load i5 %WBRAM_1_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 81 'load' 'WBRAM_1_load' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 82 [2/2] (0.67ns)   --->   "%WBRAM_2_load = load i5 %WBRAM_2_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 82 'load' 'WBRAM_2_load' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 83 [2/2] (0.67ns)   --->   "%WBRAM_3_load = load i5 %WBRAM_3_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 83 'load' 'WBRAM_3_load' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 84 [2/2] (0.67ns)   --->   "%WBRAM_4_load = load i5 %WBRAM_4_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 84 'load' 'WBRAM_4_load' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 85 [2/2] (0.67ns)   --->   "%WBRAM_5_load = load i5 %WBRAM_5_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 85 'load' 'WBRAM_5_load' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 86 [1/1] (0.78ns)   --->   "%empty_28 = add i5 %select_ln77, i5 %zext_ln73_1" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 86 'add' 'empty_28' <Predicate = (!icmp_ln73)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.78ns)   --->   "%add_ln81 = add i5 %col_mid2, i5 %select_ln75_cast" [../lenet5/hw_layers/image_convolution.cpp:81]   --->   Operation 87 'add' 'add_ln81' <Predicate = (!icmp_ln73)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_28, i5 %add_ln81" [../lenet5/hw_layers/image_convolution.cpp:81]   --->   Operation 88 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i10 %tmp_4" [../lenet5/hw_layers/image_convolution.cpp:81]   --->   Operation 89 'zext' 'zext_ln81' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%IBRAM_addr = getelementptr i32 %IBRAM, i64 0, i64 %zext_ln81" [../lenet5/hw_layers/image_convolution.cpp:81]   --->   Operation 90 'getelementptr' 'IBRAM_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (1.23ns)   --->   "%input_pixel = load i10 %IBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:81]   --->   Operation 91 'load' 'input_pixel' <Predicate = (!icmp_ln73)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 92 [1/1] (0.78ns)   --->   "%add_ln79 = add i5 %col_mid2, i5 1" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 92 'add' 'add_ln79' <Predicate = (!icmp_ln73)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.78ns)   --->   "%add_ln77_1 = add i10 %indvar_flatten6_load, i10 1" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 93 'add' 'add_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.40ns)   --->   "%select_ln77_1 = select i1 %empty, i10 1, i10 %add_ln77_1" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 94 'select' 'select_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.82ns)   --->   "%add_ln75_1 = add i13 %indvar_flatten19_load, i13 1" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 95 'add' 'add_ln75_1' <Predicate = (!icmp_ln73)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.30ns)   --->   "%select_ln75_1 = select i1 %icmp_ln75, i13 1, i13 %add_ln75_1" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 96 'select' 'select_ln75_1' <Predicate = (!icmp_ln73)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln73 = store i15 %add_ln73_1, i15 %indvar_flatten42" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 97 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln73 = store i3 %select_ln73_1, i3 %row_k" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 98 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.42>
ST_2 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln75 = store i13 %select_ln75_1, i13 %indvar_flatten19" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 99 'store' 'store_ln75' <Predicate = (!icmp_ln73)> <Delay = 0.42>
ST_2 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln75 = store i3 %select_ln75, i3 %col_k" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 100 'store' 'store_ln75' <Predicate = (!icmp_ln73)> <Delay = 0.42>
ST_2 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln77 = store i10 %select_ln77_1, i10 %indvar_flatten6" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 101 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.42>
ST_2 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln77 = store i5 %select_ln77, i5 %row" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 102 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.42>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln79 = store i5 %add_ln79, i5 %col" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 103 'store' 'store_ln79' <Predicate = (!icmp_ln73)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 104 [1/2] ( I:0.67ns O:0.67ns )   --->   "%WBRAM_load = load i5 %WBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 104 'load' 'WBRAM_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 105 [1/2] ( I:0.67ns O:0.67ns )   --->   "%WBRAM_1_load = load i5 %WBRAM_1_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 105 'load' 'WBRAM_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 106 [1/2] ( I:0.67ns O:0.67ns )   --->   "%WBRAM_2_load = load i5 %WBRAM_2_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 106 'load' 'WBRAM_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 107 [1/2] ( I:0.67ns O:0.67ns )   --->   "%WBRAM_3_load = load i5 %WBRAM_3_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 107 'load' 'WBRAM_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 108 [1/2] ( I:0.67ns O:0.67ns )   --->   "%WBRAM_4_load = load i5 %WBRAM_4_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 108 'load' 'WBRAM_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 109 [1/2] ( I:0.67ns O:0.67ns )   --->   "%WBRAM_5_load = load i5 %WBRAM_5_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 109 'load' 'WBRAM_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 110 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_pixel = load i10 %IBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:81]   --->   Operation 110 'load' 'input_pixel' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 111 [3/3] (7.01ns)   --->   "%mul = fmul i32 %input_pixel, i32 %WBRAM_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 111 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [3/3] (7.01ns)   --->   "%mul110_1 = fmul i32 %input_pixel, i32 %WBRAM_1_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 112 'fmul' 'mul110_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [3/3] (7.01ns)   --->   "%mul110_2 = fmul i32 %input_pixel, i32 %WBRAM_2_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 113 'fmul' 'mul110_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [3/3] (7.01ns)   --->   "%mul110_3 = fmul i32 %input_pixel, i32 %WBRAM_3_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 114 'fmul' 'mul110_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [3/3] (7.01ns)   --->   "%mul110_4 = fmul i32 %input_pixel, i32 %WBRAM_4_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 115 'fmul' 'mul110_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [3/3] (7.01ns)   --->   "%mul110_5 = fmul i32 %input_pixel, i32 %WBRAM_5_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 116 'fmul' 'mul110_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln77, i5 0" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 117 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln77, i2 0" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 118 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl12 = zext i7 %tmp_2" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 119 'zext' 'p_shl12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_29 = sub i10 %p_shl, i10 %p_shl12" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 120 'sub' 'empty_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %col_mid2" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 121 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%empty_30 = add i10 %zext_ln79, i10 %empty_29" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 122 'add' 'empty_30' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i10 %empty_30" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 123 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [2/3] (7.01ns)   --->   "%mul = fmul i32 %input_pixel, i32 %WBRAM_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 124 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%OBRAM_addr = getelementptr i32 %OBRAM, i64 0, i64 %zext_ln87" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 125 'getelementptr' 'OBRAM_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [2/3] (7.01ns)   --->   "%mul110_1 = fmul i32 %input_pixel, i32 %WBRAM_1_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 126 'fmul' 'mul110_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%OBRAM_1_addr = getelementptr i32 %OBRAM_1, i64 0, i64 %zext_ln87" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 127 'getelementptr' 'OBRAM_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [2/3] (7.01ns)   --->   "%mul110_2 = fmul i32 %input_pixel, i32 %WBRAM_2_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 128 'fmul' 'mul110_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%OBRAM_2_addr = getelementptr i32 %OBRAM_2, i64 0, i64 %zext_ln87" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 129 'getelementptr' 'OBRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [2/3] (7.01ns)   --->   "%mul110_3 = fmul i32 %input_pixel, i32 %WBRAM_3_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 130 'fmul' 'mul110_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%OBRAM_3_addr = getelementptr i32 %OBRAM_3, i64 0, i64 %zext_ln87" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 131 'getelementptr' 'OBRAM_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [2/3] (7.01ns)   --->   "%mul110_4 = fmul i32 %input_pixel, i32 %WBRAM_4_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 132 'fmul' 'mul110_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%OBRAM_4_addr = getelementptr i32 %OBRAM_4, i64 0, i64 %zext_ln87" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 133 'getelementptr' 'OBRAM_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [2/3] (7.01ns)   --->   "%mul110_5 = fmul i32 %input_pixel, i32 %WBRAM_5_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 134 'fmul' 'mul110_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%OBRAM_5_addr = getelementptr i32 %OBRAM_5, i64 0, i64 %zext_ln87" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 135 'getelementptr' 'OBRAM_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [2/2] (1.23ns)   --->   "%OBRAM_load = load i10 %OBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 136 'load' 'OBRAM_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 137 [2/2] (1.23ns)   --->   "%OBRAM_1_load = load i10 %OBRAM_1_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 137 'load' 'OBRAM_1_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 138 [2/2] (1.23ns)   --->   "%OBRAM_2_load = load i10 %OBRAM_2_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 138 'load' 'OBRAM_2_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 139 [2/2] (1.23ns)   --->   "%OBRAM_3_load = load i10 %OBRAM_3_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 139 'load' 'OBRAM_3_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 140 [2/2] (1.23ns)   --->   "%OBRAM_4_load = load i10 %OBRAM_4_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 140 'load' 'OBRAM_4_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 141 [2/2] (1.23ns)   --->   "%OBRAM_5_load = load i10 %OBRAM_5_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 141 'load' 'OBRAM_5_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 142 [1/3] (7.01ns)   --->   "%mul = fmul i32 %input_pixel, i32 %WBRAM_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 142 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/3] (7.01ns)   --->   "%mul110_1 = fmul i32 %input_pixel, i32 %WBRAM_1_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 143 'fmul' 'mul110_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/3] (7.01ns)   --->   "%mul110_2 = fmul i32 %input_pixel, i32 %WBRAM_2_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 144 'fmul' 'mul110_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/3] (7.01ns)   --->   "%mul110_3 = fmul i32 %input_pixel, i32 %WBRAM_3_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 145 'fmul' 'mul110_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/3] (7.01ns)   --->   "%mul110_4 = fmul i32 %input_pixel, i32 %WBRAM_4_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 146 'fmul' 'mul110_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/3] (7.01ns)   --->   "%mul110_5 = fmul i32 %input_pixel, i32 %WBRAM_5_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 147 'fmul' 'mul110_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_load = load i10 %OBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 148 'load' 'OBRAM_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 149 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_1_load = load i10 %OBRAM_1_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 149 'load' 'OBRAM_1_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 150 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_2_load = load i10 %OBRAM_2_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 150 'load' 'OBRAM_2_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 151 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_3_load = load i10 %OBRAM_3_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 151 'load' 'OBRAM_3_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 152 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_4_load = load i10 %OBRAM_4_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 152 'load' 'OBRAM_4_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 153 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_5_load = load i10 %OBRAM_5_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 153 'load' 'OBRAM_5_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 154 [4/4] (6.43ns)   --->   "%add = fadd i32 %OBRAM_load, i32 %mul" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 154 'fadd' 'add' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [4/4] (6.43ns)   --->   "%add136_1 = fadd i32 %OBRAM_1_load, i32 %mul110_1" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 155 'fadd' 'add136_1' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [4/4] (6.43ns)   --->   "%add136_2 = fadd i32 %OBRAM_2_load, i32 %mul110_2" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 156 'fadd' 'add136_2' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [4/4] (6.43ns)   --->   "%add136_3 = fadd i32 %OBRAM_3_load, i32 %mul110_3" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 157 'fadd' 'add136_3' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [4/4] (6.43ns)   --->   "%add136_4 = fadd i32 %OBRAM_4_load, i32 %mul110_4" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 158 'fadd' 'add136_4' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [4/4] (6.43ns)   --->   "%add136_5 = fadd i32 %OBRAM_5_load, i32 %mul110_5" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 159 'fadd' 'add136_5' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 160 [3/4] (6.43ns)   --->   "%add = fadd i32 %OBRAM_load, i32 %mul" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 160 'fadd' 'add' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [3/4] (6.43ns)   --->   "%add136_1 = fadd i32 %OBRAM_1_load, i32 %mul110_1" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 161 'fadd' 'add136_1' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [3/4] (6.43ns)   --->   "%add136_2 = fadd i32 %OBRAM_2_load, i32 %mul110_2" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 162 'fadd' 'add136_2' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [3/4] (6.43ns)   --->   "%add136_3 = fadd i32 %OBRAM_3_load, i32 %mul110_3" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 163 'fadd' 'add136_3' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [3/4] (6.43ns)   --->   "%add136_4 = fadd i32 %OBRAM_4_load, i32 %mul110_4" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 164 'fadd' 'add136_4' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [3/4] (6.43ns)   --->   "%add136_5 = fadd i32 %OBRAM_5_load, i32 %mul110_5" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 165 'fadd' 'add136_5' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 166 [2/4] (6.43ns)   --->   "%add = fadd i32 %OBRAM_load, i32 %mul" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 166 'fadd' 'add' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [2/4] (6.43ns)   --->   "%add136_1 = fadd i32 %OBRAM_1_load, i32 %mul110_1" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 167 'fadd' 'add136_1' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [2/4] (6.43ns)   --->   "%add136_2 = fadd i32 %OBRAM_2_load, i32 %mul110_2" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 168 'fadd' 'add136_2' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [2/4] (6.43ns)   --->   "%add136_3 = fadd i32 %OBRAM_3_load, i32 %mul110_3" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 169 'fadd' 'add136_3' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [2/4] (6.43ns)   --->   "%add136_4 = fadd i32 %OBRAM_4_load, i32 %mul110_4" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 170 'fadd' 'add136_4' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [2/4] (6.43ns)   --->   "%add136_5 = fadd i32 %OBRAM_5_load, i32 %mul110_5" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 171 'fadd' 'add136_5' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 172 [1/4] (6.43ns)   --->   "%add = fadd i32 %OBRAM_load, i32 %mul" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 172 'fadd' 'add' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/4] (6.43ns)   --->   "%add136_1 = fadd i32 %OBRAM_1_load, i32 %mul110_1" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 173 'fadd' 'add136_1' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/4] (6.43ns)   --->   "%add136_2 = fadd i32 %OBRAM_2_load, i32 %mul110_2" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 174 'fadd' 'add136_2' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/4] (6.43ns)   --->   "%add136_3 = fadd i32 %OBRAM_3_load, i32 %mul110_3" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 175 'fadd' 'add136_3' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/4] (6.43ns)   --->   "%add136_4 = fadd i32 %OBRAM_4_load, i32 %mul110_4" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 176 'fadd' 'add136_4' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/4] (6.43ns)   --->   "%add136_5 = fadd i32 %OBRAM_5_load, i32 %mul110_5" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 177 'fadd' 'add136_5' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.44ns)   --->   "%storemerge75105 = select i1 %empty_27, i32 %mul110_4, i32 %add136_4" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 178 'select' 'storemerge75105' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.44ns)   --->   "%storemerge738789103 = select i1 %empty_27, i32 %mul110_2, i32 %add136_2" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 179 'select' 'storemerge738789103' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.44ns)   --->   "%storemerge77798591101 = select i1 %empty_27, i32 %mul, i32 %add" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 180 'select' 'storemerge77798591101' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.44ns)   --->   "%storemerge7281839399 = select i1 %empty_27, i32 %mul110_1, i32 %add136_1" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 181 'select' 'storemerge7281839399' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.44ns)   --->   "%storemerge749597 = select i1 %empty_27, i32 %mul110_3, i32 %add136_3" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 182 'select' 'storemerge749597' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.44ns)   --->   "%storemerge76 = select i1 %empty_27, i32 %mul110_5, i32 %add136_5" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 183 'select' 'storemerge76' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 194 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_K_COL_K_ROW_COL_str"   --->   Operation 184 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19600, i64 19600, i64 19600"   --->   Operation 185 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../lenet5/hw_layers/image_convolution.cpp:80]   --->   Operation 186 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln75 = store i32 %storemerge77798591101, i10 %OBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 187 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 188 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln75 = store i32 %storemerge7281839399, i10 %OBRAM_1_addr" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 188 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 189 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln75 = store i32 %storemerge738789103, i10 %OBRAM_2_addr" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 189 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 190 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln75 = store i32 %storemerge749597, i10 %OBRAM_3_addr" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 190 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 191 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln75 = store i32 %storemerge75105, i10 %OBRAM_4_addr" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 191 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 192 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln75 = store i32 %storemerge76, i10 %OBRAM_5_addr" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 192 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln79 = br void %D_OUT" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 193 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IBRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OBRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ OBRAM_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ OBRAM_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ OBRAM_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ OBRAM_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ OBRAM_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                          (alloca           ) [ 011000000000]
row                          (alloca           ) [ 011000000000]
indvar_flatten6              (alloca           ) [ 011000000000]
col_k                        (alloca           ) [ 011000000000]
indvar_flatten19             (alloca           ) [ 011000000000]
row_k                        (alloca           ) [ 011000000000]
indvar_flatten42             (alloca           ) [ 011000000000]
WBRAM_5                      (alloca           ) [ 011000000000]
WBRAM_4                      (alloca           ) [ 011000000000]
WBRAM_3                      (alloca           ) [ 011000000000]
WBRAM_2                      (alloca           ) [ 011000000000]
WBRAM_1                      (alloca           ) [ 011000000000]
WBRAM                        (alloca           ) [ 011000000000]
store_ln0                    (store            ) [ 000000000000]
store_ln73                   (store            ) [ 000000000000]
store_ln0                    (store            ) [ 000000000000]
store_ln75                   (store            ) [ 000000000000]
store_ln0                    (store            ) [ 000000000000]
store_ln77                   (store            ) [ 000000000000]
store_ln79                   (store            ) [ 000000000000]
br_ln73                      (br               ) [ 000000000000]
indvar_flatten42_load        (load             ) [ 000000000000]
icmp_ln73                    (icmp             ) [ 011111111110]
add_ln73_1                   (add              ) [ 000000000000]
br_ln73                      (br               ) [ 000000000000]
col_load                     (load             ) [ 000000000000]
row_load                     (load             ) [ 000000000000]
indvar_flatten6_load         (load             ) [ 000000000000]
col_k_load                   (load             ) [ 000000000000]
indvar_flatten19_load        (load             ) [ 000000000000]
row_k_load                   (load             ) [ 000000000000]
add_ln73                     (add              ) [ 000000000000]
icmp_ln75                    (icmp             ) [ 000000000000]
select_ln73                  (select           ) [ 000000000000]
xor_ln73                     (xor              ) [ 000000000000]
icmp_ln79                    (icmp             ) [ 000000000000]
and_ln73                     (and              ) [ 000000000000]
icmp_ln77                    (icmp             ) [ 000000000000]
and_ln73_1                   (and              ) [ 000000000000]
select_ln73_1                (select           ) [ 000000000000]
add_ln75                     (add              ) [ 000000000000]
empty                        (or               ) [ 000000000000]
row_mid213                   (select           ) [ 000000000000]
exitcond_flatten8_not        (xor              ) [ 000000000000]
not_exitcond_flatten8_mid241 (or               ) [ 000000000000]
icmp_ln79_mid218             (and              ) [ 000000000000]
select_ln75                  (select           ) [ 000000000000]
add_ln77                     (add              ) [ 000000000000]
empty_23                     (or               ) [ 000000000000]
empty_24                     (or               ) [ 000000000000]
col_mid2                     (select           ) [ 010111000000]
select_ln77                  (select           ) [ 010111000000]
zext_ln73                    (zext             ) [ 000000000000]
tmp                          (bitconcatenate   ) [ 000000000000]
add_ln73_2                   (add              ) [ 000000000000]
zext_ln73_1                  (zext             ) [ 000000000000]
select_ln75_cast             (zext             ) [ 000000000000]
empty_25                     (add              ) [ 000000000000]
p_cast2                      (zext             ) [ 000000000000]
WBRAM_addr                   (getelementptr    ) [ 010100000000]
WBRAM_1_addr                 (getelementptr    ) [ 010100000000]
WBRAM_2_addr                 (getelementptr    ) [ 010100000000]
WBRAM_3_addr                 (getelementptr    ) [ 010100000000]
WBRAM_4_addr                 (getelementptr    ) [ 010100000000]
WBRAM_5_addr                 (getelementptr    ) [ 010100000000]
empty_26                     (or               ) [ 000000000000]
empty_27                     (icmp             ) [ 010111111110]
empty_28                     (add              ) [ 000000000000]
add_ln81                     (add              ) [ 000000000000]
tmp_4                        (bitconcatenate   ) [ 000000000000]
zext_ln81                    (zext             ) [ 000000000000]
IBRAM_addr                   (getelementptr    ) [ 010100000000]
add_ln79                     (add              ) [ 000000000000]
add_ln77_1                   (add              ) [ 000000000000]
select_ln77_1                (select           ) [ 000000000000]
add_ln75_1                   (add              ) [ 000000000000]
select_ln75_1                (select           ) [ 000000000000]
store_ln73                   (store            ) [ 000000000000]
store_ln73                   (store            ) [ 000000000000]
store_ln75                   (store            ) [ 000000000000]
store_ln75                   (store            ) [ 000000000000]
store_ln77                   (store            ) [ 000000000000]
store_ln77                   (store            ) [ 000000000000]
store_ln79                   (store            ) [ 000000000000]
WBRAM_load                   (load             ) [ 010011100000]
WBRAM_1_load                 (load             ) [ 010011100000]
WBRAM_2_load                 (load             ) [ 010011100000]
WBRAM_3_load                 (load             ) [ 010011100000]
WBRAM_4_load                 (load             ) [ 010011100000]
WBRAM_5_load                 (load             ) [ 010011100000]
input_pixel                  (load             ) [ 010011100000]
p_shl                        (bitconcatenate   ) [ 000000000000]
tmp_2                        (bitconcatenate   ) [ 000000000000]
p_shl12                      (zext             ) [ 000000000000]
empty_29                     (sub              ) [ 000000000000]
zext_ln79                    (zext             ) [ 000000000000]
empty_30                     (add              ) [ 000000000000]
zext_ln87                    (zext             ) [ 000000000000]
OBRAM_addr                   (getelementptr    ) [ 010000111111]
OBRAM_1_addr                 (getelementptr    ) [ 010000111111]
OBRAM_2_addr                 (getelementptr    ) [ 010000111111]
OBRAM_3_addr                 (getelementptr    ) [ 010000111111]
OBRAM_4_addr                 (getelementptr    ) [ 010000111111]
OBRAM_5_addr                 (getelementptr    ) [ 010000111111]
mul                          (fmul             ) [ 010000011110]
mul110_1                     (fmul             ) [ 010000011110]
mul110_2                     (fmul             ) [ 010000011110]
mul110_3                     (fmul             ) [ 010000011110]
mul110_4                     (fmul             ) [ 010000011110]
mul110_5                     (fmul             ) [ 010000011110]
OBRAM_load                   (load             ) [ 010000011110]
OBRAM_1_load                 (load             ) [ 010000011110]
OBRAM_2_load                 (load             ) [ 010000011110]
OBRAM_3_load                 (load             ) [ 010000011110]
OBRAM_4_load                 (load             ) [ 010000011110]
OBRAM_5_load                 (load             ) [ 010000011110]
add                          (fadd             ) [ 000000000000]
add136_1                     (fadd             ) [ 000000000000]
add136_2                     (fadd             ) [ 000000000000]
add136_3                     (fadd             ) [ 000000000000]
add136_4                     (fadd             ) [ 000000000000]
add136_5                     (fadd             ) [ 000000000000]
storemerge75105              (select           ) [ 010000000001]
storemerge738789103          (select           ) [ 010000000001]
storemerge77798591101        (select           ) [ 010000000001]
storemerge7281839399         (select           ) [ 010000000001]
storemerge749597             (select           ) [ 010000000001]
storemerge76                 (select           ) [ 010000000001]
specloopname_ln0             (specloopname     ) [ 000000000000]
speclooptripcount_ln0        (speclooptripcount) [ 000000000000]
specpipeline_ln80            (specpipeline     ) [ 000000000000]
store_ln75                   (store            ) [ 000000000000]
store_ln75                   (store            ) [ 000000000000]
store_ln75                   (store            ) [ 000000000000]
store_ln75                   (store            ) [ 000000000000]
store_ln75                   (store            ) [ 000000000000]
store_ln75                   (store            ) [ 000000000000]
br_ln79                      (br               ) [ 000000000000]
ret_ln0                      (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IBRAM">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IBRAM"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OBRAM">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OBRAM"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OBRAM_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OBRAM_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OBRAM_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OBRAM_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OBRAM_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OBRAM_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="OBRAM_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OBRAM_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="OBRAM_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OBRAM_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROW_K_COL_K_ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="col_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="row_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten6_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="col_k_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_k/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten19_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten19/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="row_k_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_k/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten42_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten42/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="WBRAM_5_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="WBRAM_5/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="WBRAM_4_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="WBRAM_4/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="WBRAM_3_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="WBRAM_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="WBRAM_2_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="WBRAM_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="WBRAM_1_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="WBRAM_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="WBRAM_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="WBRAM/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="WBRAM_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WBRAM_addr/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="WBRAM_1_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WBRAM_1_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="WBRAM_2_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WBRAM_2_addr/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="WBRAM_3_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WBRAM_3_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="WBRAM_4_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WBRAM_4_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="WBRAM_5_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WBRAM_5_addr/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WBRAM_load/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WBRAM_1_load/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WBRAM_2_load/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WBRAM_3_load/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WBRAM_4_load/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WBRAM_5_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="IBRAM_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IBRAM_addr/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_pixel/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="OBRAM_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="10" slack="0"/>
<pin id="213" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OBRAM_addr/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="OBRAM_1_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="10" slack="0"/>
<pin id="220" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OBRAM_1_addr/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="OBRAM_2_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="10" slack="0"/>
<pin id="227" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OBRAM_2_addr/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="OBRAM_3_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="10" slack="0"/>
<pin id="234" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OBRAM_3_addr/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="OBRAM_4_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="10" slack="0"/>
<pin id="241" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OBRAM_4_addr/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="OBRAM_5_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OBRAM_5_addr/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="6"/>
<pin id="253" dir="0" index="1" bw="32" slack="1"/>
<pin id="254" dir="0" index="2" bw="0" slack="0"/>
<pin id="256" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="257" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="259" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="OBRAM_load/5 store_ln75/11 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="6"/>
<pin id="263" dir="0" index="1" bw="32" slack="1"/>
<pin id="264" dir="0" index="2" bw="0" slack="0"/>
<pin id="266" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="267" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="269" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="OBRAM_1_load/5 store_ln75/11 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="6"/>
<pin id="273" dir="0" index="1" bw="32" slack="1"/>
<pin id="274" dir="0" index="2" bw="0" slack="0"/>
<pin id="276" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="277" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="279" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="OBRAM_2_load/5 store_ln75/11 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="6"/>
<pin id="283" dir="0" index="1" bw="32" slack="1"/>
<pin id="284" dir="0" index="2" bw="0" slack="0"/>
<pin id="286" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="287" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="289" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="OBRAM_3_load/5 store_ln75/11 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="6"/>
<pin id="293" dir="0" index="1" bw="32" slack="1"/>
<pin id="294" dir="0" index="2" bw="0" slack="0"/>
<pin id="296" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="297" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="299" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="OBRAM_4_load/5 store_ln75/11 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="6"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="0" index="2" bw="0" slack="0"/>
<pin id="306" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="307" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="309" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="OBRAM_5_load/5 store_ln75/11 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="0" index="1" bw="32" slack="1"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="0" index="1" bw="32" slack="1"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add136_1/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add136_2/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="0" index="1" bw="32" slack="1"/>
<pin id="326" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add136_3/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="32" slack="1"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add136_4/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="0" index="1" bw="32" slack="1"/>
<pin id="334" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add136_5/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="0" index="1" bw="32" slack="1"/>
<pin id="338" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="0" index="1" bw="32" slack="1"/>
<pin id="342" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul110_1/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="0" index="1" bw="32" slack="1"/>
<pin id="346" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul110_2/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="0" index="1" bw="32" slack="1"/>
<pin id="350" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul110_3/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="32" slack="1"/>
<pin id="354" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul110_4/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="0" index="1" bw="32" slack="1"/>
<pin id="358" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul110_5/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln0_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="15" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln73_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="3" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln0_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="13" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln75_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="3" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln0_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="10" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln77_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="5" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln79_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="indvar_flatten42_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="15" slack="1"/>
<pin id="396" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten42_load/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln73_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="15" slack="0"/>
<pin id="399" dir="0" index="1" bw="15" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln73_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="15" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="col_load_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="1"/>
<pin id="411" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="row_load_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="1"/>
<pin id="414" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="indvar_flatten6_load_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="1"/>
<pin id="417" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="col_k_load_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="1"/>
<pin id="420" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_k_load/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="indvar_flatten19_load_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="13" slack="1"/>
<pin id="423" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten19_load/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="row_k_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="1"/>
<pin id="426" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_k_load/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln73_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="3" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln75_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="13" slack="0"/>
<pin id="435" dir="0" index="1" bw="13" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln73_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="3" slack="0"/>
<pin id="442" dir="0" index="2" bw="3" slack="0"/>
<pin id="443" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="xor_ln73_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln73/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln79_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="0" index="1" bw="5" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="and_ln73_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln77_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="0"/>
<pin id="467" dir="0" index="1" bw="10" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="and_ln73_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_1/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln73_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="3" slack="0"/>
<pin id="480" dir="0" index="2" bw="3" slack="0"/>
<pin id="481" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_1/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln75_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="empty_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="row_mid213_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="5" slack="0"/>
<pin id="500" dir="0" index="2" bw="5" slack="0"/>
<pin id="501" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_mid213/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="exitcond_flatten8_not_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten8_not/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="not_exitcond_flatten8_mid241_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten8_mid241/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln79_mid218_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="icmp_ln79_mid218/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="select_ln75_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="3" slack="0"/>
<pin id="526" dir="0" index="2" bw="3" slack="0"/>
<pin id="527" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln77_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="empty_23_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_23/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="empty_24_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_24/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="col_mid2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="5" slack="0"/>
<pin id="552" dir="0" index="2" bw="5" slack="0"/>
<pin id="553" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_mid2/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln77_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="5" slack="0"/>
<pin id="560" dir="0" index="2" bw="5" slack="0"/>
<pin id="561" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln73_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="3" slack="0"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln73_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="0" index="1" bw="3" slack="0"/>
<pin id="580" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_2/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln73_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="3" slack="0"/>
<pin id="585" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="select_ln75_cast_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln75_cast/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="empty_25_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="0"/>
<pin id="593" dir="0" index="1" bw="3" slack="0"/>
<pin id="594" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_25/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="p_cast2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="empty_26_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="3" slack="0"/>
<pin id="609" dir="0" index="1" bw="3" slack="0"/>
<pin id="610" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_26/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="empty_27_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="3" slack="0"/>
<pin id="615" dir="0" index="1" bw="3" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_27/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="empty_28_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="0"/>
<pin id="621" dir="0" index="1" bw="3" slack="0"/>
<pin id="622" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_28/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln81_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="0"/>
<pin id="627" dir="0" index="1" bw="3" slack="0"/>
<pin id="628" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_4_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="0"/>
<pin id="633" dir="0" index="1" bw="5" slack="0"/>
<pin id="634" dir="0" index="2" bw="5" slack="0"/>
<pin id="635" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln81_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln79_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="add_ln77_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_1/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="select_ln77_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="10" slack="0"/>
<pin id="659" dir="0" index="2" bw="10" slack="0"/>
<pin id="660" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_1/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln75_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="13" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="select_ln75_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="13" slack="0"/>
<pin id="673" dir="0" index="2" bw="13" slack="0"/>
<pin id="674" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_1/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln73_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="15" slack="0"/>
<pin id="680" dir="0" index="1" bw="15" slack="1"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="store_ln73_store_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="3" slack="0"/>
<pin id="685" dir="0" index="1" bw="3" slack="1"/>
<pin id="686" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="store_ln75_store_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="13" slack="0"/>
<pin id="690" dir="0" index="1" bw="13" slack="1"/>
<pin id="691" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="store_ln75_store_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="3" slack="0"/>
<pin id="695" dir="0" index="1" bw="3" slack="1"/>
<pin id="696" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="store_ln77_store_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="0"/>
<pin id="700" dir="0" index="1" bw="10" slack="1"/>
<pin id="701" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="store_ln77_store_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="0"/>
<pin id="705" dir="0" index="1" bw="5" slack="1"/>
<pin id="706" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="store_ln79_store_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="0"/>
<pin id="710" dir="0" index="1" bw="5" slack="1"/>
<pin id="711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="p_shl_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="10" slack="0"/>
<pin id="715" dir="0" index="1" bw="5" slack="3"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="7" slack="0"/>
<pin id="722" dir="0" index="1" bw="5" slack="3"/>
<pin id="723" dir="0" index="2" bw="1" slack="0"/>
<pin id="724" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_shl12_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="7" slack="0"/>
<pin id="729" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl12/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="empty_29_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="10" slack="0"/>
<pin id="733" dir="0" index="1" bw="7" slack="0"/>
<pin id="734" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_29/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln79_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="5" slack="3"/>
<pin id="739" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/5 "/>
</bind>
</comp>

<comp id="740" class="1004" name="empty_30_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="5" slack="0"/>
<pin id="742" dir="0" index="1" bw="10" slack="0"/>
<pin id="743" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_30/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln87_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="10" slack="0"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="storemerge75105_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="8"/>
<pin id="758" dir="0" index="1" bw="32" slack="4"/>
<pin id="759" dir="0" index="2" bw="32" slack="0"/>
<pin id="760" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge75105/10 "/>
</bind>
</comp>

<comp id="762" class="1004" name="storemerge738789103_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="8"/>
<pin id="764" dir="0" index="1" bw="32" slack="4"/>
<pin id="765" dir="0" index="2" bw="32" slack="0"/>
<pin id="766" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge738789103/10 "/>
</bind>
</comp>

<comp id="768" class="1004" name="storemerge77798591101_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="8"/>
<pin id="770" dir="0" index="1" bw="32" slack="4"/>
<pin id="771" dir="0" index="2" bw="32" slack="0"/>
<pin id="772" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge77798591101/10 "/>
</bind>
</comp>

<comp id="774" class="1004" name="storemerge7281839399_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="8"/>
<pin id="776" dir="0" index="1" bw="32" slack="4"/>
<pin id="777" dir="0" index="2" bw="32" slack="0"/>
<pin id="778" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge7281839399/10 "/>
</bind>
</comp>

<comp id="780" class="1004" name="storemerge749597_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="8"/>
<pin id="782" dir="0" index="1" bw="32" slack="4"/>
<pin id="783" dir="0" index="2" bw="32" slack="0"/>
<pin id="784" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge749597/10 "/>
</bind>
</comp>

<comp id="786" class="1004" name="storemerge76_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="8"/>
<pin id="788" dir="0" index="1" bw="32" slack="4"/>
<pin id="789" dir="0" index="2" bw="32" slack="0"/>
<pin id="790" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge76/10 "/>
</bind>
</comp>

<comp id="792" class="1005" name="col_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="5" slack="0"/>
<pin id="794" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="799" class="1005" name="row_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="5" slack="0"/>
<pin id="801" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="806" class="1005" name="indvar_flatten6_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="10" slack="0"/>
<pin id="808" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="813" class="1005" name="col_k_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="3" slack="0"/>
<pin id="815" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="col_k "/>
</bind>
</comp>

<comp id="820" class="1005" name="indvar_flatten19_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="13" slack="0"/>
<pin id="822" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten19 "/>
</bind>
</comp>

<comp id="827" class="1005" name="row_k_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="3" slack="0"/>
<pin id="829" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row_k "/>
</bind>
</comp>

<comp id="834" class="1005" name="indvar_flatten42_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="15" slack="0"/>
<pin id="836" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten42 "/>
</bind>
</comp>

<comp id="841" class="1005" name="icmp_ln73_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="8"/>
<pin id="843" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="845" class="1005" name="col_mid2_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="5" slack="3"/>
<pin id="847" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="col_mid2 "/>
</bind>
</comp>

<comp id="850" class="1005" name="select_ln77_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="5" slack="3"/>
<pin id="852" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln77 "/>
</bind>
</comp>

<comp id="856" class="1005" name="WBRAM_addr_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="5" slack="1"/>
<pin id="858" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="WBRAM_addr "/>
</bind>
</comp>

<comp id="861" class="1005" name="WBRAM_1_addr_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="5" slack="1"/>
<pin id="863" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="WBRAM_1_addr "/>
</bind>
</comp>

<comp id="866" class="1005" name="WBRAM_2_addr_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="5" slack="1"/>
<pin id="868" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="WBRAM_2_addr "/>
</bind>
</comp>

<comp id="871" class="1005" name="WBRAM_3_addr_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="5" slack="1"/>
<pin id="873" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="WBRAM_3_addr "/>
</bind>
</comp>

<comp id="876" class="1005" name="WBRAM_4_addr_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="5" slack="1"/>
<pin id="878" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="WBRAM_4_addr "/>
</bind>
</comp>

<comp id="881" class="1005" name="WBRAM_5_addr_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="5" slack="1"/>
<pin id="883" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="WBRAM_5_addr "/>
</bind>
</comp>

<comp id="886" class="1005" name="empty_27_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="3"/>
<pin id="888" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="896" class="1005" name="IBRAM_addr_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="10" slack="1"/>
<pin id="898" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="IBRAM_addr "/>
</bind>
</comp>

<comp id="901" class="1005" name="WBRAM_load_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WBRAM_load "/>
</bind>
</comp>

<comp id="906" class="1005" name="WBRAM_1_load_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="1"/>
<pin id="908" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WBRAM_1_load "/>
</bind>
</comp>

<comp id="911" class="1005" name="WBRAM_2_load_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WBRAM_2_load "/>
</bind>
</comp>

<comp id="916" class="1005" name="WBRAM_3_load_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="1"/>
<pin id="918" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WBRAM_3_load "/>
</bind>
</comp>

<comp id="921" class="1005" name="WBRAM_4_load_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="1"/>
<pin id="923" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WBRAM_4_load "/>
</bind>
</comp>

<comp id="926" class="1005" name="WBRAM_5_load_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WBRAM_5_load "/>
</bind>
</comp>

<comp id="931" class="1005" name="input_pixel_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_pixel "/>
</bind>
</comp>

<comp id="941" class="1005" name="OBRAM_addr_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="10" slack="1"/>
<pin id="943" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_addr "/>
</bind>
</comp>

<comp id="947" class="1005" name="OBRAM_1_addr_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="10" slack="1"/>
<pin id="949" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_1_addr "/>
</bind>
</comp>

<comp id="953" class="1005" name="OBRAM_2_addr_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="10" slack="1"/>
<pin id="955" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_2_addr "/>
</bind>
</comp>

<comp id="959" class="1005" name="OBRAM_3_addr_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="10" slack="1"/>
<pin id="961" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_3_addr "/>
</bind>
</comp>

<comp id="965" class="1005" name="OBRAM_4_addr_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="10" slack="1"/>
<pin id="967" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_4_addr "/>
</bind>
</comp>

<comp id="971" class="1005" name="OBRAM_5_addr_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="10" slack="1"/>
<pin id="973" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_5_addr "/>
</bind>
</comp>

<comp id="977" class="1005" name="mul_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="983" class="1005" name="mul110_1_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="1"/>
<pin id="985" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul110_1 "/>
</bind>
</comp>

<comp id="989" class="1005" name="mul110_2_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul110_2 "/>
</bind>
</comp>

<comp id="995" class="1005" name="mul110_3_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul110_3 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="mul110_4_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="1"/>
<pin id="1003" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul110_4 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="mul110_5_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="1"/>
<pin id="1009" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul110_5 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="OBRAM_load_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="1"/>
<pin id="1015" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_load "/>
</bind>
</comp>

<comp id="1018" class="1005" name="OBRAM_1_load_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="1"/>
<pin id="1020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_1_load "/>
</bind>
</comp>

<comp id="1023" class="1005" name="OBRAM_2_load_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="1"/>
<pin id="1025" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_2_load "/>
</bind>
</comp>

<comp id="1028" class="1005" name="OBRAM_3_load_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_3_load "/>
</bind>
</comp>

<comp id="1033" class="1005" name="OBRAM_4_load_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_4_load "/>
</bind>
</comp>

<comp id="1038" class="1005" name="OBRAM_5_load_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_5_load "/>
</bind>
</comp>

<comp id="1043" class="1005" name="storemerge75105_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge75105 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="storemerge738789103_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="1"/>
<pin id="1050" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge738789103 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="storemerge77798591101_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="1"/>
<pin id="1055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge77798591101 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="storemerge7281839399_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="1"/>
<pin id="1060" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge7281839399 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="storemerge749597_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="1"/>
<pin id="1065" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge749597 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="storemerge76_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="1"/>
<pin id="1070" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge76 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="124" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="130" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="136" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="142" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="148" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="154" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="10" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="260"><net_src comp="209" pin="3"/><net_sink comp="251" pin=2"/></net>

<net id="270"><net_src comp="216" pin="3"/><net_sink comp="261" pin=2"/></net>

<net id="280"><net_src comp="223" pin="3"/><net_sink comp="271" pin=2"/></net>

<net id="290"><net_src comp="230" pin="3"/><net_sink comp="281" pin=2"/></net>

<net id="300"><net_src comp="237" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="310"><net_src comp="244" pin="3"/><net_sink comp="301" pin=2"/></net>

<net id="363"><net_src comp="18" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="20" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="22" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="20" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="24" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="26" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="26" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="28" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="394" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="30" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="431"><net_src comp="424" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="32" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="421" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="34" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="20" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="418" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="433" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="36" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="409" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="38" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="447" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="415" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="40" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="447" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="433" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="427" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="424" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="439" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="32" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="471" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="433" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="26" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="412" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="465" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="36" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="433" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="459" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="511" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="471" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="485" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="439" pin="3"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="497" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="42" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="517" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="471" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="433" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="26" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="409" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="562"><net_src comp="517" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="531" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="497" pin="3"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="477" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="44" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="477" pin="3"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="46" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="581"><net_src comp="569" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="565" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="477" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="523" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="577" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="603"><net_src comp="597" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="604"><net_src comp="597" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="606"><net_src comp="597" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="611"><net_src comp="523" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="477" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="20" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="557" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="583" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="549" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="587" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="50" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="619" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="625" pin="2"/><net_sink comp="631" pin=2"/></net>

<net id="642"><net_src comp="631" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="648"><net_src comp="549" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="42" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="415" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="52" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="661"><net_src comp="491" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="52" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="650" pin="2"/><net_sink comp="656" pin=2"/></net>

<net id="668"><net_src comp="421" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="54" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="433" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="54" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="664" pin="2"/><net_sink comp="670" pin=2"/></net>

<net id="682"><net_src comp="403" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="477" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="670" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="523" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="656" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="557" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="644" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="718"><net_src comp="50" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="26" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="56" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="46" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="730"><net_src comp="720" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="713" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="727" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="744"><net_src comp="737" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="731" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="740" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="753"><net_src comp="746" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="754"><net_src comp="746" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="755"><net_src comp="746" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="761"><net_src comp="327" pin="2"/><net_sink comp="756" pin=2"/></net>

<net id="767"><net_src comp="319" pin="2"/><net_sink comp="762" pin=2"/></net>

<net id="773"><net_src comp="311" pin="2"/><net_sink comp="768" pin=2"/></net>

<net id="779"><net_src comp="315" pin="2"/><net_sink comp="774" pin=2"/></net>

<net id="785"><net_src comp="323" pin="2"/><net_sink comp="780" pin=2"/></net>

<net id="791"><net_src comp="331" pin="2"/><net_sink comp="786" pin=2"/></net>

<net id="795"><net_src comp="72" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="798"><net_src comp="792" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="802"><net_src comp="76" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="805"><net_src comp="799" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="809"><net_src comp="80" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="812"><net_src comp="806" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="816"><net_src comp="84" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="823"><net_src comp="88" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="826"><net_src comp="820" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="830"><net_src comp="92" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="833"><net_src comp="827" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="837"><net_src comp="96" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="840"><net_src comp="834" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="844"><net_src comp="397" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="549" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="853"><net_src comp="557" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="859"><net_src comp="124" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="864"><net_src comp="130" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="869"><net_src comp="136" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="874"><net_src comp="142" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="879"><net_src comp="148" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="884"><net_src comp="154" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="889"><net_src comp="613" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="893"><net_src comp="886" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="894"><net_src comp="886" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="895"><net_src comp="886" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="899"><net_src comp="196" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="904"><net_src comp="160" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="909"><net_src comp="166" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="914"><net_src comp="172" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="919"><net_src comp="178" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="924"><net_src comp="184" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="929"><net_src comp="190" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="934"><net_src comp="203" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="937"><net_src comp="931" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="938"><net_src comp="931" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="939"><net_src comp="931" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="940"><net_src comp="931" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="944"><net_src comp="209" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="950"><net_src comp="216" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="956"><net_src comp="223" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="962"><net_src comp="230" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="968"><net_src comp="237" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="974"><net_src comp="244" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="980"><net_src comp="335" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="986"><net_src comp="339" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="992"><net_src comp="343" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="998"><net_src comp="347" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1004"><net_src comp="351" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="1006"><net_src comp="1001" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1010"><net_src comp="355" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1016"><net_src comp="251" pin="7"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1021"><net_src comp="261" pin="7"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1026"><net_src comp="271" pin="7"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1031"><net_src comp="281" pin="7"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1036"><net_src comp="291" pin="7"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1041"><net_src comp="301" pin="7"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1046"><net_src comp="756" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1051"><net_src comp="762" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1056"><net_src comp="768" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1061"><net_src comp="774" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1066"><net_src comp="780" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1071"><net_src comp="786" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="301" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OBRAM | {11 }
	Port: OBRAM_1 | {11 }
	Port: OBRAM_2 | {11 }
	Port: OBRAM_3 | {11 }
	Port: OBRAM_4 | {11 }
	Port: OBRAM_5 | {11 }
 - Input state : 
	Port: CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL : IBRAM | {2 3 }
	Port: CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL : OBRAM | {5 6 }
	Port: CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL : OBRAM_1 | {5 6 }
	Port: CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL : OBRAM_2 | {5 6 }
	Port: CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL : OBRAM_3 | {5 6 }
	Port: CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL : OBRAM_4 | {5 6 }
	Port: CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL : OBRAM_5 | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln73 : 1
		store_ln0 : 1
		store_ln75 : 1
		store_ln0 : 1
		store_ln77 : 1
		store_ln79 : 1
	State 2
		icmp_ln73 : 1
		add_ln73_1 : 1
		br_ln73 : 2
		add_ln73 : 1
		icmp_ln75 : 1
		select_ln73 : 2
		xor_ln73 : 2
		icmp_ln79 : 1
		and_ln73 : 2
		icmp_ln77 : 1
		and_ln73_1 : 2
		select_ln73_1 : 2
		add_ln75 : 3
		empty : 2
		row_mid213 : 2
		exitcond_flatten8_not : 2
		not_exitcond_flatten8_mid241 : 2
		icmp_ln79_mid218 : 2
		select_ln75 : 2
		add_ln77 : 3
		empty_23 : 2
		empty_24 : 2
		col_mid2 : 2
		select_ln77 : 4
		zext_ln73 : 3
		tmp : 3
		add_ln73_2 : 4
		zext_ln73_1 : 3
		select_ln75_cast : 3
		empty_25 : 4
		p_cast2 : 5
		WBRAM_addr : 6
		WBRAM_1_addr : 6
		WBRAM_2_addr : 6
		WBRAM_3_addr : 6
		WBRAM_4_addr : 6
		WBRAM_5_addr : 6
		WBRAM_load : 7
		empty_26 : 3
		empty_27 : 3
		WBRAM_1_load : 7
		WBRAM_2_load : 7
		WBRAM_3_load : 7
		WBRAM_4_load : 7
		WBRAM_5_load : 7
		empty_28 : 5
		add_ln81 : 3
		tmp_4 : 6
		zext_ln81 : 7
		IBRAM_addr : 8
		input_pixel : 9
		add_ln79 : 3
		add_ln77_1 : 1
		select_ln77_1 : 2
		add_ln75_1 : 1
		select_ln75_1 : 2
		store_ln73 : 2
		store_ln73 : 3
		store_ln75 : 3
		store_ln75 : 3
		store_ln77 : 3
		store_ln77 : 5
		store_ln79 : 4
	State 3
	State 4
	State 5
		p_shl12 : 1
		empty_29 : 2
		empty_30 : 3
		zext_ln87 : 4
		OBRAM_addr : 5
		OBRAM_1_addr : 5
		OBRAM_2_addr : 5
		OBRAM_3_addr : 5
		OBRAM_4_addr : 5
		OBRAM_5_addr : 5
		OBRAM_load : 6
		OBRAM_1_load : 6
		OBRAM_2_load : 6
		OBRAM_3_load : 6
		OBRAM_4_load : 6
		OBRAM_5_load : 6
	State 6
	State 7
	State 8
	State 9
	State 10
		storemerge75105 : 1
		storemerge738789103 : 1
		storemerge77798591101 : 1
		storemerge7281839399 : 1
		storemerge749597 : 1
		storemerge76 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_311             |    2    |   227   |   214   |
|          |              grp_fu_315             |    2    |   227   |   214   |
|   fadd   |              grp_fu_319             |    2    |   227   |   214   |
|          |              grp_fu_323             |    2    |   227   |   214   |
|          |              grp_fu_327             |    2    |   227   |   214   |
|          |              grp_fu_331             |    2    |   227   |   214   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_335             |    3    |   128   |   135   |
|          |              grp_fu_339             |    3    |   128   |   135   |
|   fmul   |              grp_fu_343             |    3    |   128   |   135   |
|          |              grp_fu_347             |    3    |   128   |   135   |
|          |              grp_fu_351             |    3    |   128   |   135   |
|          |              grp_fu_355             |    3    |   128   |   135   |
|----------|-------------------------------------|---------|---------|---------|
|          |          select_ln73_fu_439         |    0    |    0    |    3    |
|          |         select_ln73_1_fu_477        |    0    |    0    |    3    |
|          |          row_mid213_fu_497          |    0    |    0    |    5    |
|          |          select_ln75_fu_523         |    0    |    0    |    3    |
|          |           col_mid2_fu_549           |    0    |    0    |    5    |
|          |          select_ln77_fu_557         |    0    |    0    |    5    |
|  select  |         select_ln77_1_fu_656        |    0    |    0    |    10   |
|          |         select_ln75_1_fu_670        |    0    |    0    |    12   |
|          |        storemerge75105_fu_756       |    0    |    0    |    32   |
|          |      storemerge738789103_fu_762     |    0    |    0    |    32   |
|          |     storemerge77798591101_fu_768    |    0    |    0    |    32   |
|          |     storemerge7281839399_fu_774     |    0    |    0    |    32   |
|          |       storemerge749597_fu_780       |    0    |    0    |    32   |
|          |         storemerge76_fu_786         |    0    |    0    |    32   |
|----------|-------------------------------------|---------|---------|---------|
|          |          add_ln73_1_fu_403          |    0    |    0    |    22   |
|          |           add_ln73_fu_427           |    0    |    0    |    10   |
|          |           add_ln75_fu_485           |    0    |    0    |    10   |
|          |           add_ln77_fu_531           |    0    |    0    |    12   |
|          |          add_ln73_2_fu_577          |    0    |    0    |    10   |
|    add   |           empty_25_fu_591           |    0    |    0    |    10   |
|          |           empty_28_fu_619           |    0    |    0    |    12   |
|          |           add_ln81_fu_625           |    0    |    0    |    12   |
|          |           add_ln79_fu_644           |    0    |    0    |    12   |
|          |          add_ln77_1_fu_650          |    0    |    0    |    17   |
|          |          add_ln75_1_fu_664          |    0    |    0    |    20   |
|          |           empty_30_fu_740           |    0    |    0    |    18   |
|----------|-------------------------------------|---------|---------|---------|
|          |           icmp_ln73_fu_397          |    0    |    0    |    22   |
|          |           icmp_ln75_fu_433          |    0    |    0    |    20   |
|   icmp   |           icmp_ln79_fu_453          |    0    |    0    |    12   |
|          |           icmp_ln77_fu_465          |    0    |    0    |    17   |
|          |           empty_27_fu_613           |    0    |    0    |    10   |
|----------|-------------------------------------|---------|---------|---------|
|    sub   |           empty_29_fu_731           |    0    |    0    |    18   |
|----------|-------------------------------------|---------|---------|---------|
|          |             empty_fu_491            |    0    |    0    |    2    |
|          | not_exitcond_flatten8_mid241_fu_511 |    0    |    0    |    2    |
|    or    |           empty_23_fu_537           |    0    |    0    |    2    |
|          |           empty_24_fu_543           |    0    |    0    |    2    |
|          |           empty_26_fu_607           |    0    |    0    |    3    |
|----------|-------------------------------------|---------|---------|---------|
|          |           and_ln73_fu_459           |    0    |    0    |    2    |
|    and   |          and_ln73_1_fu_471          |    0    |    0    |    2    |
|          |       icmp_ln79_mid218_fu_517       |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    xor   |           xor_ln73_fu_447           |    0    |    0    |    2    |
|          |     exitcond_flatten8_not_fu_505    |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|          |           zext_ln73_fu_565          |    0    |    0    |    0    |
|          |          zext_ln73_1_fu_583         |    0    |    0    |    0    |
|          |       select_ln75_cast_fu_587       |    0    |    0    |    0    |
|   zext   |            p_cast2_fu_597           |    0    |    0    |    0    |
|          |           zext_ln81_fu_639          |    0    |    0    |    0    |
|          |            p_shl12_fu_727           |    0    |    0    |    0    |
|          |           zext_ln79_fu_737          |    0    |    0    |    0    |
|          |           zext_ln87_fu_746          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |              tmp_fu_569             |    0    |    0    |    0    |
|bitconcatenate|             tmp_4_fu_631            |    0    |    0    |    0    |
|          |             p_shl_fu_713            |    0    |    0    |    0    |
|          |             tmp_2_fu_720            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    30   |   2130  |   2617  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
| WBRAM |    0   |   32   |   13   |    0   |
|WBRAM_1|    0   |   32   |   13   |    0   |
|WBRAM_2|    0   |   32   |   13   |    0   |
|WBRAM_3|    0   |   32   |   13   |    0   |
|WBRAM_4|    0   |   32   |   13   |    0   |
|WBRAM_5|    0   |   32   |   13   |    0   |
+-------+--------+--------+--------+--------+
| Total |    0   |   192  |   78   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      IBRAM_addr_reg_896      |   10   |
|     OBRAM_1_addr_reg_947     |   10   |
|     OBRAM_1_load_reg_1018    |   32   |
|     OBRAM_2_addr_reg_953     |   10   |
|     OBRAM_2_load_reg_1023    |   32   |
|     OBRAM_3_addr_reg_959     |   10   |
|     OBRAM_3_load_reg_1028    |   32   |
|     OBRAM_4_addr_reg_965     |   10   |
|     OBRAM_4_load_reg_1033    |   32   |
|     OBRAM_5_addr_reg_971     |   10   |
|     OBRAM_5_load_reg_1038    |   32   |
|      OBRAM_addr_reg_941      |   10   |
|      OBRAM_load_reg_1013     |   32   |
|     WBRAM_1_addr_reg_861     |    5   |
|     WBRAM_1_load_reg_906     |   32   |
|     WBRAM_2_addr_reg_866     |    5   |
|     WBRAM_2_load_reg_911     |   32   |
|     WBRAM_3_addr_reg_871     |    5   |
|     WBRAM_3_load_reg_916     |   32   |
|     WBRAM_4_addr_reg_876     |    5   |
|     WBRAM_4_load_reg_921     |   32   |
|     WBRAM_5_addr_reg_881     |    5   |
|     WBRAM_5_load_reg_926     |   32   |
|      WBRAM_addr_reg_856      |    5   |
|      WBRAM_load_reg_901      |   32   |
|         col_k_reg_813        |    3   |
|       col_mid2_reg_845       |    5   |
|          col_reg_792         |    5   |
|       empty_27_reg_886       |    1   |
|       icmp_ln73_reg_841      |    1   |
|   indvar_flatten19_reg_820   |   13   |
|   indvar_flatten42_reg_834   |   15   |
|    indvar_flatten6_reg_806   |   10   |
|      input_pixel_reg_931     |   32   |
|       mul110_1_reg_983       |   32   |
|       mul110_2_reg_989       |   32   |
|       mul110_3_reg_995       |   32   |
|       mul110_4_reg_1001      |   32   |
|       mul110_5_reg_1007      |   32   |
|          mul_reg_977         |   32   |
|         row_k_reg_827        |    3   |
|          row_reg_799         |    5   |
|      select_ln77_reg_850     |    5   |
| storemerge7281839399_reg_1058|   32   |
| storemerge738789103_reg_1048 |   32   |
|   storemerge749597_reg_1063  |   32   |
|   storemerge75105_reg_1043   |   32   |
|     storemerge76_reg_1068    |   32   |
|storemerge77798591101_reg_1053|   32   |
+------------------------------+--------+
|             Total            |   966  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_160 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_166 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_172 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_178 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_184 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_190 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_203 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_251 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_261 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_271 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_281 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_291 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_301 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   80   ||  5.551  ||    0    ||   117   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   30   |    -   |  2130  |  2617  |    -   |
|   Memory  |    0   |    -   |    -   |   192  |   78   |    0   |
|Multiplexer|    -   |    -   |    5   |    0   |   117  |    -   |
|  Register |    -   |    -   |    -   |   966  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   30   |    5   |  3288  |  2812  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
