Start time: 15:17:02 on Dec 12,2025
qverilog class_cons_test.sv 
-- Compiling package class_cons_test_sv_unit
-- Compiling module top

Top level modules:
	top
# vsim -lib work work.class_cons_test_sv_unit work.top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.class_cons_test_sv_unit(fast)
# Loading work.top(fast)
# run -all
# Name=SRAM
# Data_in=        27
# Addr=        53
# w_en=0
# rd_en=0
# SEL=0
# Name=DRAM
# Data_in=        27
# Addr=        53
# w_en=0
# rd_en=0
# Name=DRAM
# DRAM_Data_in=58263
# DRAM_Addr=   31
# D_w_en=0
# D_rd_en=1
# SEL=3
#  quit -f
# End time: 15:17:03 on Dec 12,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
