*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Sat Feb 29 16:38:59 EET 2020
         ppid/pid : 14940/14950
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/oasys_rtl_qs_ekit
         logfile  : /home/vlsi/Desktop/oasys_rtl_qs_ekit/output/logs/synth.log_29_feb.log
         tmpdir   : /tmp/oasys.14940/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> start_gui
> read_verilog -I {} -D {} {/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/adderPlus.v /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/CLA_generic.v /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/ripple_adder.v}
error:   parameter initial value cannot be omitted in this mode of verilog ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/CLA_generic.v:8)[19])  [VLOG-1817]
info:    module carry_lookahead_adder ignored due to previous errors ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/CLA_generic.v:7)[28])  [VLOG-1072]
error:   1 error message(s) issued while executing command 'read_verilog'
> source /home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/1_adderCofiguration
> read_verilog -I {} -D {} {/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/adderPlus.v /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/CLA_generic.v /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/ripple_adder.v}
warning: overwriting previous definition of module adderPlus ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/adderPlus.v:1)[16])  [VLOG-1206]
warning: overwriting previous definition of module full_adder ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v:1)[17])  [VLOG-1206]
warning: overwriting previous definition of module full_adder ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v:1)[17])  [VLOG-1206]
warning: overwriting previous definition of module full_adder ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v:1)[17])  [VLOG-1206]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/tech_lef/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/tech_lef/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_library {/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/IO.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/LowPowerOpenCellLibrary_low_temp_ccs.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/NangateOpenCellLibrary_low_temp_ccs.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib} -target_library default
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/IO.lib...
Finished reading. Elapsed time= 1 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/LowPowerOpenCellLibrary_low_temp_ccs.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: extra power/ground pins for standard cell 'AON_BUF_X1' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'AON_BUF_X2' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'AON_BUF_X4' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'AON_INV_X1' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'AON_INV_X2' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'AON_INV_X4' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'HEADER_OE_X1' are ignored  [PF-267]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[9]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[9]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[8]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[8]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[7]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[7]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[6]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[6]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[5]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[5]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[4]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[4]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[3]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[3]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[2]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[2]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[1]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[1]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[0]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[0]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:357), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:362))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:357), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:362), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:367))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:363))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:368))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:374), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:384))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:374), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:384), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:394))  [LIB-130]
warning: encountered multiple or conflict 'rise_power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:385))  [LIB-209]
warning: encountered multiple or conflict 'fall_power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:390))  [LIB-209]
warning: encountered multiple or conflict 'rise_power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:395))  [LIB-209]
warning: encountered multiple or conflict 'fall_power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:400))  [LIB-209]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/NangateOpenCellLibrary_low_temp_ccs.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib...
Finished reading. Elapsed time= 0 seconds
-------> Message [NL-120] suppressed 5 times
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib:51, The is_pll_cell attribute is not allowed in the cell group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib:68, The is_pll_output_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib:104, The is_pll_reference_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib:111, The is_pll_feedback_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
> read_lef {/home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/IO.lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/LowPowerOpenCellLibrary.macro.lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/MemGen_16_10.lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/MemGen_16_10.orig.lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/NangateOpenCellLibrary_HVT.macro.lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/NangateOpenCellLibrary_LVT.macro.lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/NangateOpenCellLibrary_SVT.macro.lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/NangateOpenCellLibrary.macro.lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/PLL.lef}
info:    Site IOSite defined in /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/IO.lef  [LEF-119]
info:    Site CornerSite defined in /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/IO.lef  [LEF-119]
warning: LEF macro PADCLK not found in logical/timing library - creating a physical only cell  [LEF-108]
info:    Site MemGen_16_10Site defined in /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/MemGen_16_10.lef  [LEF-119]
warning: direction (output) of pin 'rd_data[15]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[14]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[13]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[12]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[11]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[10]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[9]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[8]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[7]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[6]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
-------> Message [LEF-100] suppressed 6 times
warning: site 'MemGen_16_10Site' read in previously - ignored  [LEF-104]
warning: macro 'MemGen_16_10' read in previously - ignored  [LEF-105]
warning: LEF macro AND2_X1_HVT not found in logical/timing library - creating a physical only cell  [LEF-108]
warning: LEF macro AND2_X2_HVT not found in logical/timing library - creating a physical only cell  [LEF-108]
warning: LEF macro AND2_X4_HVT not found in logical/timing library - creating a physical only cell  [LEF-108]
warning: LEF macro AND3_X1_HVT not found in logical/timing library - creating a physical only cell  [LEF-108]
warning: LEF macro AND3_X2_HVT not found in logical/timing library - creating a physical only cell  [LEF-108]
warning: LEF macro AND3_X4_HVT not found in logical/timing library - creating a physical only cell  [LEF-108]
warning: LEF macro AND4_X1_HVT not found in logical/timing library - creating a physical only cell  [LEF-108]
warning: LEF macro AND4_X2_HVT not found in logical/timing library - creating a physical only cell  [LEF-108]
warning: LEF macro AND4_X4_HVT not found in logical/timing library - creating a physical only cell  [LEF-108]
warning: LEF macro ANTENNA_X1_HVT not found in logical/timing library - creating a physical only cell  [LEF-108]
-------> Message [LEF-108] suppressed 392 times
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
info:    Site PLLSite defined in /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/PLL.lef  [LEF-119]
> set_target_library default
> set_clock_gating_options -sequential_cell none -control_port {} -control_point {} -observation_point false -minimum_bitwidth 4
> synthesize -module ripple_adder
starting synthesize at 00:00:08(cpu)/0:08:31(wall) 99MB(vsz)/358MB(peak)
warning: skipping cell HEADER_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell HEADER_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell HEADER_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
-------> Message [NL-215] suppressed 2 times
warning: no clock-gating cell found in target library 'default' for the given specification  [POWER-110]
info:    no clock-gating cell found in target library 'default' for posedge FFs for the given specification  [POWER-113]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = none, control_port = (null), control_point = none, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    synthesizing module 'ripple_adder' (depth 1) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/ripple_adder.v:3)[7])  [VLOG-400]
info:    synthesizing module 'full_adder' (depth 2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v:1)[7])  [VLOG-400]
info:    done synthesizing module 'full_adder' (depth 2) (1#2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v:1)[7])  [VLOG-401]
info:    done synthesizing module 'ripple_adder' (depth 1) (2#2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/ripple_adder.v:3)[7])  [VLOG-401]
info:    uniquifying module 'full_adder' for 16 instances  [NL-105]
warning: target library has multiple operating conditions defined, but no default has been set. Assuming default voltage 1.25V, temperature -40.00 and process 1.00  [LIB-218]
finished synthesize at 00:00:08(cpu)/0:08:31(wall) 115MB(vsz)/382MB(peak)
> optimize
starting optimize at 00:00:08(cpu)/0:08:31(wall) 115MB(vsz)/382MB(peak)
warning: excessively large parameter 'numMpgWorkersLocal' was reset from 4 to 1, because this host has 1 processors currently available  [MPG-206]
warning: design 'ripple_adder' has no timing constraints  [TA-118]
Log file for child PID=15206:  /home/vlsi/Desktop/oasys_rtl_qs_ekit/output/logs/synth.log_29_feb.etc/synth.log_29_feb.w1.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 80.9squm (#1, 0 secs)
info:    dissolving instance 'genblk1_15_full_adder_inst' of module 'full_adder' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_14_full_adder_inst' of module 'full_adder__1_59' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_13_full_adder_inst' of module 'full_adder__1_55' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_12_full_adder_inst' of module 'full_adder__1_51' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_11_full_adder_inst' of module 'full_adder__1_47' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_10_full_adder_inst' of module 'full_adder__1_43' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_9_full_adder_inst' of module 'full_adder__1_39' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_8_full_adder_inst' of module 'full_adder__1_35' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_7_full_adder_inst' of module 'full_adder__1_31' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_6_full_adder_inst' of module 'full_adder__1_27' in module 'ripple_adder__genmod__0'  [NL-146]
info: optimized 'ripple_adder__genmod__0' area changed -3.2squm (x1), total 77.7squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 77.7squm (#3, 0 secs)
done optimizing area at 00:00:09(cpu)/0:08:32(wall) 119MB(vsz)/394MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'ripple_adder' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 77.7squm (#1, 0 secs)
warning: Skipping optimize timing in absence of valid timing constraints  [OPT-119]
info: starting area recovery on module ripple_adder
info: optimized 'ripple_adder__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.33 secs
info: area recovery done, total area reduction: 0.00squm (0.00%) (0 secs / 0.0%)
done optimizing virtual at 00:00:09(cpu)/0:08:33(wall) 127MB(vsz)/394MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info:    timing-driven placement : OFF  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info:    cell density map (bin size 9 x 9 rows), maximum utilization: 51.05% average utilization: 24.86%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
warning: Ws. design 'ripple_adder' has no timing constraints  [TA-118]
WNS               = -214748368.0ps
info:	placing 49 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info:    timing-driven placement : OFF  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info:    cell density map (bin size 9 x 9 rows), maximum utilization: 50.37% average utilization: 24.53%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =               330.39
Average Wire      =                 6.74
Longest Wire      =                 7.98
Shortest Wire     =                 5.60
warning: Ws. design 'ripple_adder' has no timing constraints  [TA-118]
WNS               = -214748368.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
warning: Ws. design 'ripple_adder' has no timing constraints  [TA-118]
info: replaced @ -214748368.0ps
done optimize placement at 00:00:10(cpu)/0:08:34(wall) 313MB(vsz)/628MB(peak)
info:    cell density map (bin size 9 x 9 rows), maximum utilization: 50.37% average utilization: 24.53%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
warning: Skipping optimize timing in absence of valid timing constraints  [OPT-119]
warning: Wsti. design 'ripple_adder' has no timing constraints  [TA-118]
warning: Ws. design 'ripple_adder' has no timing constraints  [TA-118]
finished optimize at 00:00:10(cpu)/0:08:34(wall) 313MB(vsz)/628MB(peak)
> man set_clock_gating_options
> man report_timing | more
error:   detected extra character(s) "|"
---------------------------------------------------------------------
Usage:
  man <string> 
---------------------------------------------------------------------
> man report_timing
> set_input_delay 0.01 { i_add2[9] i_add2[8] i_add2[7] i_add2[6] i_add2[5] i_add2[4] i_add2[3] i_add2[2] i_add2[15] i_add2[14] i_add2[13] i_add2[12] i_add2[11] i_add2[10] i_add2[1] i_add2[0] }
> set_input_delay 0.02 -rise { i_add1[9] i_add1[8] i_add1[7] i_add1[6] i_add1[5] i_add1[4] i_add1[3] i_add1[2] i_add1[15] i_add1[14] i_add1[13] i_add1[12] i_add1[11] i_add1[10] i_add1[1] i_add1[0] }
> set_input_delay 0.01 -fall { i_add1[9] i_add1[8] i_add1[7] i_add1[6] i_add1[5] i_add1[4] i_add1[3] i_add1[2] i_add1[15] i_add1[14] i_add1[13] i_add1[12] i_add1[11] i_add1[10] i_add1[1] i_add1[0] }
info:    instance 'i_0' has been moved to the new location (19500 42300)  [FP-132]
info:    instance 'i_0' has been moved to the new location (19900 67500)  [FP-132]
> optimize
starting optimize at 00:00:55(cpu)/6:08:45(wall) 350MB(vsz)/746MB(peak)
info: optimizing design 'ripple_adder' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 77.7squm (#1, 0 secs)
info:    cell density map (bin size 9 x 9 rows), maximum utilization: 48.52% average utilization: 23.89%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info: reactivating path groups
info: reactivated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info:    cell density map (bin size 9 x 9 rows), maximum utilization: 48.52% average utilization: 23.89%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: (0) optimizing 'o_result[16]' (path group default) @ <unc>ps(1/1) (0 secs)
finished optimize at 00:00:55(cpu)/6:08:46(wall) 358MB(vsz)/755MB(peak)
> report_timing
> report_design_metrics
Report Physical info: 
------------------------+-------------+-----------+------------
                        |             |Area (squm)|Leakage (uW)
------------------------+-------------+-----------+------------
Design Name             |ripple_adder |           |            
  Total Instances       |           63|         78|       4.505
    Macros              |            0|          0|       0.000
    Pads                |            0|          0|       0.000
    Phys                |            0|          0|       0.000
    Blackboxes          |            0|          0|       0.000
    Cells               |           63|         78|       4.505
      Buffers           |            0|          0|       0.000
      Inverters         |           15|          8|       0.525
      Clock-Gates       |            0|          0|       0.000
      Combinational     |           48|         70|       3.980
      Latches           |            0|          0|       0.000
      FlipFlops         |            0|          0|       0.000
       Single-Bit FF    |            0|          0|       0.000
       Multi-Bit FF     |            0|          0|       0.000
       Clock-Gated      |            0|           |            
       Bits             |            0|          0|       0.000
         Load-Enabled   |            0|           |            
         Clock-Gated    |            0|           |            
  Tristate Pin Count    |            0|           |            
Physical Info           |Placed       |           |            
  Chip Size (mm x mm)   |0.011 x 0.014|        160|            
  Fixed Cell Area       |             |          0|            
    Phys Only           |            0|          0|            
  Placeable Area        |             |        160|            
  Movable Cell Area     |             |         78|            
  Utilization (%)       |           48|           |            
  Chip Utilization (%)  |           48|           |            
  Total Wire Length (mm)|        0.332|           |            
  Longest Wire (mm)     |        0.008|           |            
  Average Wire (mm)     |        0.007|           |            
------------------------+-------------+-----------+------------
> report_timing
> optimize -virtual
starting optimize at 00:00:57(cpu)/6:10:46(wall) 359MB(vsz)/755MB(peak)
info: optimizing design 'ripple_adder' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 77.7squm (#1, 0 secs)
finished optimize at 00:00:57(cpu)/6:10:46(wall) 359MB(vsz)/755MB(peak)
> report_timing
> report_endpoints
Report End Points: 
-----+-------+------+-------+-----+-----+-----+-----+-----------+---------
     |Group  |Launch|Capture|Shift|Delay|Depth|Slack|Begin Point|End Point
-----+-------+------+-------+-----+-----+-----+-----+-----------+---------
1    |default|      |       |     |     |     |     |           |         
-----+-------+------+-------+-----+-----+-----+-----+-----------+---------
Report Check Netlist: 
-----+-------------------------------+------+--------+------+----------------------------------------
     |Item                           |Errors|Warnings|Status|Description                             
-----+-------------------------------+------+--------+------+----------------------------------------
1    |bidir_ports                    |     0|       0|Passed|Top level bidir ports                   
2    |non_driving_ports              |     0|       0|Passed|Top level input ports not driving a load
3    |undriven_ports                 |     0|       0|Passed|Undriven top level output ports         
4    |hierarchical_bidir_pins        |     0|       0|Passed|Hierarchical bidir pins                 
5    |non_driving_instances          |     0|       0|Passed|Instances not driving anything          
6    |undriven_pins                  |     0|       0|Passed|Undriven instance input pins            
7    |multi_driven_nets              |     0|       0|Passed|Multi driven nets                       
8    |wrong_port_direction           |     0|       0|Passed|Wrong port direction                    
9    |connected_empty_module_instance|     0|       0|Passed|Connected empty module instance         
-----+-------------------------------+------+--------+------+----------------------------------------
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       0|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       0|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
Report RTL partition: 
-----+-----------------------+-----------+----------+---------+----
     |RTL Partition          |Replication|Area (um2)|Instances|Pins
-----+-----------------------+-----------+----------+---------+----
1    |ripple_adder__genmod__0|          1| 77.671997|       63|  49
-----+-----------------------+-----------+----------+---------+----
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:	Total 0 macros are unplaced 
info:	Total 49 io pins, 0 io pads are unplaced.
info:	Total 0 macros are unplaced 
info:	Total 0 io pins, 0 io pads are unplaced.
info:    create new die (0.000000 0.000000) (117.770000 94.215000)  [FP-110]
info:    create new core (0.000000 0.000000) (117.609950 93.799950), 67 core rows  [FP-109]
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info:    timing-driven placement : OFF  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 7.89% average utilization: 0.49%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 214748368.0ps
info:	placing 49 unplaced IO Pins
info: optimizing design 'ripple_adder' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 77.7squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info: reactivating path groups
info: reactivated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module ripple_adder
info: optimized 'ripple_adder__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.13 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: <unc>ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:01:02(cpu)/6:15:34(wall) 363MB(vsz)/791MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info:    timing-driven placement : OFF  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 7.89% average utilization: 0.49%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              1857.29
Average Wire      =                37.90
Longest Wire      =                91.14
Shortest Wire     =                 5.74
WNS               = 214748368.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 214748368.0ps
done optimize placement at 00:01:02(cpu)/6:15:45(wall) 363MB(vsz)/791MB(peak)
Report Check Netlist: 
-----+-------------------------------+------+--------+------+----------------------------------------
     |Item                           |Errors|Warnings|Status|Description                             
-----+-------------------------------+------+--------+------+----------------------------------------
1    |bidir_ports                    |     0|       0|Passed|Top level bidir ports                   
2    |non_driving_ports              |     0|       0|Passed|Top level input ports not driving a load
3    |undriven_ports                 |     0|       0|Passed|Undriven top level output ports         
4    |hierarchical_bidir_pins        |     0|       0|Passed|Hierarchical bidir pins                 
5    |non_driving_instances          |     0|       0|Passed|Instances not driving anything          
6    |undriven_pins                  |     0|       0|Passed|Undriven instance input pins            
7    |multi_driven_nets              |     0|       0|Passed|Multi driven nets                       
8    |wrong_port_direction           |     0|       0|Passed|Wrong port direction                    
9    |connected_empty_module_instance|     0|       0|Passed|Connected empty module instance         
-----+-------------------------------+------+--------+------+----------------------------------------
Report Check Placement: 
-----+------------------+------+--------+------+------------------
     |Item              |Errors|Warnings|Status|Description       
-----+------------------+------+--------+------+------------------
1    |macro_unplaced    |     0|       0|Passed|Macro unplaced    
2    |macro_overlap     |     0|       0|Passed|Macro overlap     
3    |macro_out_of_bound|     0|       0|Passed|Macro out of bound
4    |cells_overlap     |     0|       0|Passed|Overlapping cells 
-----+------------------+------+--------+------+------------------
info:	Total 0 macros are unplaced 
info:	Total 49 io pins, 0 io pads are unplaced.
info:	Total 0 macros are unplaced 
info:	Total 0 io pins, 0 io pads are unplaced.
error:   invalid die bounding box (0.000000 0.000000) (0.000000 0.010000)  [FP-140]
info:	Total 0 macros are unplaced 
info:	Total 0 io pins, 0 io pads are unplaced.
error:   invalid die bounding box (0.000000 0.000000) (0.010000 0.010000)  [FP-140]
info:	Total 0 macros are unplaced 
info:	Total 0 io pins, 0 io pads are unplaced.
error:   invalid die bounding box (0.010000 0.010000) (0.020000 0.020000)  [FP-140]
info:	Total 0 macros are unplaced 
info:	Total 0 io pins, 0 io pads are unplaced.
info:    create new die (0.000000 0.000000) (10.530000 10.530000)  [FP-110]
info:    create new core (0.000000 0.000000) (10.449950 9.799950), 7 core rows  [FP-109]
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info:    timing-driven placement : OFF  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 7 x 7 rows), maximum utilization: 81.26% average utilization: 40.63%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 214748368.0ps
info:	placing 49 unplaced IO Pins
info: optimizing design 'ripple_adder' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 77.7squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info: reactivating path groups
info: reactivated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module ripple_adder
info: optimized 'ripple_adder__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.13 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: <unc>ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:01:06(cpu)/6:19:33(wall) 366MB(vsz)/792MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info:    timing-driven placement : OFF  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 7 x 7 rows), maximum utilization: 81.26% average utilization: 40.63%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =               296.04
Average Wire      =                 6.04
Longest Wire      =                 6.89
Shortest Wire     =                 4.90
WNS               = 214748368.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 214748368.0ps
done optimize placement at 00:01:06(cpu)/6:19:33(wall) 366MB(vsz)/792MB(peak)
info:    cell density map (bin size 7 x 7 rows), maximum utilization: 81.26% average utilization: 40.63%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info: reactivating path groups
info: reactivated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info:    cell density map (bin size 7 x 7 rows), maximum utilization: 81.26% average utilization: 40.63%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: (0) optimizing 'o_result[16]' (path group default) @ <unc>ps(1/1) (0 secs)
error:   3 error message(s) issued while executing command 'start_gui'
> man get_ports
> man report_timing
