17:19:02 **** Build of configuration Debug for project xhwicap_low_level_example_1_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 50953 C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm standalone_domain C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_low_level_example_1_system/Debug/system.bif
sdcard_gen --xpfm C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm --sys_config leds --bif C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_low_level_example_1_system/Debug/system.bif --no_bitstream --elf C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_low_level_example_1/Debug/xhwicap_low_level_example_1.elf,ps7_cortexa9_0
Running C:/Xilinx/Vitis/2020.1/bin/bootgen  -image C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_low_level_example_1_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

17:19:07 Build Finished (took 4s.664ms)

