// Seed: 2234930997
module module_0 (
    input  wand id_0,
    input  wire id_1,
    output wand id_2,
    input  tri  id_3
);
  wire id_5;
  wire id_6;
  assign {1, 1} = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input tri0 id_2,
    input wand id_3,
    input tri1 id_4,
    input wand id_5,
    output tri0 id_6,
    input wor id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri id_10,
    input wor id_11,
    input supply1 id_12,
    output uwire id_13,
    input tri1 id_14,
    output wire id_15,
    input wire id_16,
    output tri0 id_17,
    input supply0 id_18,
    output tri1 id_19,
    output wor id_20,
    output tri id_21,
    input wire id_22,
    output uwire id_23
    , id_54,
    output wand id_24,
    input tri0 id_25,
    input tri0 id_26,
    input tri0 id_27,
    output wor id_28,
    input wand id_29,
    input tri0 id_30,
    input wire id_31,
    output wor id_32,
    input wor id_33,
    input supply0 id_34,
    input wor id_35,
    input wor id_36,
    input tri id_37,
    output supply1 id_38,
    output wor id_39,
    input wor id_40,
    output supply1 id_41,
    output tri0 id_42
    , id_55,
    input wor id_43,
    input tri id_44,
    input supply1 id_45,
    inout uwire id_46,
    input wor id_47,
    input tri1 id_48,
    input wand id_49,
    input uwire id_50,
    output tri1 id_51,
    input supply1 id_52
);
  wire id_56;
  event id_57 (
      .id_0(id_18),
      .id_1(id_17),
      .id_2(id_11),
      .id_3(1),
      .id_4(1)
  );
  module_0(
      id_40, id_40, id_17, id_12
  );
  assign id_15 = 1'd0;
endmodule
