#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x57544437b840 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x5754443a8cb0_0 .net "DataAdr", 31 0, v0x57544439d720_0;  1 drivers
v0x5754443a8d90_0 .net "MemWrite", 0 0, L_0x5754443aa8c0;  1 drivers
v0x5754443a8e50_0 .net "WriteData", 31 0, L_0x5754443bbe90;  1 drivers
v0x5754443a8ef0_0 .var "clk", 0 0;
v0x5754443a8f90_0 .var "reset", 0 0;
E_0x575444318fe0 .event negedge, v0x575444399330_0;
S_0x575444369c80 .scope module, "dut" "top" 2 7, 3 1 0, S_0x57544437b840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x5754443a8570_0 .net "DataAdr", 31 0, v0x57544439d720_0;  alias, 1 drivers
v0x5754443a8630_0 .net "Instr", 31 0, L_0x5754443be670;  1 drivers
v0x5754443a86f0_0 .net "MemWrite", 0 0, L_0x5754443aa8c0;  alias, 1 drivers
v0x5754443a8820_0 .net "PC", 31 0, v0x5754443a1890_0;  1 drivers
v0x5754443a88c0_0 .net "ReadData", 31 0, L_0x5754443be8c0;  1 drivers
v0x5754443a8a10_0 .net "WriteData", 31 0, L_0x5754443bbe90;  alias, 1 drivers
v0x5754443a8ad0_0 .net "clk", 0 0, v0x5754443a8ef0_0;  1 drivers
v0x5754443a8b70_0 .net "reset", 0 0, v0x5754443a8f90_0;  1 drivers
S_0x575444375680 .scope module, "arm" "arm" 3 16, 4 1 0, S_0x575444369c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0x5754443a6530_0 .net "ALUControl", 1 0, v0x57544439b100_0;  1 drivers
v0x5754443a6610_0 .net "ALUFlags", 3 0, L_0x5754443be350;  1 drivers
v0x5754443a6760_0 .net "ALUResult", 31 0, v0x57544439d720_0;  alias, 1 drivers
v0x5754443a6800_0 .net "ALUSrc", 0 0, L_0x5754443a9280;  1 drivers
v0x5754443a6930_0 .net "ImmSrc", 1 0, L_0x5754443a91e0;  1 drivers
v0x5754443a6a80_0 .net "Instr", 31 0, L_0x5754443be670;  alias, 1 drivers
v0x5754443a6b40_0 .net "MemWrite", 0 0, L_0x5754443aa8c0;  alias, 1 drivers
v0x5754443a6be0_0 .net "MemtoReg", 0 0, L_0x5754443a9320;  1 drivers
v0x5754443a6d10_0 .net "PC", 31 0, v0x5754443a1890_0;  alias, 1 drivers
v0x5754443a6e40_0 .net "PCSrc", 0 0, L_0x5754443aa9c0;  1 drivers
v0x5754443a6f70_0 .net "ReadData", 31 0, L_0x5754443be8c0;  alias, 1 drivers
v0x5754443a7030_0 .net "RegSrc", 1 0, L_0x5754443a9140;  1 drivers
v0x5754443a70f0_0 .net "RegWrite", 0 0, L_0x5754443aa7c0;  1 drivers
v0x5754443a7220_0 .net "WriteData", 31 0, L_0x5754443bbe90;  alias, 1 drivers
v0x5754443a72e0_0 .net "clk", 0 0, v0x5754443a8ef0_0;  alias, 1 drivers
v0x5754443a7380_0 .net "reset", 0 0, v0x5754443a8f90_0;  alias, 1 drivers
L_0x5754443aac50 .part L_0x5754443be670, 12, 20;
S_0x575444373f60 .scope module, "c" "controller" 4 27, 5 1 0, S_0x575444375680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 2 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
v0x57544439c260_0 .net "ALUControl", 1 0, v0x57544439b100_0;  alias, 1 drivers
v0x57544439c370_0 .net "ALUFlags", 3 0, L_0x5754443be350;  alias, 1 drivers
v0x57544439c440_0 .net "ALUSrc", 0 0, L_0x5754443a9280;  alias, 1 drivers
v0x57544439c540_0 .net "FlagW", 1 0, v0x57544439b420_0;  1 drivers
v0x57544439c5e0_0 .net "ImmSrc", 1 0, L_0x5754443a91e0;  alias, 1 drivers
v0x57544439c6d0_0 .net "Instr", 31 12, L_0x5754443aac50;  1 drivers
v0x57544439c770_0 .net "MemW", 0 0, L_0x5754443a94f0;  1 drivers
v0x57544439c860_0 .net "MemWrite", 0 0, L_0x5754443aa8c0;  alias, 1 drivers
v0x57544439c900_0 .net "MemtoReg", 0 0, L_0x5754443a9320;  alias, 1 drivers
v0x57544439c9a0_0 .net "PCS", 0 0, L_0x5754443a99f0;  1 drivers
v0x57544439ca40_0 .net "PCSrc", 0 0, L_0x5754443aa9c0;  alias, 1 drivers
v0x57544439cae0_0 .net "RegSrc", 1 0, L_0x5754443a9140;  alias, 1 drivers
v0x57544439cbb0_0 .net "RegW", 0 0, L_0x5754443a9450;  1 drivers
v0x57544439cca0_0 .net "RegWrite", 0 0, L_0x5754443aa7c0;  alias, 1 drivers
v0x57544439cd40_0 .net "clk", 0 0, v0x5754443a8ef0_0;  alias, 1 drivers
v0x57544439cde0_0 .net "reset", 0 0, v0x5754443a8f90_0;  alias, 1 drivers
L_0x5754443a9a60 .part L_0x5754443aac50, 14, 2;
L_0x5754443a9b00 .part L_0x5754443aac50, 8, 6;
L_0x5754443a9ba0 .part L_0x5754443aac50, 0, 4;
L_0x5754443aaaf0 .part L_0x5754443aac50, 16, 4;
S_0x575444380ef0 .scope module, "cl" "condlogic" 5 45, 6 1 0, S_0x575444373f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_0x5754443aa700 .functor AND 2, v0x57544439b420_0, L_0x5754443aa5d0, C4<11>, C4<11>;
L_0x5754443aa7c0 .functor AND 1, L_0x5754443a9450, v0x57544436f770_0, C4<1>, C4<1>;
L_0x5754443aa8c0 .functor AND 1, L_0x5754443a94f0, v0x57544436f770_0, C4<1>, C4<1>;
L_0x5754443aa9c0 .functor AND 1, L_0x5754443a99f0, v0x57544436f770_0, C4<1>, C4<1>;
v0x575444399fd0_0 .net "ALUFlags", 3 0, L_0x5754443be350;  alias, 1 drivers
v0x57544439a0d0_0 .net "Cond", 3 0, L_0x5754443aaaf0;  1 drivers
v0x57544439a190_0 .net "CondEx", 0 0, v0x57544436f770_0;  1 drivers
v0x57544439a290_0 .net "FlagW", 1 0, v0x57544439b420_0;  alias, 1 drivers
v0x57544439a330_0 .net "FlagWrite", 1 0, L_0x5754443aa700;  1 drivers
v0x57544439a440_0 .net "Flags", 3 0, L_0x5754443a9f90;  1 drivers
v0x57544439a500_0 .net "MemW", 0 0, L_0x5754443a94f0;  alias, 1 drivers
v0x57544439a5a0_0 .net "MemWrite", 0 0, L_0x5754443aa8c0;  alias, 1 drivers
v0x57544439a660_0 .net "PCS", 0 0, L_0x5754443a99f0;  alias, 1 drivers
v0x57544439a720_0 .net "PCSrc", 0 0, L_0x5754443aa9c0;  alias, 1 drivers
v0x57544439a7e0_0 .net "RegW", 0 0, L_0x5754443a9450;  alias, 1 drivers
v0x57544439a8a0_0 .net "RegWrite", 0 0, L_0x5754443aa7c0;  alias, 1 drivers
v0x57544439a960_0 .net *"_ivl_13", 1 0, L_0x5754443aa5d0;  1 drivers
v0x57544439aa40_0 .net "clk", 0 0, v0x5754443a8ef0_0;  alias, 1 drivers
v0x57544439aae0_0 .net "reset", 0 0, v0x5754443a8f90_0;  alias, 1 drivers
L_0x5754443a9c90 .part L_0x5754443aa700, 1, 1;
L_0x5754443a9d30 .part L_0x5754443be350, 2, 2;
L_0x5754443a9dd0 .part L_0x5754443aa700, 0, 1;
L_0x5754443a9ec0 .part L_0x5754443be350, 0, 2;
L_0x5754443a9f90 .concat8 [ 2 2 0 0], v0x575444399590_0, v0x575444399d50_0;
L_0x5754443aa5d0 .concat [ 1 1 0 0], v0x57544436f770_0, v0x57544436f770_0;
S_0x575444378d40 .scope module, "cc" "condcheck" 6 42, 7 1 0, S_0x575444380ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x5754443aa470 .functor BUFZ 4, L_0x5754443a9f90, C4<0000>, C4<0000>, C4<0000>;
L_0x5754443aa4e0 .functor XNOR 1, L_0x5754443aa080, L_0x5754443aa2e0, C4<0>, C4<0>;
v0x575444384260_0 .net "Cond", 3 0, L_0x5754443aaaf0;  alias, 1 drivers
v0x57544436f770_0 .var "CondEx", 0 0;
v0x57544436f870_0 .net "Flags", 3 0, L_0x5754443a9f90;  alias, 1 drivers
v0x575444368380_0 .net *"_ivl_6", 3 0, L_0x5754443aa470;  1 drivers
v0x575444368480_0 .net "carry", 0 0, L_0x5754443aa240;  1 drivers
v0x575444398c50_0 .net "ge", 0 0, L_0x5754443aa4e0;  1 drivers
v0x575444398d10_0 .net "neg", 0 0, L_0x5754443aa080;  1 drivers
v0x575444398dd0_0 .net "overflow", 0 0, L_0x5754443aa2e0;  1 drivers
v0x575444398e90_0 .net "zero", 0 0, L_0x5754443aa120;  1 drivers
E_0x575444319440/0 .event anyedge, v0x575444384260_0, v0x575444398e90_0, v0x575444368480_0, v0x575444398d10_0;
E_0x575444319440/1 .event anyedge, v0x575444398dd0_0, v0x575444398c50_0;
E_0x575444319440 .event/or E_0x575444319440/0, E_0x575444319440/1;
L_0x5754443aa080 .part L_0x5754443aa470, 3, 1;
L_0x5754443aa120 .part L_0x5754443aa470, 2, 1;
L_0x5754443aa240 .part L_0x5754443aa470, 1, 1;
L_0x5754443aa2e0 .part L_0x5754443aa470, 0, 1;
S_0x575444398fd0 .scope module, "flagreg0" "flopenr" 6 35, 8 1 0, S_0x575444380ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x575444399160 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0x575444399330_0 .net "clk", 0 0, v0x5754443a8ef0_0;  alias, 1 drivers
v0x575444399410_0 .net "d", 1 0, L_0x5754443a9ec0;  1 drivers
v0x5754443994f0_0 .net "en", 0 0, L_0x5754443a9dd0;  1 drivers
v0x575444399590_0 .var "q", 1 0;
v0x575444399670_0 .net "reset", 0 0, v0x5754443a8f90_0;  alias, 1 drivers
E_0x57544436e100 .event posedge, v0x575444399670_0, v0x575444399330_0;
S_0x575444399820 .scope module, "flagreg1" "flopenr" 6 28, 8 1 0, S_0x575444380ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x575444399a00 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0x575444399b20_0 .net "clk", 0 0, v0x5754443a8ef0_0;  alias, 1 drivers
v0x575444399bc0_0 .net "d", 1 0, L_0x5754443a9d30;  1 drivers
v0x575444399c80_0 .net "en", 0 0, L_0x5754443a9c90;  1 drivers
v0x575444399d50_0 .var "q", 1 0;
v0x575444399e30_0 .net "reset", 0 0, v0x5754443a8f90_0;  alias, 1 drivers
S_0x57544439ad90 .scope module, "dec" "decode" 5 31, 9 1 0, S_0x575444373f60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
L_0x5754443a9980 .functor AND 1, L_0x5754443a98e0, L_0x5754443a9450, C4<1>, C4<1>;
L_0x5754443a99f0 .functor OR 1, L_0x5754443a9980, L_0x5754443a95d0, C4<0>, C4<0>;
v0x57544439b100_0 .var "ALUControl", 1 0;
v0x57544439b200_0 .net "ALUOp", 0 0, L_0x5754443a9670;  1 drivers
v0x57544439b2c0_0 .net "ALUSrc", 0 0, L_0x5754443a9280;  alias, 1 drivers
v0x57544439b360_0 .net "Branch", 0 0, L_0x5754443a95d0;  1 drivers
v0x57544439b420_0 .var "FlagW", 1 0;
v0x57544439b530_0 .net "Funct", 5 0, L_0x5754443a9b00;  1 drivers
v0x57544439b5f0_0 .net "ImmSrc", 1 0, L_0x5754443a91e0;  alias, 1 drivers
v0x57544439b6d0_0 .net "MemW", 0 0, L_0x5754443a94f0;  alias, 1 drivers
v0x57544439b770_0 .net "MemtoReg", 0 0, L_0x5754443a9320;  alias, 1 drivers
v0x57544439b8a0_0 .net "Op", 1 0, L_0x5754443a9a60;  1 drivers
v0x57544439b980_0 .net "PCS", 0 0, L_0x5754443a99f0;  alias, 1 drivers
v0x57544439ba50_0 .net "Rd", 3 0, L_0x5754443a9ba0;  1 drivers
v0x57544439bb10_0 .net "RegSrc", 1 0, L_0x5754443a9140;  alias, 1 drivers
v0x57544439bbf0_0 .net "RegW", 0 0, L_0x5754443a9450;  alias, 1 drivers
v0x57544439bcc0_0 .net *"_ivl_10", 9 0, v0x57544439c000_0;  1 drivers
L_0x7995f16e0018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x57544439bd80_0 .net/2u *"_ivl_11", 3 0, L_0x7995f16e0018;  1 drivers
v0x57544439be60_0 .net *"_ivl_13", 0 0, L_0x5754443a98e0;  1 drivers
v0x57544439bf20_0 .net *"_ivl_15", 0 0, L_0x5754443a9980;  1 drivers
v0x57544439c000_0 .var "controls", 9 0;
E_0x575444367090 .event anyedge, v0x57544439b200_0, v0x57544439b530_0, v0x57544439b100_0;
E_0x57544436fa40 .event anyedge, v0x57544439b8a0_0, v0x57544439b530_0;
L_0x5754443a9140 .part v0x57544439c000_0, 8, 2;
L_0x5754443a91e0 .part v0x57544439c000_0, 6, 2;
L_0x5754443a9280 .part v0x57544439c000_0, 5, 1;
L_0x5754443a9320 .part v0x57544439c000_0, 4, 1;
L_0x5754443a9450 .part v0x57544439c000_0, 3, 1;
L_0x5754443a94f0 .part v0x57544439c000_0, 2, 1;
L_0x5754443a95d0 .part v0x57544439c000_0, 1, 1;
L_0x5754443a9670 .part v0x57544439c000_0, 0, 1;
L_0x5754443a98e0 .cmp/eq 4, L_0x5754443a9ba0, L_0x7995f16e0018;
S_0x57544439cf80 .scope module, "dp" "datapath" 4 41, 10 1 0, S_0x575444375680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
v0x5754443a4d10_0 .net "ALUControl", 1 0, v0x57544439b100_0;  alias, 1 drivers
v0x5754443a4df0_0 .net "ALUFlags", 3 0, L_0x5754443be350;  alias, 1 drivers
v0x5754443a4eb0_0 .net "ALUResult", 31 0, v0x57544439d720_0;  alias, 1 drivers
v0x5754443a4fa0_0 .net "ALUSrc", 0 0, L_0x5754443a9280;  alias, 1 drivers
v0x5754443a5040_0 .net "ExtImm", 31 0, v0x57544439fd80_0;  1 drivers
v0x5754443a51a0_0 .net "ImmSrc", 1 0, L_0x5754443a91e0;  alias, 1 drivers
v0x5754443a5260_0 .net "Instr", 31 0, L_0x5754443be670;  alias, 1 drivers
v0x5754443a5340_0 .net "MemtoReg", 0 0, L_0x5754443a9320;  alias, 1 drivers
v0x5754443a53e0_0 .net "PC", 31 0, v0x5754443a1890_0;  alias, 1 drivers
v0x5754443a54a0_0 .net "PCNext", 31 0, L_0x5754443aad80;  1 drivers
v0x5754443a55b0_0 .net "PCPlus4", 31 0, L_0x5754443aaf40;  1 drivers
v0x5754443a5670_0 .net "PCPlus8", 31 0, L_0x5754443bb060;  1 drivers
v0x5754443a5780_0 .net "PCSrc", 0 0, L_0x5754443aa9c0;  alias, 1 drivers
v0x5754443a5820_0 .net "RA1", 3 0, L_0x5754443bb100;  1 drivers
v0x5754443a5930_0 .net "RA2", 3 0, L_0x5754443bb2e0;  1 drivers
v0x5754443a5a40_0 .net "ReadData", 31 0, L_0x5754443be8c0;  alias, 1 drivers
v0x5754443a5b00_0 .net "RegSrc", 1 0, L_0x5754443a9140;  alias, 1 drivers
v0x5754443a5d00_0 .net "RegWrite", 0 0, L_0x5754443aa7c0;  alias, 1 drivers
v0x5754443a5da0_0 .net "Result", 31 0, L_0x5754443bc210;  1 drivers
v0x5754443a5e60_0 .net "SrcA", 31 0, L_0x5754443bb990;  1 drivers
v0x5754443a5f70_0 .net "SrcB", 31 0, L_0x5754443bc350;  1 drivers
v0x5754443a6080_0 .net "WriteData", 31 0, L_0x5754443bbe90;  alias, 1 drivers
v0x5754443a6190_0 .net "clk", 0 0, v0x5754443a8ef0_0;  alias, 1 drivers
v0x5754443a6230_0 .net "reset", 0 0, v0x5754443a8f90_0;  alias, 1 drivers
L_0x5754443bb1a0 .part L_0x5754443be670, 16, 4;
L_0x5754443bb240 .part L_0x5754443a9140, 0, 1;
L_0x5754443bb380 .part L_0x5754443be670, 0, 4;
L_0x5754443bb420 .part L_0x5754443be670, 12, 4;
L_0x5754443bb540 .part L_0x5754443a9140, 1, 1;
L_0x5754443bc020 .part L_0x5754443be670, 12, 4;
L_0x5754443bc2b0 .part L_0x5754443be670, 0, 24;
S_0x57544439d200 .scope module, "alu" "alu" 10 104, 11 1 0, S_0x57544439cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0x5754443aafe0 .functor NOT 32, L_0x5754443bc350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7995f16e0378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5754443bc980 .functor XNOR 1, L_0x5754443bd140, L_0x7995f16e0378, C4<0>, C4<0>;
L_0x5754443bd3c0 .functor AND 1, L_0x5754443bc980, L_0x5754443bd260, C4<1>, C4<1>;
L_0x7995f16e03c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5754443bd680 .functor XNOR 1, L_0x5754443bd4d0, L_0x7995f16e03c0, C4<0>, C4<0>;
L_0x5754443bd350 .functor XOR 1, L_0x5754443bd7c0, L_0x5754443bd8e0, C4<0>, C4<0>;
L_0x5754443bdb80 .functor XOR 1, L_0x5754443bd350, L_0x5754443bda50, C4<0>, C4<0>;
L_0x5754443bdcd0 .functor NOT 1, L_0x5754443bdb80, C4<0>, C4<0>, C4<0>;
L_0x5754443bdd90 .functor AND 1, L_0x5754443bd680, L_0x5754443bdcd0, C4<1>, C4<1>;
L_0x5754443be0d0 .functor XOR 1, L_0x5754443bdef0, L_0x5754443bdf90, C4<0>, C4<0>;
L_0x5754443be1e0 .functor AND 1, L_0x5754443bdd90, L_0x5754443be0d0, C4<1>, C4<1>;
v0x57544439d4e0_0 .net "ALUControl", 1 0, v0x57544439b100_0;  alias, 1 drivers
v0x57544439d610_0 .net "ALUFlags", 3 0, L_0x5754443be350;  alias, 1 drivers
v0x57544439d720_0 .var "Result", 31 0;
v0x57544439d7e0_0 .net *"_ivl_1", 0 0, L_0x5754443bc500;  1 drivers
v0x57544439d8c0_0 .net *"_ivl_10", 32 0, L_0x5754443bc7c0;  1 drivers
L_0x7995f16e02a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57544439d9f0_0 .net *"_ivl_13", 0 0, L_0x7995f16e02a0;  1 drivers
v0x57544439dad0_0 .net *"_ivl_14", 32 0, L_0x5754443bc8e0;  1 drivers
v0x57544439dbb0_0 .net *"_ivl_17", 0 0, L_0x5754443bca90;  1 drivers
v0x57544439dc90_0 .net *"_ivl_18", 32 0, L_0x5754443bcb70;  1 drivers
v0x57544439de00_0 .net *"_ivl_2", 31 0, L_0x5754443aafe0;  1 drivers
L_0x7995f16e02e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57544439dee0_0 .net *"_ivl_21", 31 0, L_0x7995f16e02e8;  1 drivers
L_0x7995f16e0330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57544439dfc0_0 .net/2u *"_ivl_26", 31 0, L_0x7995f16e0330;  1 drivers
v0x57544439e0a0_0 .net *"_ivl_31", 0 0, L_0x5754443bd140;  1 drivers
v0x57544439e180_0 .net/2u *"_ivl_32", 0 0, L_0x7995f16e0378;  1 drivers
v0x57544439e260_0 .net *"_ivl_34", 0 0, L_0x5754443bc980;  1 drivers
v0x57544439e320_0 .net *"_ivl_37", 0 0, L_0x5754443bd260;  1 drivers
v0x57544439e400_0 .net *"_ivl_41", 0 0, L_0x5754443bd4d0;  1 drivers
v0x57544439e5f0_0 .net/2u *"_ivl_42", 0 0, L_0x7995f16e03c0;  1 drivers
v0x57544439e6d0_0 .net *"_ivl_44", 0 0, L_0x5754443bd680;  1 drivers
v0x57544439e790_0 .net *"_ivl_47", 0 0, L_0x5754443bd7c0;  1 drivers
v0x57544439e870_0 .net *"_ivl_49", 0 0, L_0x5754443bd8e0;  1 drivers
v0x57544439e950_0 .net *"_ivl_50", 0 0, L_0x5754443bd350;  1 drivers
v0x57544439ea30_0 .net *"_ivl_53", 0 0, L_0x5754443bda50;  1 drivers
v0x57544439eb10_0 .net *"_ivl_54", 0 0, L_0x5754443bdb80;  1 drivers
v0x57544439ebf0_0 .net *"_ivl_56", 0 0, L_0x5754443bdcd0;  1 drivers
v0x57544439ecd0_0 .net *"_ivl_58", 0 0, L_0x5754443bdd90;  1 drivers
v0x57544439edb0_0 .net *"_ivl_6", 32 0, L_0x5754443bc690;  1 drivers
v0x57544439ee90_0 .net *"_ivl_61", 0 0, L_0x5754443bdef0;  1 drivers
v0x57544439ef70_0 .net *"_ivl_63", 0 0, L_0x5754443bdf90;  1 drivers
v0x57544439f050_0 .net *"_ivl_64", 0 0, L_0x5754443be0d0;  1 drivers
L_0x7995f16e0258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57544439f130_0 .net *"_ivl_9", 0 0, L_0x7995f16e0258;  1 drivers
v0x57544439f210_0 .net "a", 31 0, L_0x5754443bb990;  alias, 1 drivers
v0x57544439f2f0_0 .net "b", 31 0, L_0x5754443bc350;  alias, 1 drivers
v0x57544439f5e0_0 .net "carry", 0 0, L_0x5754443bd3c0;  1 drivers
v0x57544439f6a0_0 .net "condinvb", 31 0, L_0x5754443bc5a0;  1 drivers
v0x57544439f780_0 .net "neg", 0 0, L_0x5754443bce40;  1 drivers
v0x57544439f840_0 .net "overflow", 0 0, L_0x5754443be1e0;  1 drivers
v0x57544439f900_0 .net "sum", 32 0, L_0x5754443bccb0;  1 drivers
v0x57544439f9e0_0 .net "zero", 0 0, L_0x5754443bcff0;  1 drivers
E_0x5754443198a0 .event anyedge, v0x57544439b100_0, v0x57544439f900_0, v0x57544439f210_0, v0x57544439f2f0_0;
L_0x5754443bc500 .part v0x57544439b100_0, 0, 1;
L_0x5754443bc5a0 .functor MUXZ 32, L_0x5754443bc350, L_0x5754443aafe0, L_0x5754443bc500, C4<>;
L_0x5754443bc690 .concat [ 32 1 0 0], L_0x5754443bb990, L_0x7995f16e0258;
L_0x5754443bc7c0 .concat [ 32 1 0 0], L_0x5754443bc5a0, L_0x7995f16e02a0;
L_0x5754443bc8e0 .arith/sum 33, L_0x5754443bc690, L_0x5754443bc7c0;
L_0x5754443bca90 .part v0x57544439b100_0, 0, 1;
L_0x5754443bcb70 .concat [ 1 32 0 0], L_0x5754443bca90, L_0x7995f16e02e8;
L_0x5754443bccb0 .arith/sum 33, L_0x5754443bc8e0, L_0x5754443bcb70;
L_0x5754443bce40 .part v0x57544439d720_0, 31, 1;
L_0x5754443bcff0 .cmp/eq 32, v0x57544439d720_0, L_0x7995f16e0330;
L_0x5754443bd140 .part v0x57544439b100_0, 1, 1;
L_0x5754443bd260 .part L_0x5754443bccb0, 32, 1;
L_0x5754443bd4d0 .part v0x57544439b100_0, 1, 1;
L_0x5754443bd7c0 .part L_0x5754443bb990, 31, 1;
L_0x5754443bd8e0 .part L_0x5754443bc350, 31, 1;
L_0x5754443bda50 .part v0x57544439b100_0, 0, 1;
L_0x5754443bdef0 .part L_0x5754443bb990, 31, 1;
L_0x5754443bdf90 .part L_0x5754443bccb0, 31, 1;
L_0x5754443be350 .concat [ 1 1 1 1], L_0x5754443be1e0, L_0x5754443bd3c0, L_0x5754443bcff0, L_0x5754443bce40;
S_0x57544439fb40 .scope module, "ext" "extend" 10 93, 12 1 0, S_0x57544439cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x57544439fd80_0 .var "ExtImm", 31 0;
v0x57544439fe80_0 .net "ImmSrc", 1 0, L_0x5754443a91e0;  alias, 1 drivers
v0x57544439ff90_0 .net "Instr", 23 0, L_0x5754443bc2b0;  1 drivers
E_0x575444300290 .event anyedge, v0x57544439b5f0_0, v0x57544439ff90_0;
S_0x5754443a00d0 .scope module, "pcadd1" "adder" 10 54, 13 1 0, S_0x57544439cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x5754443a02b0 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v0x5754443a03a0_0 .net "a", 31 0, v0x5754443a1890_0;  alias, 1 drivers
L_0x7995f16e0060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5754443a0480_0 .net "b", 31 0, L_0x7995f16e0060;  1 drivers
v0x5754443a0560_0 .net "y", 31 0, L_0x5754443aaf40;  alias, 1 drivers
L_0x5754443aaf40 .arith/sum 32, v0x5754443a1890_0, L_0x7995f16e0060;
S_0x5754443a06d0 .scope module, "pcadd2" "adder" 10 59, 13 1 0, S_0x57544439cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x5754443a08b0 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v0x5754443a09d0_0 .net "a", 31 0, L_0x5754443aaf40;  alias, 1 drivers
L_0x7995f16e00a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5754443a0ae0_0 .net "b", 31 0, L_0x7995f16e00a8;  1 drivers
v0x5754443a0ba0_0 .net "y", 31 0, L_0x5754443bb060;  alias, 1 drivers
L_0x5754443bb060 .arith/sum 32, L_0x5754443aaf40, L_0x7995f16e00a8;
S_0x5754443a0d10 .scope module, "pcmux" "mux2" 10 42, 14 1 0, S_0x57544439cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5754443a0f40 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0x5754443a1010_0 .net "d0", 31 0, L_0x5754443aaf40;  alias, 1 drivers
v0x5754443a1120_0 .net "d1", 31 0, L_0x5754443bc210;  alias, 1 drivers
v0x5754443a1200_0 .net "s", 0 0, L_0x5754443aa9c0;  alias, 1 drivers
v0x5754443a12f0_0 .net "y", 31 0, L_0x5754443aad80;  alias, 1 drivers
L_0x5754443aad80 .functor MUXZ 32, L_0x5754443aaf40, L_0x5754443bc210, L_0x5754443aa9c0, C4<>;
S_0x5754443a1430 .scope module, "pcreg" "flopr" 10 48, 15 1 0, S_0x57544439cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5754443a1610 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v0x5754443a16e0_0 .net "clk", 0 0, v0x5754443a8ef0_0;  alias, 1 drivers
v0x5754443a17a0_0 .net "d", 31 0, L_0x5754443aad80;  alias, 1 drivers
v0x5754443a1890_0 .var "q", 31 0;
v0x5754443a1990_0 .net "reset", 0 0, v0x5754443a8f90_0;  alias, 1 drivers
S_0x5754443a1b30 .scope module, "ra1mux" "mux2" 10 64, 14 1 0, S_0x57544439cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x57544439a3d0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v0x5754443a1dd0_0 .net "d0", 3 0, L_0x5754443bb1a0;  1 drivers
L_0x7995f16e00f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5754443a1ed0_0 .net "d1", 3 0, L_0x7995f16e00f0;  1 drivers
v0x5754443a1fb0_0 .net "s", 0 0, L_0x5754443bb240;  1 drivers
v0x5754443a2080_0 .net "y", 3 0, L_0x5754443bb100;  alias, 1 drivers
L_0x5754443bb100 .functor MUXZ 4, L_0x5754443bb1a0, L_0x7995f16e00f0, L_0x5754443bb240, C4<>;
S_0x5754443a2210 .scope module, "ra2mux" "mux2" 10 70, 14 1 0, S_0x57544439cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x5754443a23f0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v0x5754443a2530_0 .net "d0", 3 0, L_0x5754443bb380;  1 drivers
v0x5754443a2630_0 .net "d1", 3 0, L_0x5754443bb420;  1 drivers
v0x5754443a2710_0 .net "s", 0 0, L_0x5754443bb540;  1 drivers
v0x5754443a27e0_0 .net "y", 3 0, L_0x5754443bb2e0;  alias, 1 drivers
L_0x5754443bb2e0 .functor MUXZ 4, L_0x5754443bb380, L_0x5754443bb420, L_0x5754443bb540, C4<>;
S_0x5754443a2970 .scope module, "resmux" "mux2" 10 87, 14 1 0, S_0x57544439cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5754443a0ef0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0x5754443a2cd0_0 .net "d0", 31 0, v0x57544439d720_0;  alias, 1 drivers
v0x5754443a2de0_0 .net "d1", 31 0, L_0x5754443be8c0;  alias, 1 drivers
v0x5754443a2ea0_0 .net "s", 0 0, L_0x5754443a9320;  alias, 1 drivers
v0x5754443a2fc0_0 .net "y", 31 0, L_0x5754443bc210;  alias, 1 drivers
L_0x5754443bc210 .functor MUXZ 32, v0x57544439d720_0, L_0x5754443be8c0, L_0x5754443a9320, C4<>;
S_0x5754443a30f0 .scope module, "rf" "regfile" 10 76, 16 1 0, S_0x57544439cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x7995f16e0138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5754443a3440_0 .net/2u *"_ivl_0", 3 0, L_0x7995f16e0138;  1 drivers
L_0x7995f16e01c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5754443a3540_0 .net/2u *"_ivl_12", 3 0, L_0x7995f16e01c8;  1 drivers
v0x5754443a3620_0 .net *"_ivl_14", 0 0, L_0x5754443bbb90;  1 drivers
v0x5754443a36c0_0 .net *"_ivl_16", 31 0, L_0x5754443bbcc0;  1 drivers
v0x5754443a37a0_0 .net *"_ivl_18", 5 0, L_0x5754443bbda0;  1 drivers
v0x5754443a38d0_0 .net *"_ivl_2", 0 0, L_0x5754443bb680;  1 drivers
L_0x7995f16e0210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5754443a3990_0 .net *"_ivl_21", 1 0, L_0x7995f16e0210;  1 drivers
v0x5754443a3a70_0 .net *"_ivl_4", 31 0, L_0x5754443bb7b0;  1 drivers
v0x5754443a3b50_0 .net *"_ivl_6", 5 0, L_0x5754443bb850;  1 drivers
L_0x7995f16e0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5754443a3c30_0 .net *"_ivl_9", 1 0, L_0x7995f16e0180;  1 drivers
v0x5754443a3d10_0 .net "clk", 0 0, v0x5754443a8ef0_0;  alias, 1 drivers
v0x5754443a3db0_0 .net "r15", 31 0, L_0x5754443bb060;  alias, 1 drivers
v0x5754443a3e70_0 .net "ra1", 3 0, L_0x5754443bb100;  alias, 1 drivers
v0x5754443a3f40_0 .net "ra2", 3 0, L_0x5754443bb2e0;  alias, 1 drivers
v0x5754443a4010_0 .net "rd1", 31 0, L_0x5754443bb990;  alias, 1 drivers
v0x5754443a40e0_0 .net "rd2", 31 0, L_0x5754443bbe90;  alias, 1 drivers
v0x5754443a41a0 .array "rf", 0 14, 31 0;
v0x5754443a4260_0 .net "wa3", 3 0, L_0x5754443bc020;  1 drivers
v0x5754443a4340_0 .net "wd3", 31 0, L_0x5754443bc210;  alias, 1 drivers
v0x5754443a4400_0 .net "we3", 0 0, L_0x5754443aa7c0;  alias, 1 drivers
E_0x5754443861c0 .event posedge, v0x575444399330_0;
L_0x5754443bb680 .cmp/eq 4, L_0x5754443bb100, L_0x7995f16e0138;
L_0x5754443bb7b0 .array/port v0x5754443a41a0, L_0x5754443bb850;
L_0x5754443bb850 .concat [ 4 2 0 0], L_0x5754443bb100, L_0x7995f16e0180;
L_0x5754443bb990 .functor MUXZ 32, L_0x5754443bb7b0, L_0x5754443bb060, L_0x5754443bb680, C4<>;
L_0x5754443bbb90 .cmp/eq 4, L_0x5754443bb2e0, L_0x7995f16e01c8;
L_0x5754443bbcc0 .array/port v0x5754443a41a0, L_0x5754443bbda0;
L_0x5754443bbda0 .concat [ 4 2 0 0], L_0x5754443bb2e0, L_0x7995f16e0210;
L_0x5754443bbe90 .functor MUXZ 32, L_0x5754443bbcc0, L_0x5754443bb060, L_0x5754443bbb90, C4<>;
S_0x5754443a4660 .scope module, "srcbmux" "mux2" 10 98, 14 1 0, S_0x57544439cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5754443a47f0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0x5754443a4900_0 .net "d0", 31 0, L_0x5754443bbe90;  alias, 1 drivers
v0x5754443a4a10_0 .net "d1", 31 0, v0x57544439fd80_0;  alias, 1 drivers
v0x5754443a4ae0_0 .net "s", 0 0, L_0x5754443a9280;  alias, 1 drivers
v0x5754443a4c00_0 .net "y", 31 0, L_0x5754443bc350;  alias, 1 drivers
L_0x5754443bc350 .functor MUXZ 32, L_0x5754443bbe90, v0x57544439fd80_0, L_0x5754443a9280, C4<>;
S_0x5754443a7520 .scope module, "dmem" "dmem" 3 30, 17 1 0, S_0x575444369c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x5754443be8c0 .functor BUFZ 32, L_0x5754443be730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5754443a76d0 .array "RAM", 0 63, 31 0;
v0x5754443a7790_0 .net *"_ivl_0", 31 0, L_0x5754443be730;  1 drivers
v0x5754443a7870_0 .net *"_ivl_3", 29 0, L_0x5754443be7d0;  1 drivers
v0x5754443a7930_0 .net "a", 31 0, v0x57544439d720_0;  alias, 1 drivers
v0x5754443a7a80_0 .net "clk", 0 0, v0x5754443a8ef0_0;  alias, 1 drivers
v0x5754443a7c30_0 .net "rd", 31 0, L_0x5754443be8c0;  alias, 1 drivers
v0x5754443a7cf0_0 .net "wd", 31 0, L_0x5754443bbe90;  alias, 1 drivers
v0x5754443a7db0_0 .net "we", 0 0, L_0x5754443aa8c0;  alias, 1 drivers
L_0x5754443be730 .array/port v0x5754443a76d0, L_0x5754443be7d0;
L_0x5754443be7d0 .part v0x57544439d720_0, 2, 30;
S_0x5754443a7ef0 .scope module, "imem" "imem" 3 26, 18 1 0, S_0x575444369c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x5754443be670 .functor BUFZ 32, L_0x5754443be4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5754443a8080 .array "RAM", 0 63, 31 0;
v0x5754443a8160_0 .net *"_ivl_0", 31 0, L_0x5754443be4e0;  1 drivers
v0x5754443a8240_0 .net *"_ivl_3", 29 0, L_0x5754443be580;  1 drivers
v0x5754443a8300_0 .net "a", 31 0, v0x5754443a1890_0;  alias, 1 drivers
v0x5754443a8450_0 .net "rd", 31 0, L_0x5754443be670;  alias, 1 drivers
L_0x5754443be4e0 .array/port v0x5754443a8080, L_0x5754443be580;
L_0x5754443be580 .part v0x5754443a1890_0, 2, 30;
    .scope S_0x57544439ad90;
T_0 ;
    %wait E_0x57544436fa40;
    %load/vec4 v0x57544439b8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x57544439c000_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x57544439b530_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0x57544439c000_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x57544439c000_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x57544439b530_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0x57544439c000_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0x57544439c000_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0x57544439c000_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x57544439ad90;
T_1 ;
    %wait E_0x575444367090;
    %load/vec4 v0x57544439b200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x57544439b530_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x57544439b100_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x57544439b100_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x57544439b100_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x57544439b100_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x57544439b100_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0x57544439b530_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x57544439b420_0, 4, 1;
    %load/vec4 v0x57544439b530_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x57544439b100_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x57544439b100_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x57544439b420_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x57544439b100_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x57544439b420_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x575444399820;
T_2 ;
    %wait E_0x57544436e100;
    %load/vec4 v0x575444399e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x575444399d50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x575444399c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x575444399bc0_0;
    %assign/vec4 v0x575444399d50_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x575444398fd0;
T_3 ;
    %wait E_0x57544436e100;
    %load/vec4 v0x575444399670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x575444399590_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5754443994f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x575444399410_0;
    %assign/vec4 v0x575444399590_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x575444378d40;
T_4 ;
    %wait E_0x575444319440;
    %load/vec4 v0x575444384260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x575444398e90_0;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x575444398e90_0;
    %inv;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x575444368480_0;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x575444368480_0;
    %inv;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x575444398d10_0;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x575444398d10_0;
    %inv;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x575444398dd0_0;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x575444398dd0_0;
    %inv;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x575444368480_0;
    %load/vec4 v0x575444398e90_0;
    %inv;
    %and;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x575444368480_0;
    %load/vec4 v0x575444398e90_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x575444398c50_0;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x575444398c50_0;
    %inv;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x575444398e90_0;
    %inv;
    %load/vec4 v0x575444398c50_0;
    %and;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x575444398e90_0;
    %inv;
    %load/vec4 v0x575444398c50_0;
    %and;
    %inv;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57544436f770_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5754443a1430;
T_5 ;
    %wait E_0x57544436e100;
    %load/vec4 v0x5754443a1990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5754443a1890_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5754443a17a0_0;
    %assign/vec4 v0x5754443a1890_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5754443a30f0;
T_6 ;
    %wait E_0x5754443861c0;
    %load/vec4 v0x5754443a4400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5754443a4340_0;
    %load/vec4 v0x5754443a4260_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5754443a41a0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x57544439fb40;
T_7 ;
    %wait E_0x575444300290;
    %load/vec4 v0x57544439fe80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x57544439fd80_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x57544439ff90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x57544439fd80_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x57544439ff90_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x57544439fd80_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x57544439ff90_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x57544439ff90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x57544439fd80_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x57544439d200;
T_8 ;
    %wait E_0x5754443198a0;
    %load/vec4 v0x57544439d4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x57544439f900_0;
    %pad/u 32;
    %store/vec4 v0x57544439d720_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x57544439f210_0;
    %load/vec4 v0x57544439f2f0_0;
    %and;
    %store/vec4 v0x57544439d720_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x57544439f210_0;
    %load/vec4 v0x57544439f2f0_0;
    %or;
    %store/vec4 v0x57544439d720_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5754443a7ef0;
T_9 ;
    %vpi_call 18 8 "$readmemh", "memfile.dat", v0x5754443a8080 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5754443a7520;
T_10 ;
    %wait E_0x5754443861c0;
    %load/vec4 v0x5754443a7db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5754443a7cf0_0;
    %load/vec4 v0x5754443a7930_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5754443a76d0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x57544437b840;
T_11 ;
    %vpi_call 2 15 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x57544437b840 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x57544437b840;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5754443a8f90_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5754443a8f90_0, 0;
    %end;
    .thread T_12;
    .scope S_0x57544437b840;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5754443a8ef0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5754443a8ef0_0, 0;
    %delay 5, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x57544437b840;
T_14 ;
    %wait E_0x575444318fe0;
    %load/vec4 v0x5754443a8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5754443a8cb0_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5754443a8e50_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %vpi_call 2 35 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 36 "$stop" {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5754443a8cb0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_14.4, 6;
    %vpi_call 2 39 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 40 "$stop" {0 0 0};
T_14.4 ;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "arm.v";
    "controller.v";
    "condlogic.v";
    "condcheck.v";
    "flopenr.v";
    "decode.v";
    "datapath.v";
    "alu.v";
    "extend.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "regfile.v";
    "dmem.v";
    "imem.v";
