<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: ISCA 2016</title><link href="http://dblp.uni-trier.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /><link rel="canonical" href="http://dblp.uni-trier.de/db/conf/isca/isca2016" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy permanent" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without errors. Please upgrade your web browser.</div><![endif]-->
<!-- div class="message modest" data-version="2016-02-19">We would like to express our heartfelt thanks to the many users who have sent us their remarks and constructive critizisms during the past weeks. Your detailed comments have been very informative and extremely helpful. Of course, you may keep <a href="http://dblp.org/db/about/team.html">contacting us to send us your feedback.</a></div -->
</div>
<div class="llogo"><a href="http://dblp.uni-trier.de"><img alt="dblp computer science bibliography" src="http://dblp.uni-trier.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.uni-trier.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.uni-trier.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca2016">43. ISCA 2016:
Seoul, South Korea</h1>
<p>Listing of the <a href="http://dblp.uni-trier.de">DBLP Bibliography Server</a> - <a href="http://dblp.uni-trier.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.uni-trier.de/db/hy/conf/isca/isca2016">modern</a><br />Other mirrors: <a href="http://dblp2.uni-trier.de/db/hc/conf/isca/isca2016">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca2016">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.uni-trier.de//db/conf/isca/index.html">back to ISCA</a></p> 
<ul>
</ul>

 

<h2>Session 1A:
Neural Networks I</h2>
 

<ul>
<li id="AlbericioJHAJM16"><a href="http://dblp.uni-trier.de/pers/hc/a/Albericio:Jorge">Jorge Albericio</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Judd:Patrick">Patrick Judd</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hetherington:Tayler_H=">Tayler H. Hetherington</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Aamodt:Tor_M=">Tor M. Aamodt</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jerger:Natalie_D=_Enright">Natalie D. Enright Jerger</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Moshovos:Andreas">Andreas Moshovos</a>:<br /><b>Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing.</b> 1-13<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.11"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/AlbericioJHAJM16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/AlbericioJHAJM16.xml">XML</a></small></small></li>
<li id="ShafieeNMBSHWS16"><a href="http://dblp.uni-trier.de/pers/hc/s/Shafiee:Ali">Ali Shafiee</a>, <a href="http://dblp.uni-trier.de/pers/hc/n/Nag:Anirban">Anirban Nag</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Muralimanohar:Naveen">Naveen Muralimanohar</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Strachan:John_Paul">John Paul Strachan</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hu:Miao">Miao Hu</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Williams:R=_Stanley">R. Stanley Williams</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Srikumar:Vivek">Vivek Srikumar</a>:<br /><b>ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars.</b> 14-26<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.12"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/ShafieeNMBSHWS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/ShafieeNMBSHWS16.xml">XML</a></small></small></li>
<li id="ChiLXZZLWX16"><a href="http://dblp.uni-trier.de/pers/hc/c/Chi:Ping">Ping Chi</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Li:Shuangchen">Shuangchen Li</a>, <a href="http://dblp.uni-trier.de/pers/hc/x/Xu:Cong">Cong Xu</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:Tao">Tao Zhang</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhao:Jishen">Jishen Zhao</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Liu:Yongpan">Yongpan Liu</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Yu">Yu Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/x/Xie:Yuan">Yuan Xie</a>:<br /><b>PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory.</b> 27-39<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.13"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/ChiLXZZLWX16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/ChiLXZZLWX16.xml">XML</a></small></small></li>
</ul>



<h2>Session 1B:
Heterogeneous Architecture/ Approximate Computing</h2>
 

<ul>
<li id="TorngWB16"><a href="http://dblp.uni-trier.de/pers/hc/t/Torng:Christopher">Christopher Torng</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Moyang">Moyang Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Batten:Christopher">Christopher Batten</a>:<br /><b>Asymmetry-Aware Work-Stealing Runtimes.</b> 40-52<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.14"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/TorngWB16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/TorngWB16.xml">XML</a></small></small></li>
<li id="TsengZZGS16"><a href="http://dblp.uni-trier.de/pers/hc/t/Tseng:Hung=Wei">Hung-Wei Tseng</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhao:Qianchen">Qianchen Zhao</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhou:Yuxiao">Yuxiao Zhou</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Gahagan:Mark">Mark Gahagan</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Swanson:Steven">Steven Swanson</a>:<br /><b>Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing.</b> 53-65<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.15"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/TsengZZGS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/TsengZZGS16.xml">XML</a></small></small></li>
<li id="MahajanYPTE16"><a href="http://dblp.uni-trier.de/pers/hc/m/Mahajan:Divya">Divya Mahajan</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yazdanbakhsh:Amir">Amir Yazdanbakhsh</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Park:Jongse">Jongse Park</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Thwaites:Bradley">Bradley Thwaites</a>, <a href="http://dblp.uni-trier.de/pers/hc/e/Esmaeilzadeh:Hadi">Hadi Esmaeilzadeh</a>:<br /><b>Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration.</b> 66-77<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.16"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/MahajanYPTE16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/MahajanYPTE16.xml">XML</a></small></small></li>
</ul>



<h2>Session 2A:
Caches</h2>
 

<ul>
<li id="JainL16"><a href="http://dblp.uni-trier.de/pers/hc/j/Jain:Akanksha">Akanksha Jain</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lin:Calvin">Calvin Lin</a>:<br /><b>Back to the Future: Leveraging Belady's Algorithm for Improved Cache Replacement.</b> 78-89<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.17"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/JainL16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/JainL16.xml">XML</a></small></small></li>
<li id="ParkHH16"><a href="http://dblp.uni-trier.de/pers/hc/p/Park:Chang_Hyun">Chang Hyun Park</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Heo:Taekyung">Taekyung Heo</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Huh:Jaehyuk">Jaehyuk Huh</a>:<br /><b>Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching.</b> 90-102<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.18"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/ParkHH16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/ParkHH16.xml">XML</a></small></small></li>
<li id="ChengZSIJL016"><a href="http://dblp.uni-trier.de/pers/hc/c/Cheng:Hsiang=Yun">Hsiang-Yun Cheng</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhao:Jishen">Jishen Zhao</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sampson:Jack">Jack Sampson</a>, <a href="http://dblp.uni-trier.de/pers/hc/i/Irwin:Mary_Jane">Mary Jane Irwin</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jaleel:Aamer">Aamer Jaleel</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lu:Yu">Yu Lu</a>, <a href="http://dblp.uni-trier.de/pers/hc/x/Xie_0001:Yuan">Yuan Xie</a>:<br /><b>LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches.</b> 103-114<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.19"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/ChengZSIJL016.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/ChengZSIJL016.xml">XML</a></small></small></li>
</ul>



<h2>Session 2B:
Hardware Design</h2>
 

<ul>
<li id="KoeplingerPZDKO16"><a href="http://dblp.uni-trier.de/pers/hc/k/Koeplinger:David">David Koeplinger</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Prabhakar:Raghu">Raghu Prabhakar</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:Yaqi">Yaqi Zhang</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Delimitrou:Christina">Christina Delimitrou</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kozyrakis:Christos">Christos Kozyrakis</a>, <a href="http://dblp.uni-trier.de/pers/hc/o/Olukotun:Kunle">Kunle Olukotun</a>:<br /><b>Automatic Generation of Efficient Accelerators for Reconfigurable Hardware.</b> 115-127<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.20"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/KoeplingerPZDKO16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/KoeplingerPZDKO16.xml">XML</a></small></small></li>
<li id="KimICKZLBA16"><a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Donggyu">Donggyu Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/i/Izraelevitz:Adam_M=">Adam M. Izraelevitz</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Celio:Christopher">Christopher Celio</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Hokeun">Hokeun Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zimmer:Brian">Brian Zimmer</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Yunsup">Yunsup Lee</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Bachrach:Jonathan">Jonathan Bachrach</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Asanovic:Krste">Krste Asanovic</a>:<br /><b>Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL.</b> 128-139<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.21"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/KimICKZLBA16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/KimICKZLBA16.xml">XML</a></small></small></li>
<li id="LaurenzanoZCTM16"><a href="http://dblp.uni-trier.de/pers/hc/l/Laurenzano:Michael_A=">Michael A. Laurenzano</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:Yunqi">Yunqi Zhang</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Chen:Jiang">Jiang Chen</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Tang:Lingjia">Lingjia Tang</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mars:Jason">Jason Mars</a>:<br /><b>PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures.</b> 140-152<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.22"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/LaurenzanoZCTM16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/LaurenzanoZCTM16.xml">XML</a></small></small></li>
</ul>



<h2>Session 3A:
Accelerators</h2>
 

<ul>
<li id="GuYBJLYKKYCJC16"><a href="http://dblp.uni-trier.de/pers/hc/g/Gu:Boncheol">Boncheol Gu</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yoon:Andre_S=">Andre S. Yoon</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Bae:Duck=Ho">Duck-Ho Bae</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jo:Insoon">Insoon Jo</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Jinyoung">Jinyoung Lee</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yoon:Jonghyun">Jonghyun Yoon</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kang:Jeong=Uk">Jeong-Uk Kang</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kwon:Moonsang">Moonsang Kwon</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yoon:Chanho">Chanho Yoon</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Cho:Sangyeun">Sangyeun Cho</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jeong:Jaeheon">Jaeheon Jeong</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Chang:Duckhyun">Duckhyun Chang</a>:<br /><b>Biscuit: A Framework for Near-Data Processing of Big Data Workloads.</b> 153-165<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.23"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/GuYBJLYKKYCJC16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/GuYBJLYKKYCJC16.xml">XML</a></small></small></li>
<li id="OzdalYKAGBO16"><a href="http://dblp.uni-trier.de/pers/hc/o/Ozdal:Muhammet_Mustafa">Muhammet Mustafa Ozdal</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yesil:Serif">Serif Yesil</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Taemin">Taemin Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Ayupov:Andrey">Andrey Ayupov</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Greth:John">John Greth</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Burns:Steven_M=">Steven M. Burns</a>, <a href="http://dblp.uni-trier.de/pers/hc/=/=Ouml=zturk:=Ouml=zcan">&#214;zcan &#214;zturk</a>:<br /><b>Energy Efficient Architecture for Graph Analytics Accelerators.</b> 166-177<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.24"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/OzdalYKAGBO16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/OzdalYKAGBO16.xml">XML</a></small></small></li>
<li id="MagakiKGT16"><a href="http://dblp.uni-trier.de/pers/hc/m/Magaki:Ikuo">Ikuo Magaki</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Khazraee:Moein">Moein Khazraee</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Gutierrez:Luis_Vega">Luis Vega Gutierrez</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Taylor:Michael_Bedford">Michael Bedford Taylor</a>:<br /><b>ASIC Clouds: Specializing the Datacenter.</b> 178-190<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.25"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/MagakiKGT16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/MagakiKGT16.xml">XML</a></small></small></li>
</ul>



<h2>Session 3B:
GPU I</h2>
 

<ul>
<li id="OhKYPPRA16"><a href="http://dblp.uni-trier.de/pers/hc/o/Oh:Yunho">Yunho Oh</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Keunsoo">Keunsoo Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yoon:Myung_Kuk">Myung Kuk Yoon</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Park:Jong_Hyun">Jong Hyun Park</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Park:Yongjun">Yongjun Park</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Ro:Won_Woo">Won Woo Ro</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Annavaram:Murali">Murali Annavaram</a>:<br /><b>APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs.</b> 191-203<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.26"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/OhKYPPRA16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/OhKYPPRA16.xml">XML</a></small></small></li>
<li id="HsiehEKCOVMK16"><a href="http://dblp.uni-trier.de/pers/hc/h/Hsieh:Kevin">Kevin Hsieh</a>, <a href="http://dblp.uni-trier.de/pers/hc/e/Ebrahimi:Eiman">Eiman Ebrahimi</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Gwangsun">Gwangsun Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Chatterjee:Niladrish">Niladrish Chatterjee</a>, <a href="http://dblp.uni-trier.de/pers/hc/o/O=Connor:Mike">Mike O'Connor</a>, <a href="http://dblp.uni-trier.de/pers/hc/v/Vijaykumar:Nandita">Nandita Vijaykumar</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>:<br /><b>Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems.</b> 204-216<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.27"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/HsiehEKCOVMK16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/HsiehEKCOVMK16.xml">XML</a></small></small></li>
<li id="ParkHH16a"><a href="http://dblp.uni-trier.de/pers/hc/p/Park:Chang_Hyun">Chang Hyun Park</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Heo:Taekyung">Taekyung Heo</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Huh:Jaehyuk">Jaehyuk Huh</a>:<br /><b>Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming.</b> 217-229<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.28"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/ParkHH16a.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/ParkHH16a.xml">XML</a></small></small></li>
<li id="XuJKRA16"><a href="http://dblp.uni-trier.de/pers/hc/x/Xu:Qiumin">Qiumin Xu</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jeon:Hyeran">Hyeran Jeon</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Keunsoo">Keunsoo Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Ro:Won_Woo">Won Woo Ro</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Annavaram:Murali">Murali Annavaram</a>:<br /><b>Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming.</b> 230-242<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.29"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/XuJKRA16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/XuJKRA16.xml">XML</a></small></small></li>
</ul>



<h2>Session 4A:
Neural Networks II</h2>
 

<ul>
<li id="HanLMPPHD16"><a href="http://dblp.uni-trier.de/pers/hc/h/Han:Song">Song Han</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Liu:Xingyu">Xingyu Liu</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mao:Huizi">Huizi Mao</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Pu:Jing">Jing Pu</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Pedram:Ardavan">Ardavan Pedram</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Horowitz:Mark_A=">Mark A. Horowitz</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Dally:William_J=">William J. Dally</a>:<br /><b>EIE: Efficient Inference Engine on Compressed Deep Neural Network.</b> 243-254<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.30"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/HanLMPPHD16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/HanLMPPHD16.xml">XML</a></small></small></li>
<li id="LiKamWaHGPZ16"><a href="http://dblp.uni-trier.de/pers/hc/l/LiKamWa:Robert">Robert LiKamWa</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hou:Yunhui">Yunhui Hou</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Gao:Yuan">Yuan Gao</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Polansky:Mia">Mia Polansky</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhong:Lin">Lin Zhong</a>:<br /><b>RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision.</b> 255-266<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.31"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/LiKamWaHGPZ16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/LiKamWaHGPZ16.xml">XML</a></small></small></li>
<li id="ReagenWARLLHWB16"><a href="http://dblp.uni-trier.de/pers/hc/r/Reagen:Brandon">Brandon Reagen</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Whatmough:Paul_N=">Paul N. Whatmough</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Adolf:Robert">Robert Adolf</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Rama:Saketh">Saketh Rama</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Hyunkwang">Hyunkwang Lee</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Sae_Kyu">Sae Kyu Lee</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hern=aacute=ndez=Lobato:Jos=eacute=_Miguel">Jos&#233; Miguel Hern&#225;ndez-Lobato</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wei:Gu=Yeon">Gu-Yeon Wei</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>:<br /><b>Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators.</b> 267-278<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.32"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/ReagenWARLLHWB16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/ReagenWARLLHWB16.xml">XML</a></small></small></li>
</ul>



<h2>Session 4B:
NoC/Virtualization</h2>
 

<ul>
<li id="YaoL16"><a href="http://dblp.uni-trier.de/pers/hc/y/Yao:Yuan">Yuan Yao</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lu:Zhonghai">Zhonghai Lu</a>:<br /><b>Opportunistic Competition Overhead Reduction for Expediting Critical Section in NoC Based CMPs.</b> 279-290<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.33"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/YaoL16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/YaoL16.xml">XML</a></small></small></li>
<li id="KimKCKKOJL16"><a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Channoh">Channoh Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Sungmin">Sungmin Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Cho:Hyeon=Gyu">Hyeon-Gyu Cho</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Doo=Young">Doo-Young Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Jaehyeok">Jaehyeok Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/o/Oh:Young_H=">Young H. Oh</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jang:Hakbeom">Hakbeom Jang</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Jae_W=">Jae W. Lee</a>:<br /><b>Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors.</b> 291-303<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.34"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/KimKCKKOJL16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/KimKCKKOJL16.xml">XML</a></small></small></li>
<li id="DallLLNK16"><a href="http://dblp.uni-trier.de/pers/hc/d/Dall:Christoffer">Christoffer Dall</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Li:Shih=Wei">Shih-Wei Li</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lim:Jin_Tack">Jin Tack Lim</a>, <a href="http://dblp.uni-trier.de/pers/hc/n/Nieh:Jason">Jason Nieh</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Koloventzos:Georgios">Georgios Koloventzos</a>:<br /><b>ARM Virtualization: Performance and Architectural Implications.</b> 304-316<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.35"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/DallLLNK16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/DallLLNK16.xml">XML</a></small></small></li>
</ul>



<h2>Session 5A:
Cache/Memory Compression</h2>
 

<ul>
<li id="GaurAS16"><a href="http://dblp.uni-trier.de/pers/hc/g/Gaur:Jayesh">Jayesh Gaur</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Alameldeen:Alaa_R=">Alaa R. Alameldeen</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Subramoney:Sreenivas">Sreenivas Subramoney</a>:<br /><b>Base-Victim Compression: An Opportunistic Cache Compression Architecture.</b> 317-328<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.36"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/GaurAS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/GaurAS16.xml">XML</a></small></small></li>
<li id="KimSCE16"><a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Jungrae">Jungrae Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sullivan:Michael">Michael Sullivan</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Choukse:Esha">Esha Choukse</a>, <a href="http://dblp.uni-trier.de/pers/hc/e/Erez:Mattan">Mattan Erez</a>:<br /><b>Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures.</b> 329-340<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.37"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/KimSCE16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/KimSCE16.xml">XML</a></small></small></li>
</ul>



<h2>Session 5B:
Reliability I</h2>
 

<ul>
<li id="NairSQ16"><a href="http://dblp.uni-trier.de/pers/hc/n/Nair:Prashant_J=">Prashant J. Nair</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sridharan:Vilas">Vilas Sridharan</a>, <a href="http://dblp.uni-trier.de/pers/hc/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>:<br /><b>XED: Exposing On-Die Error Detection Information for Strong Memory Reliability.</b> 341-353<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.38"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/NairSQ16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/NairSQ16.xml">XML</a></small></small></li>
<li id="AlamM16"><a href="http://dblp.uni-trier.de/pers/hc/a/Alam:Mohammad_Mejbah_Ul">Mohammad Mejbah Ul Alam</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Muzahid:Abdullah">Abdullah Muzahid</a>:<br /><b>Production-Run Software Failure Diagnosis via Adaptive Communication Tracking.</b> 354-366<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.39"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/AlamM16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/AlamM16.xml">XML</a></small></small></li>
</ul>



<h2>Session 6:
Neural Networks III</h2>
 

<ul>
<li id="ChenES16"><a href="http://dblp.uni-trier.de/pers/hc/c/Chen:Yu=Hsin">Yu-Hsin Chen</a>, <a href="http://dblp.uni-trier.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sze:Vivienne">Vivienne Sze</a>:<br /><b>Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks.</b> 367-379<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.40"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/ChenES16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/ChenES16.xml">XML</a></small></small></li>
<li id="KimKCYM16"><a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Duckhwan">Duckhwan Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kung:Jaeha">Jaeha Kung</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Chai:Sek_M=">Sek M. Chai</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yalamanchili:Sudhakar">Sudhakar Yalamanchili</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mukhopadhyay:Saibal">Saibal Mukhopadhyay</a>:<br /><b>Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory.</b> 380-392<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.41"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/KimKCYM16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/KimKCYM16.xml">XML</a></small></small></li>
<li id="LiuDTHLXCC16"><a href="http://dblp.uni-trier.de/pers/hc/l/Liu:Shaoli">Shaoli Liu</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Du:Zidong">Zidong Du</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Tao:Jinhua">Jinhua Tao</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Han:Dong">Dong Han</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Luo:Tao">Tao Luo</a>, <a href="http://dblp.uni-trier.de/pers/hc/x/Xie:Yuan">Yuan Xie</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Chen:Yunji">Yunji Chen</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Chen:Tianshi">Tianshi Chen</a>:<br /><b>Cambricon: An Instruction Set Architecture for Neural Networks.</b> 393-405<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.42"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/LiuDTHLXCC16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/LiuDTHLXCC16.xml">XML</a></small></small></li>
</ul>



<h2>Session 7A:
Micro Architecture</h2>
 

<ul>
<li id="HuangHL16"><a href="http://dblp.uni-trier.de/pers/hc/h/Huang:Ziqiang">Ziqiang Huang</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hilton:Andrew_D=">Andrew D. Hilton</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Benjamin_C=">Benjamin C. Lee</a>:<br /><b>Decoupling Loads for Nano-Instruction Set Computers.</b> 406-417<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.43"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/HuangHL16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/HuangHL16.xml">XML</a></small></small></li>
<li id="0001PUCV16"><a href="http://dblp.uni-trier.de/pers/hc/h/Hayes_0001:Timothy">Timothy Hayes</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Palomar:Oscar">Oscar Palomar</a>, <a href="http://dblp.uni-trier.de/pers/hc/u/Unsal:Osman_S=">Osman S. Unsal</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Cristal:Adri=aacute=n">Adri&#225;n Cristal</a>, <a href="http://dblp.uni-trier.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Future Vector Microprocessor Extensions for Data Aggregations.</b> 418-430<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.44"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/0001PUCV16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/0001PUCV16.xml">XML</a></small></small></li>
<li id="SleimanW16"><a href="http://dblp.uni-trier.de/pers/hc/s/Sleiman:Faissal_M=">Faissal M. Sleiman</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wenisch:Thomas_F=">Thomas F. Wenisch</a>:<br /><b>Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading.</b> 431-443<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.45"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/SleimanW16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/SleimanW16.xml">XML</a></small></small></li>
<li id="HashemiKEMP16"><a href="http://dblp.uni-trier.de/pers/hc/h/Hashemi:Milad">Milad Hashemi</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Khubaib:">Khubaib</a>, <a href="http://dblp.uni-trier.de/pers/hc/e/Ebrahimi:Eiman">Eiman Ebrahimi</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Accelerating Dependent Cache Misses with an Enhanced Memory Controller.</b> 444-455<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.46"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/HashemiKEMP16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/HashemiKEMP16.xml">XML</a></small></small></li>
</ul>



<h2>Session 7B:
Datacenter</h2>
 

<ul>
<li id="ZhangMMT16"><a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:Yunqi">Yunqi Zhang</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Meisner:David">David Meisner</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mars:Jason">Jason Mars</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Tang:Lingjia">Lingjia Tang</a>:<br /><b>Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference.</b> 456-468<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.47"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/ZhangMMT16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/ZhangMMT16.xml">XML</a></small></small></li>
<li id="WuDGHJKLMS16"><a href="http://dblp.uni-trier.de/pers/hc/w/Wu:Qiang">Qiang Wu</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Deng:Qingyuan">Qingyuan Deng</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Ganesh:Lakshmi">Lakshmi Ganesh</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hsu:Chang=Hong">Chang-Hong Hsu</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jin:Yun">Yun Jin</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kumar:Sanjeev">Sanjeev Kumar</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Li:Bin">Bin Li</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Meza:Justin">Justin Meza</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Song:Yee_Jiun">Yee Jiun Song</a>:<br /><b>Dynamo: Facebook's Data Center-Wide Power Management System.</b> 469-480<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.48"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/WuDGHJKLMS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/WuDGHJKLMS16.xml">XML</a></small></small></li>
<li id="Wong16"><a href="http://dblp.uni-trier.de/pers/hc/w/Wong_0001:Daniel">Daniel Wong</a>:<br /><b>Peak Efficiency Aware Scheduling for Highly Energy Proportional Servers.</b> 481-492<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.49"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/Wong16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/Wong16.xml">XML</a></small></small></li>
<li id="LiWHCLG16"><a href="http://dblp.uni-trier.de/pers/hc/l/Li:Chao">Chao Li</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Zhenhua">Zhenhua Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hou:Xiaofeng">Xiaofeng Hou</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Chen:Haopeng">Haopeng Chen</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Liang:Xiaoyao">Xiaoyao Liang</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Guo:Minyi">Minyi Guo</a>:<br /><b>Power Attack Defense: Securing Battery-Backed Data Centers.</b> 493-505<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.50"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/LiWHCLG16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/LiWHCLG16.xml">XML</a></small></small></li>
</ul>



<h2>Session 8A:
Memory I</h2>
 

<ul>
<li id="GaoDNMZBK16"><a href="http://dblp.uni-trier.de/pers/hc/g/Gao:Mingyu">Mingyu Gao</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Delimitrou:Christina">Christina Delimitrou</a>, <a href="http://dblp.uni-trier.de/pers/hc/n/Niu:Dimin">Dimin Niu</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Malladi:Krishna_T=">Krishna T. Malladi</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zheng:Hongzhong">Hongzhong Zheng</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Brennan:Bob">Bob Brennan</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kozyrakis:Christos">Christos Kozyrakis</a>:<br /><b>DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric.</b> 506-518<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.51"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/GaoDNMZBK16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/GaoDNMZBK16.xml">XML</a></small></small></li>
<li id="ZhangNFSXC16"><a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:Lunkai">Lunkai Zhang</a>, <a href="http://dblp.uni-trier.de/pers/hc/n/Neely:Brian">Brian Neely</a>, <a href="http://dblp.uni-trier.de/pers/hc/f/Franklin:Diana">Diana Franklin</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Strukov:Dmitri_B=">Dmitri B. Strukov</a>, <a href="http://dblp.uni-trier.de/pers/hc/x/Xie:Yuan">Yuan Xie</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Chong:Frederic_T=">Frederic T. Chong</a>:<br /><b>Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs.</b> 519-531<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.52"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/ZhangNFSXC16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/ZhangNFSXC16.xml">XML</a></small></small></li>
<li id="ZhouW16"><a href="http://dblp.uni-trier.de/pers/hc/z/Zhou:Yanqi">Yanqi Zhou</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wentzlaff:David">David Wentzlaff</a>:<br /><b>MITTS: Memory Inter-arrival Time Traffic Shaping.</b> 532-544<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.53"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/ZhouW16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/ZhouW16.xml">XML</a></small></small></li>
</ul>



<h2>Session 8B:
Emerging Architectures</h2>
 

<ul>
<li id="MiguelJ16"><a href="http://dblp.uni-trier.de/pers/hc/m/Miguel:Joshua_San">Joshua San Miguel</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jerger:Natalie_D=_Enright">Natalie D. Enright Jerger</a>:<br /><b>The Anytime Automaton.</b> 545-557<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.54"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/MiguelJ16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/MiguelJ16.xml">XML</a></small></small></li>
<li id="WangZLBYDL16"><a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Siyang">Siyang Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:Xiangyu">Xiangyu Zhang</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Li:Yuxuan">Yuxuan Li</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Bashizade:Ramin">Ramin Bashizade</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yang:Song">Song Yang</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Dwyer:Chris">Chris Dwyer</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lebeck:Alvin_R=">Alvin R. Lebeck</a>:<br /><b>Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units.</b> 558-569<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.55"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/WangZLBYDL16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/WangZLBYDL16.xml">XML</a></small></small></li>
<li id="HuangGSTS16"><a href="http://dblp.uni-trier.de/pers/hc/h/Huang:Yipeng">Yipeng Huang</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Guo:Ning">Ning Guo</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Seok:Mingoo">Mingoo Seok</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Tsividis:Yannis_P=">Yannis P. Tsividis</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sethumadhavan:Simha">Simha Sethumadhavan</a>:<br /><b>Evaluation of an Analog Accelerator for Linear Algebra.</b> 570-582<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.56"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/HuangGSTS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/HuangGSTS16.xml">XML</a></small></small></li>
</ul>



<h2>Session 9A:
GPU II</h2>
 

<ul>
<li id="WangRSY16"><a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Jin">Jin Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Rubin:Norm">Norm Rubin</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sidelnik:Albert">Albert Sidelnik</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yalamanchili:Sudhakar">Sudhakar Yalamanchili</a>:<br /><b>LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs.</b> 583-595<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.57"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/WangRSY16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/WangRSY16.xml">XML</a></small></small></li>
<li id="ShaharBS16"><a href="http://dblp.uni-trier.de/pers/hc/s/Shahar:Sagi">Sagi Shahar</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Bergman:Shai">Shai Bergman</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Silberstein:Mark">Mark Silberstein</a>:<br /><b>ActivePointers: A Case for Software Address Translation on GPUs.</b> 596-608<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.58"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/ShaharBS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/ShaharBS16.xml">XML</a></small></small></li>
<li id="YoonKLRA16"><a href="http://dblp.uni-trier.de/pers/hc/y/Yoon:Myung_Kuk">Myung Kuk Yoon</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Keunsoo">Keunsoo Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Sangpil">Sangpil Lee</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Ro:Won_Woo">Won Woo Ro</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Annavaram:Murali">Murali Annavaram</a>:<br /><b>Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit.</b> 609-621<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.59"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/YoonKLRA16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/YoonKLRA16.xml">XML</a></small></small></li>
</ul>



<h2>Session 9B:
Reliability II</h2>
 

<ul>
<li id="KimSLE16"><a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Jungrae">Jungrae Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sullivan:Michael">Michael Sullivan</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lym:Sangkug">Sangkug Lym</a>, <a href="http://dblp.uni-trier.de/pers/hc/e/Erez:Mattan">Mattan Erez</a>:<br /><b>All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory.</b> 622-633<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.60"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/KimSLE16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/KimSLE16.xml">XML</a></small></small></li>
<li id="DuweJP016"><a href="http://dblp.uni-trier.de/pers/hc/d/Duwe:Henry">Henry Duwe</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jian:Xun">Xun Jian</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Petrisko:Daniel">Daniel Petrisko</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kumar_0002:Rakesh">Rakesh Kumar</a>:<br /><b>Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation.</b> 634-644<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.61"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/DuweJP016.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/DuweJP016.xml">XML</a></small></small></li>
<li id="KimE16"><a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Dong=Wan">Dong-Wan Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/e/Erez:Mattan">Mattan Erez</a>:<br /><b>RelaxFault Memory Repair.</b> 645-657<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.62"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/KimE16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/KimE16.xml">XML</a></small></small></li>
</ul>



<h2>Session 10A:
Energy Efficient Computing</h2>
 

<ul>
<li id="PothukuchiAVT16"><a href="http://dblp.uni-trier.de/pers/hc/p/Pothukuchi:Raghavendra_Pradyumna">Raghavendra Pradyumna Pothukuchi</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Ansari:Amin">Amin Ansari</a>, <a href="http://dblp.uni-trier.de/pers/hc/v/Voulgaris:Petros_G=">Petros G. Voulgaris</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures.</b> 658-670<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.63"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/PothukuchiAVT16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/PothukuchiAVT16.xml">XML</a></small></small></li>
<li id="Cherupalli0S16"><a href="http://dblp.uni-trier.de/pers/hc/c/Cherupalli:Hari">Hari Cherupalli</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kumar_0002:Rakesh">Rakesh Kumar</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sartori:John">John Sartori</a>:<br /><b>Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems.</b> 671-681<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.64"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/Cherupalli0S16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/Cherupalli0S16.xml">XML</a></small></small></li>
<li id="ZhouHW16"><a href="http://dblp.uni-trier.de/pers/hc/z/Zhou:Yanqi">Yanqi Zhou</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hoffmann:Henry">Henry Hoffmann</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wentzlaff:David">David Wentzlaff</a>:<br /><b>CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture.</b> 682-694<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.65"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/ZhouHW16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/ZhouHW16.xml">XML</a></small></small></li>
</ul>



<h2>Session 10B:
Memory II</h2>
 

<ul>
<li id="ArjomandKSD16"><a href="http://dblp.uni-trier.de/pers/hc/a/Arjomand:Mohammad">Mohammad Arjomand</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>:<br /><b>Boosting Access Parallelism to PCM-Based Main Memory.</b> 695-706<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.66"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/ArjomandKSD16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/ArjomandKSD16.xml">XML</a></small></small></li>
<li id="GandhiHS16"><a href="http://dblp.uni-trier.de/pers/hc/g/Gandhi:Jayneel">Jayneel Gandhi</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Swift:Michael_M=">Michael M. Swift</a>:<br /><b>Agile Paging: Exceeding the Best of Nested and Shadow Paging.</b> 707-718<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.67"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/GandhiHS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/GandhiHS16.xml">XML</a></small></small></li>
<li id="SeolSJCSK16"><a href="http://dblp.uni-trier.de/pers/hc/s/Seol:Hoseok">Hoseok Seol</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Shin:Wongyu">Wongyu Shin</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jang:Jaemin">Jaemin Jang</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Choi:Jungwhan">Jungwhan Choi</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Suh:Jinwoong">Jinwoong Suh</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Lee=Sup">Lee-Sup Kim</a>:<br /><b>Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity.</b> 719-730<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2016.68"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/isca/SeolSJCSK16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/isca/SeolSJCSK16.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.uni-trier.de">Home</a> | <a href="http://dblp.uni-trier.de/db/conf/">Conferences</a> | <a href="http://dblp.uni-trier.de/db/journals/">Journals</a> | <a href="http://dblp.uni-trier.de/db/series/">Series</a> | <a href="http://dblp.uni-trier.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.uni-trier.de/search">DBLP</a></div>

<small>Last update 2016-09-14 21:12 CEST by the <a href="http://dblp.uni-trier.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.uni-trier.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.uni-trier.de/db/copyright">legal information page</a></small></body></html>
