--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

H:\Kommon\Applications\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml vga_controller.twx vga_controller.ncd -o
vga_controller.twr vga_controller.pcf

Design file:              vga_controller.ncd
Physical constraint file: vga_controller.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1124 paths analyzed, 421 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.484ns.
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[3].U_TQ (SLICE_X49Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotary/quad_count_5 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[3].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotary/quad_count_5 to ila/U0/I_TQ0.G_TW[3].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y36.XQ      Tcko                  0.591   rotary/quad_count<5>
                                                       rotary/quad_count_5
    SLICE_X49Y32.BX      net (fanout=14)       8.585   rotary/quad_count<5>
    SLICE_X49Y32.CLK     Tdick                 0.308   ila/U0/iTRIG_IN<3>
                                                       ila/U0/I_TQ0.G_TW[3].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      9.484ns (0.899ns logic, 8.585ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[2].U_TQ (SLICE_X49Y32.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotary/quad_count_4 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[2].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotary/quad_count_4 to ila/U0/I_TQ0.G_TW[2].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y36.YQ      Tcko                  0.587   rotary/quad_count<5>
                                                       rotary/quad_count_4
    SLICE_X49Y32.BY      net (fanout=15)       6.188   rotary/quad_count<4>
    SLICE_X49Y32.CLK     Tdick                 0.361   ila/U0/iTRIG_IN<3>
                                                       ila/U0/I_TQ0.G_TW[2].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      7.136ns (0.948ns logic, 6.188ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X24Y14.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.561ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y22.YQ      Tcko                  0.587   ila/U0/I_NO_D.U_ILA/iCAPTURE
                                                       ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X32Y9.G4       net (fanout=36)       2.436   ila/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X32Y9.F5       Tif5                  1.033   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.UG1_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.U1_MUXF5
    SLICE_X32Y8.FXINB    net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
    SLICE_X32Y8.Y        Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_NO_OREG.U_MUXF6
    SLICE_X24Y14.SR      net (fanout=3)        1.186   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X24Y14.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.561ns (2.939ns logic, 3.622ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.561ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y22.YQ      Tcko                  0.587   ila/U0/I_NO_D.U_ILA/iCAPTURE
                                                       ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X32Y8.G4       net (fanout=36)       2.436   ila/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X32Y8.F5       Tif5                  1.033   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.UG0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.U0_MUXF5
    SLICE_X32Y8.FXINA    net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X32Y8.Y        Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_NO_OREG.U_MUXF6
    SLICE_X24Y14.SR      net (fanout=3)        1.186   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X24Y14.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.561ns (2.939ns logic, 3.622ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.496ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y22.YQ      Tcko                  0.587   ila/U0/I_NO_D.U_ILA/iCAPTURE
                                                       ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X32Y8.F4       net (fanout=36)       2.371   ila/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X32Y8.F5       Tif5                  1.033   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.UF0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.U0_MUXF5
    SLICE_X32Y8.FXINA    net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X32Y8.Y        Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_NO_OREG.U_MUXF6
    SLICE_X24Y14.SR      net (fanout=3)        1.186   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X24Y14.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.496ns (2.939ns logic, 3.557ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X0Y3.DIB1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.686ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.056 - 0.020)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.XQ      Tcko                  0.474   ila/U0/I_NO_D.U_ILA/iDATA<5>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF
    RAMB16_X0Y3.DIB1     net (fanout=1)        0.374   ila/U0/I_NO_D.U_ILA/iDATA<5>
    RAMB16_X0Y3.CLKB     Tbckd       (-Th)     0.126   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.348ns logic, 0.374ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X0Y2.DIB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.710ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.054 - 0.024)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.XQ      Tcko                  0.474   ila/U0/I_NO_D.U_ILA/iDATA<1>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF
    RAMB16_X0Y2.DIB0     net (fanout=1)        0.392   ila/U0/I_NO_D.U_ILA/iDATA<1>
    RAMB16_X0Y2.CLKB     Tbckd       (-Th)     0.126   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.348ns logic, 0.392ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X1Y2.DIB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.034 - 0.017)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y23.XQ      Tcko                  0.474   ila/U0/I_NO_D.U_ILA/iDATA<3>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF
    RAMB16_X1Y2.DIB0     net (fanout=1)        0.493   ila/U0/I_NO_D.U_ILA/iDATA<3>
    RAMB16_X1Y2.CLKB     Tbckd       (-Th)     0.126   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.348ns logic, 0.493ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_divider/CLK0_BUF" derived 
from  NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 
20 nS  HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1185 paths analyzed, 134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.677ns.
--------------------------------------------------------------------------------

Paths for end point debounce_ROTCTR/sync_out (SLICE_X53Y35.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTCTR/count_2 (FF)
  Destination:          debounce_ROTCTR/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.640ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.090 - 0.127)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTCTR/count_2 to debounce_ROTCTR/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y75.YQ      Tcko                  0.652   debounce_ROTCTR/count<3>
                                                       debounce_ROTCTR/count_2
    SLICE_X34Y74.F1      net (fanout=2)        1.096   debounce_ROTCTR/count<2>
    SLICE_X34Y74.X       Tilo                  0.759   debounce_ROTCTR/out16
                                                       debounce_ROTCTR/out16
    SLICE_X32Y76.G3      net (fanout=1)        0.623   debounce_ROTCTR/out16
    SLICE_X32Y76.Y       Tilo                  0.759   debounce_ROTCTR/count<0>
                                                       debounce_ROTCTR/out26
    SLICE_X53Y35.CE      net (fanout=16)       3.196   debounce_ROTCTR/count_MAX
    SLICE_X53Y35.CLK     Tceck                 0.555   debounce_ROTCTR/sync_out
                                                       debounce_ROTCTR/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      7.640ns (2.725ns logic, 4.915ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTCTR/count_14 (FF)
  Destination:          debounce_ROTCTR/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.588ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.090 - 0.127)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTCTR/count_14 to debounce_ROTCTR/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y78.YQ      Tcko                  0.652   debounce_ROTCTR/count<1>
                                                       debounce_ROTCTR/count_14
    SLICE_X32Y78.F4      net (fanout=2)        1.269   debounce_ROTCTR/count<14>
    SLICE_X32Y78.X       Tilo                  0.759   debounce_ROTCTR/out4
                                                       debounce_ROTCTR/out4
    SLICE_X32Y76.G2      net (fanout=1)        0.398   debounce_ROTCTR/out4
    SLICE_X32Y76.Y       Tilo                  0.759   debounce_ROTCTR/count<0>
                                                       debounce_ROTCTR/out26
    SLICE_X53Y35.CE      net (fanout=16)       3.196   debounce_ROTCTR/count_MAX
    SLICE_X53Y35.CLK     Tceck                 0.555   debounce_ROTCTR/sync_out
                                                       debounce_ROTCTR/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      7.588ns (2.725ns logic, 4.863ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTCTR/count_8 (FF)
  Destination:          debounce_ROTCTR/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.217ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.090 - 0.127)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTCTR/count_8 to debounce_ROTCTR/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y78.YQ      Tcko                  0.587   debounce_ROTCTR/count<9>
                                                       debounce_ROTCTR/count_8
    SLICE_X33Y76.F3      net (fanout=2)        0.692   debounce_ROTCTR/count<8>
    SLICE_X33Y76.X       Tilo                  0.704   debounce_ROTCTR/out1
                                                       debounce_ROTCTR/out1
    SLICE_X32Y76.G1      net (fanout=1)        0.724   debounce_ROTCTR/out1
    SLICE_X32Y76.Y       Tilo                  0.759   debounce_ROTCTR/count<0>
                                                       debounce_ROTCTR/out26
    SLICE_X53Y35.CE      net (fanout=16)       3.196   debounce_ROTCTR/count_MAX
    SLICE_X53Y35.CLK     Tceck                 0.555   debounce_ROTCTR/sync_out
                                                       debounce_ROTCTR/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      7.217ns (2.605ns logic, 4.612ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point debounce_ROTB/sync_out (SLICE_X54Y44.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_7 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.562ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.105 - 0.115)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_7 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.XQ      Tcko                  0.592   debounce_ROTB/count<7>
                                                       debounce_ROTB/count_7
    SLICE_X42Y68.F2      net (fanout=2)        1.035   debounce_ROTB/count<7>
    SLICE_X42Y68.X       Tilo                  0.759   debounce_ROTB/out13
                                                       debounce_ROTB/out13
    SLICE_X41Y70.G1      net (fanout=1)        0.519   debounce_ROTB/out13
    SLICE_X41Y70.Y       Tilo                  0.704   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X54Y44.CE      net (fanout=16)       3.398   debounce_ROTB/count_MAX
    SLICE_X54Y44.CLK     Tceck                 0.555   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      7.562ns (2.610ns logic, 4.952ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_3 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.181ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_3 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y69.XQ      Tcko                  0.592   debounce_ROTB/count<3>
                                                       debounce_ROTB/count_3
    SLICE_X40Y70.F1      net (fanout=2)        0.774   debounce_ROTB/count<3>
    SLICE_X40Y70.X       Tilo                  0.759   debounce_ROTB/out16
                                                       debounce_ROTB/out16
    SLICE_X41Y70.G2      net (fanout=1)        0.399   debounce_ROTB/out16
    SLICE_X41Y70.Y       Tilo                  0.704   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X54Y44.CE      net (fanout=16)       3.398   debounce_ROTB/count_MAX
    SLICE_X54Y44.CLK     Tceck                 0.555   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      7.181ns (2.610ns logic, 4.571ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_9 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.114ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.105 - 0.120)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_9 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.XQ      Tcko                  0.591   debounce_ROTB/count<9>
                                                       debounce_ROTB/count_9
    SLICE_X42Y73.F1      net (fanout=2)        0.759   debounce_ROTB/count<9>
    SLICE_X42Y73.X       Tilo                  0.759   debounce_ROTB/out4
                                                       debounce_ROTB/out4
    SLICE_X41Y70.G4      net (fanout=1)        0.348   debounce_ROTB/out4
    SLICE_X41Y70.Y       Tilo                  0.704   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X54Y44.CE      net (fanout=16)       3.398   debounce_ROTB/count_MAX
    SLICE_X54Y44.CLK     Tceck                 0.555   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      7.114ns (2.609ns logic, 4.505ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point debounce_ROTA/sync_out (SLICE_X52Y34.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTA/count_0 (FF)
  Destination:          debounce_ROTA/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.728ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.090 - 0.108)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTA/count_0 to debounce_ROTA/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y83.XQ      Tcko                  0.592   debounce_ROTA/count<0>
                                                       debounce_ROTA/count_0
    SLICE_X14Y82.F2      net (fanout=2)        0.768   debounce_ROTA/count<0>
    SLICE_X14Y82.X       Tilo                  0.759   debounce_ROTA/out1
                                                       debounce_ROTA/out1
    SLICE_X14Y83.G4      net (fanout=1)        0.688   debounce_ROTA/out1
    SLICE_X14Y83.Y       Tilo                  0.759   debounce_ROTA/count<0>
                                                       debounce_ROTA/out26
    SLICE_X52Y34.CE      net (fanout=16)       2.607   debounce_ROTA/count_MAX
    SLICE_X52Y34.CLK     Tceck                 0.555   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.728ns (2.665ns logic, 4.063ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTA/count_8 (FF)
  Destination:          debounce_ROTA/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.672ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.090 - 0.114)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTA/count_8 to debounce_ROTA/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y87.YQ      Tcko                  0.652   debounce_ROTA/count<9>
                                                       debounce_ROTA/count_8
    SLICE_X14Y82.F3      net (fanout=2)        0.652   debounce_ROTA/count<8>
    SLICE_X14Y82.X       Tilo                  0.759   debounce_ROTA/out1
                                                       debounce_ROTA/out1
    SLICE_X14Y83.G4      net (fanout=1)        0.688   debounce_ROTA/out1
    SLICE_X14Y83.Y       Tilo                  0.759   debounce_ROTA/count<0>
                                                       debounce_ROTA/out26
    SLICE_X52Y34.CE      net (fanout=16)       2.607   debounce_ROTA/count_MAX
    SLICE_X52Y34.CLK     Tceck                 0.555   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.672ns (2.725ns logic, 3.947ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTA/count_14 (FF)
  Destination:          debounce_ROTA/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.621ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.090 - 0.104)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTA/count_14 to debounce_ROTA/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.YQ      Tcko                  0.587   debounce_ROTA/count<1>
                                                       debounce_ROTA/count_14
    SLICE_X14Y86.F1      net (fanout=2)        0.804   debounce_ROTA/count<14>
    SLICE_X14Y86.X       Tilo                  0.759   debounce_ROTA/out4
                                                       debounce_ROTA/out4
    SLICE_X14Y83.G3      net (fanout=1)        0.550   debounce_ROTA/out4
    SLICE_X14Y83.Y       Tilo                  0.759   debounce_ROTA/count<0>
                                                       debounce_ROTA/out26
    SLICE_X52Y34.CE      net (fanout=16)       2.607   debounce_ROTA/count_MAX
    SLICE_X52Y34.CLK     Tceck                 0.555   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.621ns (2.660ns logic, 3.961ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_divider/CLK0_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point debounce_ROTA/sync_out (SLICE_X52Y34.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_ROTA/q_1 (FF)
  Destination:          debounce_ROTA/sync_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_ROTA/q_1 to debounce_ROTA/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y34.YQ      Tcko                  0.470   debounce_ROTA/q_1
                                                       debounce_ROTA/q_1
    SLICE_X52Y34.BY      net (fanout=1)        0.379   debounce_ROTA/q_1
    SLICE_X52Y34.CLK     Tckdi       (-Th)    -0.152   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.622ns logic, 0.379ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point rotary/quad_count_0 (SLICE_X52Y36.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rotary/quad_count_0 (FF)
  Destination:          rotary/quad_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.249ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rotary/quad_count_0 to rotary/quad_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y36.YQ      Tcko                  0.522   rotary/quad_count<1>
                                                       rotary/quad_count_0
    SLICE_X52Y36.BY      net (fanout=7)        0.575   rotary/quad_count<0>
    SLICE_X52Y36.CLK     Tckdi       (-Th)    -0.152   rotary/quad_count<1>
                                                       rotary/quad_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.249ns (0.674ns logic, 0.575ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point debounce_ROTB/sync_out (SLICE_X54Y44.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_ROTB/q_1 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.338ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.037 - 0.070)
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_ROTB/q_1 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y44.YQ      Tcko                  0.470   debounce_ROTB/q_1
                                                       debounce_ROTB/q_1
    SLICE_X54Y44.BY      net (fanout=1)        0.716   debounce_ROTB/q_1
    SLICE_X54Y44.CLK     Tckdi       (-Th)    -0.152   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.622ns logic, 0.716ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_divider/CLK0_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: clock_divider/DCM_SP_INST/CLK0
  Logical resource: clock_divider/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clock_divider/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: rotary/quad_count<3>/CLK
  Logical resource: rotary/quad_count_3/CK
  Location pin: SLICE_X52Y37.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: rotary/quad_count<3>/CLK
  Logical resource: rotary/quad_count_3/CK
  Location pin: SLICE_X52Y37.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived 
from  NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 
nS and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 692 paths analyzed, 108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.247ns.
--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_2 (SLICE_X67Y74.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_3 (FF)
  Destination:          vga_timer/CounterY_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.247ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_3 to vga_timer/CounterY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y72.YQ      Tcko                  0.587   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    SLICE_X49Y62.G1      net (fanout=12)       1.659   vga_timer/CounterX<3>
    SLICE_X49Y62.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.F3      net (fanout=1)        0.589   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X67Y74.CE      net (fanout=11)       2.394   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X67Y74.CLK     Tceck                 0.555   vga_timer/CounterY<2>
                                                       vga_timer/CounterY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.247ns (2.605ns logic, 4.642ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_2 (FF)
  Destination:          vga_timer/CounterY_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.140ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_2 to vga_timer/CounterY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y72.XQ      Tcko                  0.591   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_2
    SLICE_X49Y62.G2      net (fanout=12)       1.548   vga_timer/CounterX<2>
    SLICE_X49Y62.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.F3      net (fanout=1)        0.589   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X67Y74.CE      net (fanout=11)       2.394   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X67Y74.CLK     Tceck                 0.555   vga_timer/CounterY<2>
                                                       vga_timer/CounterY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.140ns (2.609ns logic, 4.531ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_4 (FF)
  Destination:          vga_timer/CounterY_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_4 to vga_timer/CounterY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y73.XQ      Tcko                  0.591   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_4
    SLICE_X49Y62.G3      net (fanout=14)       1.504   vga_timer/CounterX<4>
    SLICE_X49Y62.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.F3      net (fanout=1)        0.589   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X67Y74.CE      net (fanout=11)       2.394   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X67Y74.CLK     Tceck                 0.555   vga_timer/CounterY<2>
                                                       vga_timer/CounterY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.096ns (2.609ns logic, 4.487ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_3 (SLICE_X67Y74.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_3 (FF)
  Destination:          vga_timer/CounterY_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.247ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_3 to vga_timer/CounterY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y72.YQ      Tcko                  0.587   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    SLICE_X49Y62.G1      net (fanout=12)       1.659   vga_timer/CounterX<3>
    SLICE_X49Y62.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.F3      net (fanout=1)        0.589   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X67Y74.CE      net (fanout=11)       2.394   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X67Y74.CLK     Tceck                 0.555   vga_timer/CounterY<2>
                                                       vga_timer/CounterY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.247ns (2.605ns logic, 4.642ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_2 (FF)
  Destination:          vga_timer/CounterY_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.140ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_2 to vga_timer/CounterY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y72.XQ      Tcko                  0.591   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_2
    SLICE_X49Y62.G2      net (fanout=12)       1.548   vga_timer/CounterX<2>
    SLICE_X49Y62.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.F3      net (fanout=1)        0.589   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X67Y74.CE      net (fanout=11)       2.394   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X67Y74.CLK     Tceck                 0.555   vga_timer/CounterY<2>
                                                       vga_timer/CounterY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.140ns (2.609ns logic, 4.531ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_4 (FF)
  Destination:          vga_timer/CounterY_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_4 to vga_timer/CounterY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y73.XQ      Tcko                  0.591   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_4
    SLICE_X49Y62.G3      net (fanout=14)       1.504   vga_timer/CounterX<4>
    SLICE_X49Y62.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.F3      net (fanout=1)        0.589   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X67Y74.CE      net (fanout=11)       2.394   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X67Y74.CLK     Tceck                 0.555   vga_timer/CounterY<2>
                                                       vga_timer/CounterY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.096ns (2.609ns logic, 4.487ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_4 (SLICE_X67Y75.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_3 (FF)
  Destination:          vga_timer/CounterY_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.247ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_3 to vga_timer/CounterY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y72.YQ      Tcko                  0.587   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    SLICE_X49Y62.G1      net (fanout=12)       1.659   vga_timer/CounterX<3>
    SLICE_X49Y62.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.F3      net (fanout=1)        0.589   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X67Y75.CE      net (fanout=11)       2.394   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X67Y75.CLK     Tceck                 0.555   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.247ns (2.605ns logic, 4.642ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_2 (FF)
  Destination:          vga_timer/CounterY_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.140ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_2 to vga_timer/CounterY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y72.XQ      Tcko                  0.591   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_2
    SLICE_X49Y62.G2      net (fanout=12)       1.548   vga_timer/CounterX<2>
    SLICE_X49Y62.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.F3      net (fanout=1)        0.589   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X67Y75.CE      net (fanout=11)       2.394   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X67Y75.CLK     Tceck                 0.555   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.140ns (2.609ns logic, 4.531ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_4 (FF)
  Destination:          vga_timer/CounterY_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_4 to vga_timer/CounterY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y73.XQ      Tcko                  0.591   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_4
    SLICE_X49Y62.G3      net (fanout=14)       1.504   vga_timer/CounterX<4>
    SLICE_X49Y62.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.F3      net (fanout=1)        0.589   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X50Y68.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X67Y75.CE      net (fanout=11)       2.394   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X67Y75.CLK     Tceck                 0.555   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.096ns (2.609ns logic, 4.487ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point oneshot/oneshot_q (SLICE_X64Y53.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_enter/sync_out (FF)
  Destination:          oneshot/oneshot_q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.461ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.067 - 0.028)
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_enter/sync_out to oneshot/oneshot_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y56.YQ      Tcko                  0.470   debounce_enter/sync_out
                                                       debounce_enter/sync_out
    SLICE_X64Y53.BY      net (fanout=2)        0.839   debounce_enter/sync_out
    SLICE_X64Y53.CLK     Tckdi       (-Th)    -0.152   oneshot/oneshot_q
                                                       oneshot/oneshot_q
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (0.622ns logic, 0.839ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_8 (SLICE_X67Y77.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.656ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_8 (FF)
  Destination:          vga_timer/CounterY_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.656ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_8 to vga_timer/CounterY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y77.XQ      Tcko                  0.473   vga_timer/CounterY<8>
                                                       vga_timer/CounterY_8
    SLICE_X67Y77.F4      net (fanout=11)       0.382   vga_timer/CounterY<8>
    SLICE_X67Y77.CLK     Tckf        (-Th)    -0.801   vga_timer/CounterY<8>
                                                       vga_timer/CounterY<8>_rt
                                                       vga_timer/Mcount_CounterY_xor<8>
                                                       vga_timer/CounterY_8
    -------------------------------------------------  ---------------------------
    Total                                      1.656ns (1.274ns logic, 0.382ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/vga_VS (SLICE_X67Y72.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.682ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_2 (FF)
  Destination:          vga_timer/vga_VS (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_2 to vga_timer/vga_VS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y74.XQ      Tcko                  0.473   vga_timer/CounterY<2>
                                                       vga_timer/CounterY_2
    SLICE_X67Y72.F2      net (fanout=11)       0.437   vga_timer/CounterY<2>
    SLICE_X67Y72.CLK     Tckf        (-Th)    -0.773   vga_timer/vga_VS
                                                       vga_timer/GND_10_o_GND_10_o_equal_12_o<8>141
                                                       vga_timer/GND_10_o_GND_10_o_equal_12_o<8>14_f5
                                                       vga_timer/vga_VS
    -------------------------------------------------  ---------------------------
    Total                                      1.683ns (1.246ns logic, 0.437ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 33.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.249ns (160.026MHz) (Tdcmpdv)
  Physical resource: clock_divider/DCM_SP_INST/CLKDV
  Logical resource: clock_divider/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clock_divider/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: debounce_enter/count<14>/CLK
  Logical resource: debounce_enter/count_14/CK
  Location pin: SLICE_X14Y52.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: debounce_enter/count<14>/CLK
  Logical resource: debounce_enter/count_14/CK
  Location pin: SLICE_X14Y52.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLKIN_IBUFG_OUT                |     20.000ns|      9.484ns|      7.677ns|            0|            0|         1124|         1877|
| clock_divider/CLK0_BUF        |     20.000ns|      7.677ns|          N/A|            0|            0|         1185|            0|
| clock_divider/CLKDV_BUF       |     40.000ns|      7.247ns|          N/A|            0|            0|          692|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |    9.484|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3001 paths, 0 nets, and 1178 connections

Design statistics:
   Minimum period:   9.484ns{1}   (Maximum frequency: 105.441MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 08 03:24:33 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



