[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TLV70025DCKR production of TEXAS INSTRUMENTS from the text:TLV700xx\nGNDENIN OUTVINVOUT\nOn\nOffCINCOUT1 F\nCeramic/c109\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTLV700\nSLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015\nTLV700 200-mA, Low-I Q,Low-Dropout Regulator forPortable Devices\n1Features 3Description\nThe TLV700 series oflow-dropout (LDO) linear\n1•Very Low Dropout:\nregulators are low quiescent current devices with–43mVatIOUT=50mA, VOUT=2.8Vexcellent lineand load transient performance. These\n–85mVatIOUT=100mA, VOUT=2.8V LDOs aredesigned forpower-sensitive applications.\nAprecision bandgap and error amplifier provides –175mVatIOUT=200mA, VOUT=2.35 V\noverall 2% accuracy. Low output noise, very high•2%Accuracypower-supply rejection ratio (PSRR), andlowdropout\n•Low IQ:31μA voltage make this series ofdevices ideal formost\nbattery-operated handheld equipment. Alldevice •Available inFixed-Output Voltages from 1.2Vto\nversions have thermal shutdown and current limit for 4.8V\nsafety.•High PSRR: 68dBat1kHz\nFurthermore, these devices are stable with an •Stable With Effective Capacitance of0.1μF(1)\neffective output capacitance ofonly 0.1μF.This•Thermal Shutdown andOvercurrent Protectionfeature enables theuse ofcost-effective capacitors\n•Available in1.5-mm ×1.5-mm SON-6, SOT23-5, that have higher bias voltages and temperature\nandSC-70 Packages derating. The devices regulate tospecified accuracy\nwith nooutput load. (1)See theInput andOutput Capacitor Requirements .\nThe TLV700 series ofLDOs areavailable in1.5-mm\n2Applications ×1.5-mm SON-6, SOT-5, andSC70 packages.\n•Wireless HandsetsDevice Information(1)\n•Smart Phones, PDAsPART NUMBER PACKAGE BODY SIZE (NOM)\n•ZigBee®NetworksSC70 (5) 2.00 mm×1.25 mm\n•Bluetooth®DevicesTL700xx SOT (5) 2.90 mm×1.60 mm\n•Li-Ion Operated Handheld ProductsWSON (6) 1.50 mm×1.50 mm\n•WLAN andOther PCAdd-on Cards(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application Circuit\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTLV700\nSLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Application andImplementation ........................ 13\n8.1 Application Information ............................................ 13 2Applications ........................................................... 1\n8.2 Typical Application .................................................. 13 3Description ............................................................. 1\n9Power Supply Recommendations ...................... 14 4Revision History ..................................................... 2\n10Layout ................................................................... 15 5PinConfiguration andFunctions ......................... 4\n10.1 Layout Guidelines ................................................. 156Specifications ......................................................... 5\n10.2 Layout Examples ................................................... 156.1 Absolute Maximum Ratings ...................................... 5\n10.3 Thermal Protection ................................................ 156.2 ESD Ratings .............................................................. 5\n10.4 Power Dissipation ................................................. 166.3 Recommended Operating Conditions ....................... 5\n11Device andDocumentation Support ................. 17 6.4 Thermal Information .................................................. 5\n11.1 Device Support .................................................... 17 6.5 Electrical Characteristics ........................................... 6\n11.2 Documentation Support ........................................ 17 6.6 Typical Characteristics .............................................. 7\n11.3 Trademarks ........................................................... 177Detailed Description ............................................ 11\n11.4 Electrostatic Discharge Caution ............................ 177.1 Overview ................................................................. 11\n11.5 Glossary ................................................................ 177.2 Functional Block Diagram ....................................... 11\n12Mechanical, Packaging, andOrderable 7.3 Feature Description ................................................. 11\nInformation ........................................................... 187.4 Device Functional Modes ........................................ 12\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision D(October 2012) toRevision E Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Deleted Applications bullet forMP3 Players .......................................................................................................................... 1\n•Changed front-page graphic .................................................................................................................................................. 1\n•Changed PinConfiguration andFunctions section; updated table format ............................................................................ 4\n•Changed "free-air temperature "to"junction temperature "inAbsolute Maximum Ratings condition statement .................... 5\n•Deleted Dissipation Ratings table .......................................................................................................................................... 5\n•Changed Thermal Information table; updated thermal resistance values forallpackages ................................................... 5\nChanges from Revision C(July 2011) toRevision D Page\n•Updated Figure 5.................................................................................................................................................................... 7\nChanges from Revision B(December, 2010) toRevision C Page\n•Added footnote 2toAbsolute Maximum Ratings table .......................................................................................................... 5\n•Changed output current limit typical andmaximum specifications ......................................................................................... 6\n•Deleted previous Figure 12,Current Limit vsInput Voltage typical characteristic ................................................................. 7\nChanges from Revision A(April, 2010) toRevision B Page\n•Removed TLV701xx device references throughout document .............................................................................................. 1\n•Changed minimum output voltage available from 0.7Vto1.2V........................................................................................... 1\n•Added footnote (1).................................................................................................................................................................. 1\n•Deleted VOUT<1Vspecification ............................................................................................................................................ 6\n•Deleted Active pulldown resistance parameter ...................................................................................................................... 6\n2 Submit Documentation Feedback Copyright ©2009 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV700\nTLV700\nwww.ti.com SLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015\n•Changed Figure 4title............................................................................................................................................................ 7\n•Changed Figure 5title............................................................................................................................................................ 7\n•Removed TLV701xx block diagram ...................................................................................................................................... 11\n•Revised Shutdown section ................................................................................................................................................... 11\n•Updated Application Information section toreflect minimum output voltage availability of1.2V........................................ 13\n•Deleted references toTLV701xx throughout Application Information .................................................................................. 13\n•Changed footnote 2forOrdering Information table toreflect minimum output voltage of1.2V......................................... 17\nCopyright ©2009 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TLV700\nOUT\nN/C(1)IN\nGND\nEN1\n2\n35\n4\nOUT\nN/C(1)IN\nGND\nEN1\n2\n3 45\nEN\nN/C(1)\nN/C(1)6\n5\n4IN\nGND\nOUT1\n2\n3\nTLV700\nSLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015 www.ti.com\n5PinConfiguration andFunctions\nDSE PackageDCK Package6-Pin WSON5-Pin SC70TopViewTopView\nDDC Package\n5-Pin SOT\nTopView\n(1) Noconnection.\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME WSON SC70 SOT\nInput pin.Asmall, 1-μFceramic capacitor isrecommended from thispintoground\nIN 1 1 1 I toassure stability andgood transient performance. SeeInput andOutput\nCapacitor Requirements formore details.\nGND 2 2 2 — Ground pin\nEnable pin.Driving ENover 0.9Vturns ontheregulator. Driving ENbelow 0.4V\nEN 6 3 3 I puts theregulator intoshutdown mode andreduces operating current to1μA,\nnominal.\nNC 4,5 4 4 — Noconnection. This pincanbetiedtoground toimprove thermal dissipation.\nRegulated output voltage pin.Asmall, 1-μFceramic capacitor isneeded from this\nOUT 3 5 5 O pintoground toassure stability. SeeInput andOutput Capacitor Requirements for\nmore details.\n4 Submit Documentation Feedback Copyright ©2009 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV700\nTLV700\nwww.ti.com SLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating junction temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVIN –0.3 6\nVoltage VEN –0.3 6(2)V\nVOUT –0.3 6\nMaximum output current IOUT Internally limited\nOutput short-circuit duration Indefinite\nOperating junction, TJ –55 150\nTemperature °C\nStorage, Tstg –55 150\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) VENabsolute maximum rating isVIN+0.3Vor6V,whichever isless.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000\nV(ESD) Electrostatic discharge V Charged device model (CDM), perJEDEC specification JESD22-C101,±500allpins(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN 2 5.5 V\nVOUT 1.2 4.8 V\nIOUT 0 200 mA\n6.4 Thermal Information\nTLV700\nTHERMAL METRIC(1)DCK [SC70] DDC [SOT] DSE [WSON] UNIT\n5PINS 5PINS 6PINS\nRθJA Junction-to-ambient thermal resistance 307.6 235.9 321.3\nRθJC(top) Junction-to-case (top) thermal resistance 79.1 61.9 207.9\nRθJB Junction-to-board thermal resistance 93.7 54 281.5\n°C/W\nψJT Junction-to-top characterization parameter 1.3 0.8 42.4\nψJB Junction-to-board characterization parameter 92.8 53.4 284.8\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a 142.3\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\nCopyright ©2009 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TLV700\nTLV700\nSLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015 www.ti.com\n6.5 Electrical Characteristics\nAtVIN=VOUT(nom) +0.3Vor2V(whichever isgreater); IOUT=10mA, VEN=0.9V,COUT=1μF,andTJ=–40°Cto+125 °C,\nunless otherwise noted. Typical values areatTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage range 2 5.5 V\nVOUT DCoutput accuracy –40°C≤TJ≤+125 °C –2% 2%\nVOUT(nom) +0.3V≤VIN≤5.5V,ΔVOUT(ΔVIN) Line regulation 1 5 mVIOUT=10mA\nΔVOUT(ΔIOUT) Load regulation 0mA≤IOUT≤200mA 1 15 mV\nVIN=0.98 ×VOUT(nom) ,IOUT=50mA,43VOUT=2.8V\nVIN=0.98 ×VOUT(nom) ,IOUT=100mA,VDO Dropout voltage(1)85 mVVOUT=2.8V\nVIN=0.98 ×VOUT(nom) ,IOUT=200mA,175 250VOUT=2.35 V\nICL Output current limit VOUT=0.9×VOUT(nom) 220 860 mA\nIOUT=0mA 31 55\nIGND Ground pincurrent μA\nIOUT=200mA, VIN=VOUT+0.5V 270\nVEN≤0.4V,VIN=2V 400 nA\nISHDN Ground pincurrent (shutdown)\nVEN≤0.4V,2V≤VIN≤4.5V 1 2μA\nVIN=2.3V,VOUT=1.8V,PSRR Power-supply rejection ratio 68 dBIOUT=10mA, f=1kHz\nBW=100Hzto100kHz,Vn Output noise voltage 48 μVRMSVIN=2.3V,VOUT=1.8V,IOUT=10mA\ntSTR Start-up time(2)COUT=1μF,IOUT=200mA 100 μs\nVEN(high) Enable pinhigh (enabled) 0.9 VIN V\nVEN(low) Enable pinlow(disabled) 0 0.4 V\nIEN Enable pincurrent VIN=VEN=5.5V 0.04 0.5μA\nUVLO Undervoltage lockout VINrising 1.9 V\nShutdown, temperature increasing 160\nTsd Thermal shutdown temperature °C\nReset, temperature decreasing 140\nTJ Operating junction temperature –40 125 °C\n(1) VDOismeasured fordevices with VOUT(nom) ≥2.35 V.\n(2) Start-up time =time from ENassertion to0.98 ×VOUT(nom) .\n6 Submit Documentation Feedback Copyright ©2009 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV700\n1.90\n1.88\n1.86\n1.84\n1.82\n1.80\n1.78\n1.76\n1.74\n1.72\n1.70Output□Voltage□(V)\n/c4540/c4525/c4510 5 20 35 50 65 80 95 110 125\nT emperature□( C) /c176I =□200□mA\nI =□10□mA\nI =□150□mAOUT\nOUT\nOUT\n0 30 60 90 120 150 180 210\nOutput Current (mA)180\n160\n140\n120\n100\n80\n60\n40\n20\n0Dropout Voltage (mV)+125 C\n+85 C\n+25 C\n40 C/c45/c176\n/c176\n/c176\n/c176\n0 40 60 100 120 140 180 200\nOutput□Current□(mA)1.90\n1.88\n1.86\n1.84\n1.82\n1.80\n1.78\n1.76\n1.74\n1.72\n1.70Output□Voltage□(V) +125 C\n+85 C\n+25 C\n40 C/c45/c176\n/c176\n/c176\n/c176\n20 80 160\n250\n200\n150\n100\n50\n0Dropout□Voltage□(mV)\n2.25 2.75 3.25 3.75 4.25 4.75\nInput□Voltage□(V)+125 C\n+85 C\n+25 C\n40 C/c45/c176\n/c176\n/c176\n/c176I =□200□mAOUT\n2.1 2.6 3.1 3.6 4.1 4.6 5.1 5.6\nInput□Voltage□(V)1.90\n1.88\n1.86\n1.84\n1.82\n1.80\n1.78\n1.76\n1.74\n1.72\n1.70Output□Voltage□(V) +125 C\n+85 C\n+25 C\n40 C/c45/c176\n/c176\n/c176\n/c176I =□10□mAOUT\n2.1 2.6 3.1 3.6 4.1 4.6 5.1 5.6\nInput□Voltage□(V)1.90\n1.88\n1.86\n1.84\n1.82\n1.80\n1.78\n1.76\n1.74\n1.72\n1.70Output□Voltage□(V) +125 C\n+85 C\n+25 C\n40 C/c45/c176\n/c176\n/c176\n/c176I =□200□mAOUT\nTLV700\nwww.ti.com SLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015\n6.6 Typical Characteristics\nOver operating temperature range (TJ=–40°Cto+125 °C),VIN=VOUT(nom) +0.5Vor2V,whichever isgreater; IOUT=10mA,\nVEN=VIN,COUT=1μF,unless otherwise noted. Typical values areatTJ=25°C.\nFigure 1.TLV70018 Line Regulation Figure 2.TLV70018 Line Regulation\nFigure 3.TLV70018 Load Regulation Figure 4.Dropout Voltage vsInput Voltage\nFigure 5.Dropout Voltage vsOutput Current, VOUT=4.8V Figure 6.TLV70018 Output Voltage vsTemperature\nCopyright ©2009 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TLV700\n2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8\nInput□Voltage□(V)80\n70\n60\n50\n40\n30\n20\n10\n0PSRR□(dB)10□kHz\n100□kHz1□kHz\n100\n90\n80\n70\n60\n50\n40\n30\n20\n10\n0PSRR□(dB)\n10 100 1□k 10□k 100□k 1□M 10□M\nFrequency□(Hz)I =□150□mAOUTI =□10□mAOUT\nV V =□0.5□VIN OUT/c45\n2.1 2.6 3.1 3.6 4.1 4.6 5.1 5.6\nInput□Voltage□(V)2.0\n1.8\n1.6\n1.4\n1.2\n1.0\n0.8\n0.6\n0.4\n0.2\n0Shutdown□Current□( A)/c109\n+125 C\n+85 C\n+25 C/c176\n/c176\n/c176\n40\n35\n30\n25\n20\n15\n10\n5\n0Ground□Pin□Current□( A)/c109\n/c4540/c4525/c4510 5 20 35 50 65 80 95 110 125\nT emperature□( C) /c176I =□0□mAOUT\n2.1 2.6 3.1 3.6 4.1 4.6 5.1 5.6\nInput□Voltage□(V)50\n45\n40\n35\n30\n25\n20\n15\n10\n5\n0Ground□Pin□Current□( A)/c109\n+125 C\n+85 C\n+25 C\n40 C/c45/c176\n/c176\n/c176\n/c176I =□0□mAOUT\n+125 C\n+85 C\n+25 C\n40 C/c45/c176\n/c176\n/c176\n/c176300\n250\n200\n150\n100\n50\n0Ground□Pin□Current□( A)/c109\n0 20 40 60 80 100 120 140 160 180 200\nOutput□Current□(mA)\nTLV700\nSLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015 www.ti.com\nTypical Characteristics (continued)\nOver operating temperature range (TJ=–40°Cto+125 °C),VIN=VOUT(nom) +0.5Vor2V,whichever isgreater; IOUT=10mA,\nVEN=VIN,COUT=1μF,unless otherwise noted. Typical values areatTJ=25°C.\nFigure 8.TLV70018 Ground PinCurrent vsLoad Figure 7.TLV70018 Ground PinCurrent vsInput Voltage\nFigure 9.TLV70018 Ground PinCurrent vsTemperature Figure 10.TLV70018 Shutdown Current vsInput Voltage\nFigure 11.TLV70018 Power-Supply Ripple Rejection vs Figure 12.TLV70018 Power-Supply Ripple Rejection vs\nFrequency Input Voltage\n8 Submit Documentation Feedback Copyright ©2009 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV700\n1□V/div\n5□mV/div\n1□ms/divVOUTSlew□Rate□=□□1□V/ s /c109\nVIN 2.9□V\n2.3□V\nI 200□mAOUT=\n1□V/div\n5□mV/div\n1□ms/divVOUTVIN2.7□V\n2.3□V\nI 1□mAOUT=Slew□Rate□=□□1□V/ s /c109\n20□mA/div\n5□mV/div\n10 s/div/c109VOUT\nVIN=□2.3□VIOUT10□mA\n0□mAt =□t =□1 sR F /c109\n50□mA/div\n20□mV/div\n10 s/div/c109VOUT\nVIN=□2.3□VIOUT 50□mA\n0□mAt =□t =□1 sR F /c109\n10\n1\n0.1\n0.01\n0Output□Spectral□Noise□Density□( V/ )/c109Hz/c214\n10 100 1□k 10□k 100□k 1□M 10□M\nFrequency□(Hz)I =□10□mA\nC =□C =□1 FOUT\n/c109IN OUT\n100□mA/div\n50□mV/div\n10 s/div/c109VOUT\nVIN=□2.1□VIOUT200□mA\n0□mAt =□t =□1 sR F /c109\nTLV700\nwww.ti.com SLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015\nTypical Characteristics (continued)\nOver operating temperature range (TJ=–40°Cto+125 °C),VIN=VOUT(nom) +0.5Vor2V,whichever isgreater; IOUT=10mA,\nVEN=VIN,COUT=1μF,unless otherwise noted. Typical values areatTJ=25°C.\nFigure 14.TLV70018 Load Transient Response Figure 13.TLV70018 Output Spectral Noise Density vs\nOutput Voltage\nFigure 15.TLV70018 Load Transient Response Figure 16.TLV70018 Load Transient Response\nFigure 17.TLV70018 Line Transient Response Figure 18.TLV70018 Line Transient Response\nCopyright ©2009 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TLV700\n1□V/div\n10□mV/div\n1□ms/divVOUTVIN 5.5□V\n2.1□V\nI 200□mAOUT=Slew□Rate□=□□1□V/ s /c109\n1□V/div\n200□ms/divVOUTVINI 1□mAOUT=\nTLV700\nSLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015 www.ti.com\nTypical Characteristics (continued)\nOver operating temperature range (TJ=–40°Cto+125 °C),VIN=VOUT(nom) +0.5Vor2V,whichever isgreater; IOUT=10mA,\nVEN=VIN,COUT=1μF,unless otherwise noted. Typical values areatTJ=25°C.\nFigure 19.TLV70018 Line Transient Response Figure 20.TLV70018 VINRamp-Up, Ramp-Down Response\n10 Submit Documentation Feedback Copyright ©2009 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV700\nThermal\nShutdownCurrent\nLimit\nUVLO\nBandgapIN\nENOUT\nLOGIC\nGNDTLV700xx□Series\nTLV700\nwww.ti.com SLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015\n7Detailed Description\n7.1 Overview\nThe TLV700 series ofLDO linear regulators arelowquiescent current devices with excellent line and load\ntransient performance. These LDOs aredesigned forpower-sensitive applications. Aprecision bandgap and\nerror amplifier provides overall 2%accuracy. Low output noise, very high PSRR, andlowdropout voltage make\nthisseries ofdevices ideal formost battery-operated handheld equipment. Alldevice versions have integrated\nthermal shutdown, current limit, andundervoltage lockout (UVLO).\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Internal Current Limit\nThe TLV700 internal current limit helps toprotect theregulator during fault conditions. During current limit, the\noutput sources afixed amount ofcurrent that islargely independent oftheoutput voltage. Insuch acase, the\noutput voltage isnotregulated, and isVOUT=ICL×RLOAD.The PMOS pass transistor dissipates (VIN–VOUT)×\nICLuntil thermal shutdown istriggered andthedevice turns off.Asthedevice cools down, itisturned onbythe\ninternal thermal shutdown circuit. Ifthefault condition continues, thedevice cycles between current limit and\nthermal shutdown. SeeThermal Protection formore details.\nThePMOS pass element intheTLV700 hasabuilt-in body diode thatconducts current when thevoltage atOUT\nexceeds thevoltage atIN.This current isnotlimited, soifextended reverse voltage operation isanticipated,\nexternal limiting to5%oftherated output current isrecommended.\n7.3.2 Shutdown\nThe enable pin(EN) isactive high. The device isenabled when voltage atENpingoes above 0.9V.The device\nisturned offwhen theENpinisheld atless than 0.4V.When shutdown capability isnotrequired, ENcanbe\nconnected totheINpin.\nCopyright ©2009 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TLV700\nTLV700\nSLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015 www.ti.com\nFeature Description (continued)\n7.3.3 Dropout Voltage\nThe TLV700 uses aPMOS pass transistor toachieve lowdropout. When (VIN–VOUT)isless than thedropout\nvoltage (VDO),thePMOS pass device isinthelinear region ofoperation andtheinput-to-output resistance isthe\nRDS(on) ofthePMOS pass element. VDOscales approximately with output current because thePMOS device\nbehaves asaresistor indropout.\nAswith anylinear regulator, PSRR and transient response aredegraded as(VIN–VOUT)approaches dropout.\nThis effect isshown inFigure 12inTypical Characteristics .\n7.3.4 Undervoltage Lockout (UVLO)\nTheTLV700 uses aUVLO circuit tokeep theoutput shut offuntil internal circuitry isoperating properly.\n7.4 Device Functional Modes\n7.4.1 Normal Operation\nThedevice regulates tothenominal output voltage under thefollowing conditions:\n•Theinput voltage isgreater than thenominal output voltage added tothedropout voltage.\n•Theoutput current isless than thecurrent limit.\n•Theinput voltage isgreater than theUVLO voltage.\n7.4.2 Dropout Operation\nIftheinput voltage islower than thenominal output voltage plus thespecified dropout voltage, butallother\nconditions aremet fornormal operation, thedevice operates indropout mode. Inthis condition, theoutput\nvoltage isthesame theinput voltage minus thedropout voltage. The transient performance ofthedevice is\nsignificantly degraded because thepass device isinatriode state andnolonger regulates theoutput voltage of\ntheLDO. Line orload transients indropout may result inlarge output voltage deviations.\nTable 1liststheconditions thatlead tothedifferent modes ofoperation.\nTable 1.Device Functional Mode Comparison\nPARAMETER\nOPERATING MODE\nVIN IOUT\nNormal mode VIN>VOUT(nom) +VDO IOUT<ICL\nDropout mode VIN<VOUT(nom) +VDO IOUT<ICL\nCurrent limit VIN>UVLO IOUT>ICL\n12 Submit Documentation Feedback Copyright ©2009 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV700\nTLV700xx\nGNDENIN OUTVINVOUT\nOn\nOffCINCOUT1 F\nCeramic/c109\nTLV700\nwww.ti.com SLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TLV700 belongs toanew family ofnext-generation value LDO regulators. These devices consume low\nquiescent current anddeliver excellent lineandload transient performance. These characteristics, combined with\nlownoise, very good PSRR with little (VIN–VOUT)headroom, make thisfamily ofdevices ideal forRFportable\napplications. This family ofregulators offers current limit and thermal protection, and isspecified from –40°Cto\n+125 °C.\n8.2 Typical Application\nFigure 21shows atypical application circuit.\nFigure 21.Typical Application Circuit\n8.2.1 Design Requirements\nTable 2liststhedesign parameters.\nTable 2.Design Parameters\nPARAMETER DESIGN REQUIREMENT\nInput voltage 2.5Vto3.3V\nOutput voltage 1.8V\nOutput current 100mA\n8.2.2 Detailed Design Procedure\n8.2.2.1 Input andOutput Capacitor Requirements\nTIrecommends using 1-μFX5R- and X7R-type ceramic capacitors because these capacitors have minimal\nvariation invalue andequivalent series resistance (ESR) over temperature.\nHowever, theTLV700 isdesigned tobestable with aneffective capacitance of0.1μForlarger attheoutput.\nThus, thedevice isstable with capacitors ofother dielectric types aswell, aslong astheeffective capacitance\nunder operating bias voltage and temperature isgreater than 0.1μF.This effective capacitance refers tothe\ncapacitance thattheLDO sees under operating bias voltage andtemperature conditions; thatis,thecapacitance\nafter taking both bias voltage and temperature derating into consideration. Inaddition toallowing theuse of\ncheaper dielectrics, this capability ofbeing stable with 0.1-μFeffective capacitance also enables theuse of\nsmaller footprint capacitors thathave higher derating insize- andspace-constrained applications.\nUsing a0.1-μFrated capacitor attheoutput oftheLDO does notensure stability because theeffective\ncapacitance under thespecified operating conditions must notbeless than 0.1μF.Maximum ESR should be\nless than 200mΩ.\nCopyright ©2009 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TLV700\n50□mA/div\n20□mV/div\n10 s/div/c109VOUT\nVIN=□2.3□VIOUT 50□mA\n0□mAt =□t =□1 sR F /c109\n1□V/div\n5□mV/div\n1□ms/divVOUTSlew□Rate□=□□1□V/ s /c109\nVIN 2.9□V\n2.3□V\nI 200□mAOUT=\nTLV700\nSLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015 www.ti.com\nAlthough aninput capacitor isnotrequired forstability, itisgood analog design practice toconnect a0.1-μFto1-\nμF,lowESR capacitor across theINpinand GND inoftheregulator. This capacitor counteracts reactive input\nsources andimproves transient response, noise rejection, andripple rejection. Ahigher-value capacitor may be\nnecessary iflarge, fastrise-time load transients areanticipated, orifthedevice isnotlocated close tothepower\nsource. Ifsource impedance ismore than 2Ω,a0.1-μFinput capacitor may benecessary toensure stability.\n8.2.2.2 Transient Response\nAswith anyregulator, increasing thesize oftheoutput capacitor reduces overshoot andundershoot magnitude\nbutincreases theduration ofthetransient response.\n8.2.3 Application Curves\nFigure 23.TLV70018 Line Transient Response Figure 22.TLV70018 Load Transient Response\n9Power Supply Recommendations\nConnect alowoutput impedance power supply directly totheINPUT pinoftheTLV700. Inductive impedances\nbetween theinput supply and theINPUT pincancreate significant voltage excursions attheINPUT pinduring\nstart-up orload transient events.\n14 Submit Documentation Feedback Copyright ©2009 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV700\n      \nCOUT VOUTVIN\nGND PLANECIN\nRepresents via used for \napplication specific connectionsIN\nGND\nOUT NCEN\nNC\n      COUTVOUT VIN\nGND PLANECIN\nRepresents via used for \napplication specific connectionsIN\nGND\nEN NCOUT\nTLV700\nwww.ti.com SLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015\n10Layout\n10.1 Layout Guidelines\nInput and output capacitors should beplaced asclose tothedevice pins aspossible. Toimprove AC\nperformance such asPSRR, output noise, andtransient response, TIrecommends designing theprinted-circuit-\nboards with separate ground planes forVINand VOUT,with theground plane connected only attheGND pinof\nthedevice. Inaddition, theground connection fortheoutput capacitor should beconnected directly totheGND\npinofthedevice. High ESR capacitors may degrade PSRR performance.\n10.2 Layout Examples\nFigure 24.Layout Example fortheDCK andDDC Package\nFigure 25.Layout Example fortheDSE Package\n10.3 Thermal Protection\nThermal protection disables theoutput when thejunction temperature rises toapproximately 160°C,allowing the\ndevice tocool. When thejunction temperature cools toapproximately 140°C,theoutput circuitry isagain\nenabled. Depending onpower dissipation, thermal resistance, and ambient temperature, thethermal protection\ncircuit may cycle onand off.This cycling limits thedissipation oftheregulator, protecting itfrom damage asa\nresult ofoverheating.\nAny tendency toactivate thethermal protection circuit indicates excessive power dissipation oraninadequate\nheatsink. Forreliable operation, junction temperature should belimited to125°Cmaximum. Toestimate the\nmargin ofsafety inacomplete design (including heatsink), increase theambient temperature until thethermal\nprotection istriggered; useworst-case loads andsignal conditions.\nFor good reliability, thermal protection should trigger atleast 35°Cabove themaximum expected ambient\ncondition oftheparticular application. This configuration produces aworst-case junction temperature of125°Cat\nthehighest expected ambient temperature andworst-case load.\nCopyright ©2009 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TLV700\nP =□(V V ) I /c45 /c180D IN OUT OUT\nTLV700\nSLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015 www.ti.com\nThermal Protection (continued)\nThe internal protection circuitry oftheTLV700 has been designed toprotect against overload conditions. The\nprotection circuitry was notintended toreplace proper heatsinking. Continuously running theTLV700 intothermal\nshutdown degrades device reliability.\n10.4 Power Dissipation\nThe ability toremove heat from thedieisdifferent foreach package type, presenting different considerations in\nthePCB layout. The PCB area around thedevice that isfree ofother components moves theheat from the\ndevice totheambient air.Performance data forJEDEC lowandhigh-K boards aregiven inThermal Information .\nUsing heavier copper increases theeffectiveness inremoving heat from thedevice. The addition ofplated\nthrough-holes toheat-dissipating layers also improves heatsink effectiveness.\nPower dissipation depends oninput voltage andload conditions. Power dissipation (PD)isequal totheproduct of\ntheoutput current andthevoltage drop across theoutput pass element, asshown inEquation 1.\n(1)\n16 Submit Documentation Feedback Copyright ©2009 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV700\nTLV700\nwww.ti.com SLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Evaluation Modules\nThree evaluation modules (EVMs) areavailable toassist intheinitial circuit performance evaluation using the\nTLV700:\n•TLV70033EVM-503\n•TLV70018EVM-503\n•TLV70028EVM-463\nThese EVMs can berequested attheTexas Instruments website through theproduct folders orpurchased\ndirectly from theTIeStore .\n11.1.1.2 Spice Models\nComputer simulation ofcircuit performance using SPICE isoften useful when analyzing theperformance of\nanalog circuits andsystems. ASPICE model fortheTLV700 isavailable through theproduct folders under Tools\n&Software .\n11.1.2 Device Nomenclature\nTable 3.Ordering Information(1)\nPRODUCT VOUT(2)\nTLV700 xxyyyz XXisnominal output voltage (forexample, 28=2.8V).\nYYY isthepackage designator.\nZistape andreelquantity (R=3000, T=250).\n(1) Forthemost current package andordering information seethePackage Option Addendum attheendofthisdocument, orvisitthe\ndevice product folder atwww.ti.com .\n(2) Output voltages from 1.2Vto4.8Vin50-mV increments areavailable. Contact factory fordetails andavailability.\n11.2 Documentation Support\n11.2.1 Related Documentation\n•Using theTLV700xxEVM-463 Evaluation Module ,SLUU390\n•Using theTLV700xxEVM-503 Evaluation Module ,SLUU391\n11.3 Trademarks\nBluetooth isaregistered trademark ofBluetooth SIG.\nZigBee isaregistered trademark oftheZigBee Alliance.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\nCopyright ©2009 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TLV700\nTLV700\nSLVSA00E –SEPTEMBER 2009 –REVISED APRIL 2015 www.ti.com\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n18 Submit Documentation Feedback Copyright ©2009 –2015, Texas Instruments Incorporated\nProduct Folder Links: TLV700\nPACKAGE OPTION ADDENDUM\nwww.ti.com 31-Aug-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLV70012DCKR ACTIVE SC70 DCK 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ODTSamples\nTLV70012DCKT ACTIVE SC70 DCK 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ODTSamples\nTLV70012DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ODOSamples\nTLV70012DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ODOSamples\nTLV70012DSER ACTIVE WSON DSE 63000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 NHSamples\nTLV70012DSET ACTIVE WSON DSE 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 NHSamples\nTLV70013DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SAHSamples\nTLV70013DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SAHSamples\nTLV70015DCKR ACTIVE SC70 DCK 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ODUSamples\nTLV70015DCKT ACTIVE SC70 DCK 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ODUSamples\nTLV70015DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ODPSamples\nTLV70015DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ODPSamples\nTLV70015DSER ACTIVE WSON DSE 63000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 NJSamples\nTLV70015DSET ACTIVE WSON DSE 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 NJSamples\nTLV70018DCKR ACTIVE SC70 DCK 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ODVSamples\nTLV70018DCKT ACTIVE SC70 DCK 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ODVSamples\nTLV70018DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU | SN Level-2-260C-1 YEAR -40 to 125 ODKSamples\nTLV70018DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ODKSamples\nTLV70018DSER ACTIVE WSON DSE 63000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 NKSamples\nTLV70018DSET ACTIVE WSON DSE 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 85 NKSamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 31-Aug-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLV70019DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SCJSamples\nTLV70019DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SCJSamples\nTLV70022DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SCISamples\nTLV70022DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SCISamples\nTLV70025DCKR ACTIVE SC70 DCK 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 QTPSamples\nTLV70025DCKT ACTIVE SC70 DCK 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 QTPSamples\nTLV70025DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 DAUSamples\nTLV70025DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 DAUSamples\nTLV70025DSER ACTIVE WSON DSE 63000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 QYSamples\nTLV70025DSET ACTIVE WSON DSE 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 QYSamples\nTLV70028DCKR ACTIVE SC70 DCK 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ODWSamples\nTLV70028DCKT ACTIVE SC70 DCK 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ODWSamples\nTLV70028DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU | SN Level-2-260C-1 YEAR -40 to 125 ODLSamples\nTLV70028DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ODLSamples\nTLV70028DSER ACTIVE WSON DSE 63000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 NLSamples\nTLV70028DSET ACTIVE WSON DSE 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 NLSamples\nTLV70029DSER ACTIVE WSON DSE 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 QJSamples\nTLV70029DSET ACTIVE WSON DSE 6250RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 QJSamples\nTLV70030DCKR ACTIVE SC70 DCK 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ODRSamples\nTLV70030DCKT ACTIVE SC70 DCK 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ODRSamples\nTLV70030DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU | SN Level-2-260C-1 YEAR -40 to 125 ODMSamples\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 31-Aug-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLV70030DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ODMSamples\nTLV70030DSER ACTIVE WSON DSE 63000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 NPSamples\nTLV70030DSET ACTIVE WSON DSE 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 NPSamples\nTLV70031DSER ACTIVE WSON DSE 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 C4Samples\nTLV70031DSET ACTIVE WSON DSE 6250RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 C4Samples\nTLV70032DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SCHSamples\nTLV70032DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SCHSamples\nTLV70033DCKR ACTIVE SC70 DCK 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ODSSamples\nTLV70033DCKT ACTIVE SC70 DCK 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ODSSamples\nTLV70033DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU | SN Level-2-260C-1 YEAR -40 to 125 ODNSamples\nTLV70033DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU | SN Level-2-260C-1 YEAR -40 to 125 ODNSamples\nTLV70033DSER ACTIVE WSON DSE 63000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 NRSamples\nTLV70033DSET ACTIVE WSON DSE 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 NRSamples\nTLV70036DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SCGSamples\nTLV70036DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SCGSamples\nTLV70036DSER ACTIVE WSON DSE 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 UGSamples\nTLV70036DSET ACTIVE WSON DSE 6250RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 UGSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 31-Aug-2023\n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TLV700 :\n•Automotive : TLV700-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 14-Sep-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTLV70012DCKR SC70 DCK 53000 180.0 8.42.472.31.254.08.0 Q3\nTLV70012DCKR SC70 DCK 53000 178.0 9.02.42.51.24.08.0 Q3\nTLV70012DCKT SC70 DCK 5250 180.0 8.42.472.31.254.08.0 Q3\nTLV70012DCKT SC70 DCK 5250 178.0 9.02.42.51.24.08.0 Q3\nTLV70012DDCR SOT-23-\nTHINDDC 53000 180.0 8.43.13.051.14.08.0 Q3\nTLV70012DDCR SOT-23-\nTHINDDC 53000 179.0 8.43.23.21.44.08.0 Q3\nTLV70012DDCT SOT-23-\nTHINDDC 5250 180.0 8.43.13.051.14.08.0 Q3\nTLV70012DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nTLV70012DSER WSON DSE 63000 180.0 8.41.831.830.894.08.0 Q2\nTLV70012DSET WSON DSE 6250 180.0 8.41.831.830.894.08.0 Q2\nTLV70013DDCR SOT-23-\nTHINDDC 53000 180.0 8.43.13.051.14.08.0 Q3\nTLV70013DDCT SOT-23-\nTHINDDC 5250 180.0 8.43.13.051.14.08.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 14-Sep-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTLV70015DCKR SC70 DCK 53000 180.0 8.42.472.31.254.08.0 Q3\nTLV70015DCKR SC70 DCK 53000 178.0 9.02.42.51.24.08.0 Q3\nTLV70015DCKT SC70 DCK 5250 178.0 9.02.42.51.24.08.0 Q3\nTLV70015DCKT SC70 DCK 5250 180.0 8.42.472.31.254.08.0 Q3\nTLV70015DDCR SOT-23-\nTHINDDC 53000 180.0 8.43.23.21.44.08.0 Q3\nTLV70015DDCR SOT-23-\nTHINDDC 53000 180.0 8.43.13.051.14.08.0 Q3\nTLV70015DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nTLV70015DDCT SOT-23-\nTHINDDC 5250 180.0 8.43.13.051.14.08.0 Q3\nTLV70015DSER WSON DSE 63000 180.0 8.41.831.830.894.08.0 Q2\nTLV70015DSET WSON DSE 6250 180.0 8.41.831.830.894.08.0 Q2\nTLV70018DCKR SC70 DCK 53000 178.0 9.02.42.51.24.08.0 Q3\nTLV70018DCKR SC70 DCK 53000 180.0 8.42.472.31.254.08.0 Q3\nTLV70018DCKR SC70 DCK 53000 179.0 8.42.22.51.24.08.0 Q3\nTLV70018DCKT SC70 DCK 5250 180.0 8.42.472.31.254.08.0 Q3\nTLV70018DCKT SC70 DCK 5250 178.0 9.02.42.51.24.08.0 Q3\nTLV70018DCKT SC70 DCK 5250 179.0 8.42.22.51.24.08.0 Q3\nTLV70018DDCR SOT-23-\nTHINDDC 53000 180.0 8.43.13.051.14.08.0 Q3\nTLV70018DDCT SOT-23-\nTHINDDC 5250 180.0 8.43.13.051.14.08.0 Q3\nTLV70018DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nTLV70018DSER WSON DSE 63000 180.0 8.41.831.830.894.08.0 Q2\nTLV70018DSER WSON DSE 63000 179.0 8.41.81.81.04.08.0 Q2\nTLV70018DSET WSON DSE 6250 180.0 8.41.831.830.894.08.0 Q2\nTLV70019DDCR SOT-23-\nTHINDDC 53000 179.0 8.43.23.21.44.08.0 Q3\nTLV70019DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nTLV70022DDCR SOT-23-\nTHINDDC 53000 179.0 8.43.23.21.44.08.0 Q3\nTLV70022DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nTLV70025DCKR SC70 DCK 53000 178.0 9.02.42.51.24.08.0 Q3\nTLV70025DCKR SC70 DCK 53000 179.0 8.42.22.51.24.08.0 Q3\nTLV70025DCKT SC70 DCK 5250 178.0 9.02.42.51.24.08.0 Q3\nTLV70025DCKT SC70 DCK 5250 179.0 8.42.22.51.24.08.0 Q3\nTLV70025DDCR SOT-23-\nTHINDDC 53000 180.0 8.43.13.051.14.08.0 Q3\nTLV70025DDCR SOT-23-\nTHINDDC 53000 180.0 8.43.23.21.44.08.0 Q3\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 14-Sep-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTLV70025DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nTLV70025DDCT SOT-23-\nTHINDDC 5250 180.0 8.43.13.051.14.08.0 Q3\nTLV70025DSER WSON DSE 63000 179.0 8.41.81.81.04.08.0 Q2\nTLV70025DSER WSON DSE 63000 180.0 8.41.831.830.894.08.0 Q2\nTLV70025DSET WSON DSE 6250 179.0 8.41.81.81.04.08.0 Q2\nTLV70025DSET WSON DSE 6250 180.0 8.41.831.830.894.08.0 Q2\nTLV70028DCKR SC70 DCK 53000 180.0 8.42.472.31.254.08.0 Q3\nTLV70028DCKR SC70 DCK 53000 178.0 9.02.42.51.24.08.0 Q3\nTLV70028DCKT SC70 DCK 5250 178.0 9.02.42.51.24.08.0 Q3\nTLV70028DCKT SC70 DCK 5250 180.0 8.42.472.31.254.08.0 Q3\nTLV70028DDCR SOT-23-\nTHINDDC 53000 180.0 8.43.23.21.44.08.0 Q3\nTLV70028DDCT SOT-23-\nTHINDDC 5250 180.0 8.43.13.051.14.08.0 Q3\nTLV70028DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nTLV70028DSER WSON DSE 63000 178.0 8.41.71.70.954.08.0 Q2\nTLV70028DSER WSON DSE 63000 180.0 8.41.831.830.894.08.0 Q2\nTLV70028DSET WSON DSE 6250 178.0 8.41.71.70.954.08.0 Q2\nTLV70028DSET WSON DSE 6250 180.0 8.41.831.830.894.08.0 Q2\nTLV70029DSER WSON DSE 63000 180.0 8.41.831.830.894.08.0 Q2\nTLV70029DSET WSON DSE 6250 180.0 8.41.831.830.894.08.0 Q2\nTLV70030DCKR SC70 DCK 53000 179.0 8.42.22.51.24.08.0 Q3\nTLV70030DCKR SC70 DCK 53000 178.0 9.02.42.51.24.08.0 Q3\nTLV70030DCKR SC70 DCK 53000 180.0 8.42.472.31.254.08.0 Q3\nTLV70030DCKT SC70 DCK 5250 180.0 8.42.472.31.254.08.0 Q3\nTLV70030DCKT SC70 DCK 5250 179.0 8.42.22.51.24.08.0 Q3\nTLV70030DCKT SC70 DCK 5250 178.0 9.02.42.51.24.08.0 Q3\nTLV70030DDCR SOT-23-\nTHINDDC 53000 180.0 8.43.23.21.44.08.0 Q3\nTLV70030DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nTLV70030DDCT SOT-23-\nTHINDDC 5250 180.0 8.43.13.051.14.08.0 Q3\nTLV70030DSER WSON DSE 63000 180.0 8.41.831.830.894.08.0 Q2\nTLV70030DSET WSON DSE 6250 180.0 8.41.831.830.894.08.0 Q2\nTLV70031DSER WSON DSE 63000 180.0 8.41.831.830.894.08.0 Q2\nTLV70031DSET WSON DSE 6250 180.0 8.41.831.830.894.08.0 Q2\nTLV70032DDCR SOT-23-\nTHINDDC 53000 180.0 8.43.13.051.14.08.0 Q3\nTLV70032DDCT SOT-23-\nTHINDDC 5250 180.0 8.43.13.051.14.08.0 Q3\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 14-Sep-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTLV70033DCKR SC70 DCK 53000 178.0 9.02.42.51.24.08.0 Q3\nTLV70033DCKR SC70 DCK 53000 180.0 8.42.472.31.254.08.0 Q3\nTLV70033DCKT SC70 DCK 5250 180.0 8.42.472.31.254.08.0 Q3\nTLV70033DCKT SC70 DCK 5250 178.0 9.02.42.51.24.08.0 Q3\nTLV70033DDCR SOT-23-\nTHINDDC 53000 180.0 8.43.23.21.44.08.0 Q3\nTLV70033DDCT SOT-23-\nTHINDDC 5250 180.0 8.43.23.21.44.08.0 Q3\nTLV70033DSER WSON DSE 63000 178.0 8.41.71.70.954.08.0 Q2\nTLV70033DSER WSON DSE 63000 180.0 8.41.831.830.894.08.0 Q2\nTLV70033DSET WSON DSE 6250 180.0 8.41.831.830.894.08.0 Q2\nTLV70033DSET WSON DSE 6250 178.0 8.41.71.70.954.08.0 Q2\nTLV70036DDCR SOT-23-\nTHINDDC 53000 180.0 8.43.13.051.14.08.0 Q3\nTLV70036DDCT SOT-23-\nTHINDDC 5250 180.0 8.43.13.051.14.08.0 Q3\nTLV70036DSER WSON DSE 63000 180.0 8.41.831.830.894.08.0 Q2\nTLV70036DSET WSON DSE 6250 180.0 8.41.831.830.894.08.0 Q2\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 14-Sep-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTLV70012DCKR SC70 DCK 53000 183.0 183.0 20.0\nTLV70012DCKR SC70 DCK 53000 180.0 180.0 18.0\nTLV70012DCKT SC70 DCK 5250 183.0 183.0 20.0\nTLV70012DCKT SC70 DCK 5250 180.0 180.0 18.0\nTLV70012DDCR SOT-23-THIN DDC 53000 406.0 348.0 63.0\nTLV70012DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTLV70012DDCT SOT-23-THIN DDC 5250 202.0 201.0 28.0\nTLV70012DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTLV70012DSER WSON DSE 63000 183.0 183.0 20.0\nTLV70012DSET WSON DSE 6250 183.0 183.0 20.0\nTLV70013DDCR SOT-23-THIN DDC 53000 202.0 201.0 28.0\nTLV70013DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTLV70015DCKR SC70 DCK 53000 183.0 183.0 20.0\nTLV70015DCKR SC70 DCK 53000 180.0 180.0 18.0\nTLV70015DCKT SC70 DCK 5250 180.0 180.0 18.0\nTLV70015DCKT SC70 DCK 5250 183.0 183.0 20.0\nTLV70015DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTLV70015DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nPack Materials-Page 5\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 14-Sep-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTLV70015DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTLV70015DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTLV70015DSER WSON DSE 63000 183.0 183.0 20.0\nTLV70015DSET WSON DSE 6250 183.0 183.0 20.0\nTLV70018DCKR SC70 DCK 53000 180.0 180.0 18.0\nTLV70018DCKR SC70 DCK 53000 183.0 183.0 20.0\nTLV70018DCKR SC70 DCK 53000 200.0 183.0 25.0\nTLV70018DCKT SC70 DCK 5250 183.0 183.0 20.0\nTLV70018DCKT SC70 DCK 5250 180.0 180.0 18.0\nTLV70018DCKT SC70 DCK 5250 203.0 203.0 35.0\nTLV70018DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTLV70018DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTLV70018DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTLV70018DSER WSON DSE 63000 183.0 183.0 20.0\nTLV70018DSER WSON DSE 63000 200.0 183.0 25.0\nTLV70018DSET WSON DSE 6250 183.0 183.0 20.0\nTLV70019DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTLV70019DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTLV70022DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTLV70022DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTLV70025DCKR SC70 DCK 53000 180.0 180.0 18.0\nTLV70025DCKR SC70 DCK 53000 200.0 183.0 25.0\nTLV70025DCKT SC70 DCK 5250 180.0 180.0 18.0\nTLV70025DCKT SC70 DCK 5250 203.0 203.0 35.0\nTLV70025DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTLV70025DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTLV70025DDCT SOT-23-THIN DDC 5250 195.0 200.0 45.0\nTLV70025DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTLV70025DSER WSON DSE 63000 203.0 203.0 35.0\nTLV70025DSER WSON DSE 63000 183.0 183.0 20.0\nTLV70025DSET WSON DSE 6250 203.0 203.0 35.0\nTLV70025DSET WSON DSE 6250 183.0 183.0 20.0\nTLV70028DCKR SC70 DCK 53000 183.0 183.0 20.0\nTLV70028DCKR SC70 DCK 53000 180.0 180.0 18.0\nTLV70028DCKT SC70 DCK 5250 180.0 180.0 18.0\nTLV70028DCKT SC70 DCK 5250 183.0 183.0 20.0\nTLV70028DDCR SOT-23-THIN DDC 53000 210.0 185.0 35.0\nTLV70028DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTLV70028DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTLV70028DSER WSON DSE 63000 205.0 200.0 33.0\nTLV70028DSER WSON DSE 63000 183.0 183.0 20.0\nTLV70028DSET WSON DSE 6250 205.0 200.0 33.0\nTLV70028DSET WSON DSE 6250 183.0 183.0 20.0\nPack Materials-Page 6\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 14-Sep-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTLV70029DSER WSON DSE 63000 183.0 183.0 20.0\nTLV70029DSET WSON DSE 6250 183.0 183.0 20.0\nTLV70030DCKR SC70 DCK 53000 200.0 183.0 25.0\nTLV70030DCKR SC70 DCK 53000 180.0 180.0 18.0\nTLV70030DCKR SC70 DCK 53000 183.0 183.0 20.0\nTLV70030DCKT SC70 DCK 5250 183.0 183.0 20.0\nTLV70030DCKT SC70 DCK 5250 203.0 203.0 35.0\nTLV70030DCKT SC70 DCK 5250 180.0 180.0 18.0\nTLV70030DDCR SOT-23-THIN DDC 53000 210.0 185.0 35.0\nTLV70030DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTLV70030DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTLV70030DSER WSON DSE 63000 183.0 183.0 20.0\nTLV70030DSET WSON DSE 6250 183.0 183.0 20.0\nTLV70031DSER WSON DSE 63000 183.0 183.0 20.0\nTLV70031DSET WSON DSE 6250 183.0 183.0 20.0\nTLV70032DDCR SOT-23-THIN DDC 53000 202.0 201.0 28.0\nTLV70032DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTLV70033DCKR SC70 DCK 53000 180.0 180.0 18.0\nTLV70033DCKR SC70 DCK 53000 183.0 183.0 20.0\nTLV70033DCKT SC70 DCK 5250 183.0 183.0 20.0\nTLV70033DCKT SC70 DCK 5250 180.0 180.0 18.0\nTLV70033DDCR SOT-23-THIN DDC 53000 210.0 185.0 35.0\nTLV70033DDCT SOT-23-THIN DDC 5250 210.0 185.0 35.0\nTLV70033DSER WSON DSE 63000 205.0 200.0 33.0\nTLV70033DSER WSON DSE 63000 183.0 183.0 20.0\nTLV70033DSET WSON DSE 6250 183.0 183.0 20.0\nTLV70033DSET WSON DSE 6250 205.0 200.0 33.0\nTLV70036DDCR SOT-23-THIN DDC 53000 202.0 201.0 28.0\nTLV70036DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTLV70036DSER WSON DSE 63000 183.0 183.0 20.0\nTLV70036DSET WSON DSE 6250 183.0 183.0 20.0\nPack Materials-Page 7\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.152.41.8\n2X 0.65\n1.31.1 MAX\n0.10.0 TYP5X 0.330.23\n0.460.26 TYP8\n0 TYP1.3A\n2.151.85B1.41.1\n(0.9)(0.15)\n(0.1)SOT - 1.1 max height DCK0005A\nSMALL OUTLINE TRANSISTOR\n4214834/C   03/2023\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-203.4. Support pin may differ or may not be present.0.1 C A B1\n345\n2INDEX AREAPIN 1\nNOTE 4\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  5.600\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (0.95)\n5X (0.4)\n(2.2)(1.3)\n2X (0.65)\n(R0.05) TYP\n4214834/C   03/2023SOT - 1.1 max height DCK0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:18XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.2)(1.3)\n2X(0.65)5X (0.95)\n5X (0.4)\n(R0.05) TYPSOT - 1.1 max height DCK0005A\nSMALL OUTLINE TRANSISTOR\n4214834/C   03/2023\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 7. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 THICK STENCIL\nSCALE:18XSYMMPKG\n1\n3 45\n2\nwww.ti.comPACKAGE OUTLINE\nC0.20\n0.12 TYP0.25\nGAGE PLANE3.052.551.10.7\n0.10.0 TYP\n5X 0.50.3\n0.2 C A B\n0.60.3 TYP1.9\n0-8 TYP0.95A\n3.052.75B1.751.45\n(0.2)(0.15)SOT-23 - 1.1 max height DDC0005A\nSMALL OUTLINE TRANSISTOR\n4220752/A   03/2023SEATING PLANE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Reference JEDEC MO-193.4. Support pin may differ or may not be present.3\n4\n0.2 C A B1 5INDEX AREAPIN 1\nNOTE 4\n20.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.7)4X (0.95)\n(R0.05) TYP\n4220752/A   03/2023SOT-23 - 1.1 max height DDC0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPLOSED METAL SHOWN\nSCALE:15XSYMM\n1\n345\n2\nSOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDERMASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.7)4X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.1 max height DDC0005A\nSMALL OUTLINE TRANSISTOR\n4220752/A   03/2023\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 7. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 THICK STENCIL\nSCALE:15XSYMMSYMM\n1\n345\n2\n\nwww.ti.comPACKAGE OUTLINE\nC\n0.05\n0.005X 0.60.4(0.2) TYP0.8 MAX\n6X 0.30.2\n0.70.52X 1\n4X 0.5B1.551.45 A\n1.551.45WSON - 0.8 mm max height DSE0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4220552/A   04/2021PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n0.1 C A B\n0.05 CPIN 1 ID\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.SCALE  6.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n(0.8)\n4X 0.5\n(1.6)\n0.05 MIN\nALL AROUND0.05 MAXALL AROUND6X (0.25)\n(R0.05) TYP5X (0.7)WSON - 0.8 mm max height DSE0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4220552/A   04/2021PKG\n1\n346\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:40X\nNOTES: (continued) 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nPADS 1-3\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSPADS 4-6\nNON SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(0.8) 5X (0.7)\n4X (0.5)\n(1.6)6X (0.25)\n(R0.05) TYPWSON - 0.8 mm max height DSE0006A\nPLASTIC SMALL OUTLINE - NO LEAD\nNOTES: (continued)\n 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:40XPKG\n1\n346\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TLV70025DCKR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 2.0V to 5.5V
  - Output Voltage (VOUT): 1.2V to 4.8V (fixed output)
  
- **Current Ratings:**
  - Maximum Output Current (IOUT): 200 mA
  - Ground Pin Current (IGND): 31 µA (typical at IOUT = 0 mA)

- **Power Consumption:**
  - Quiescent Current (IQ): 31 µA (typical)
  - Shutdown Current: 1 µA (typical)

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to +125°C

- **Package Type:**
  - SC70 (DCK), SOT-23-THIN (DDC), WSON (DSE)

- **Special Features:**
  - Very low dropout voltage: 43 mV at IOUT = 50 mA, 85 mV at IOUT = 100 mA, 175 mV at IOUT = 200 mA
  - 2% output voltage accuracy
  - High Power Supply Rejection Ratio (PSRR): 68 dB at 1 kHz
  - Thermal shutdown and overcurrent protection
  - Stable with an effective capacitance of only 0.1 µF

- **Moisture Sensitive Level (MSL):**
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The TLV70025DCKR is a low-dropout (LDO) linear voltage regulator designed for portable devices. It features low quiescent current and excellent line and load transient performance, making it suitable for power-sensitive applications. The device provides a regulated output voltage with high accuracy and low output noise, which is critical for battery-operated handheld equipment.

#### Typical Applications:
- **Wireless Handsets:** Provides stable voltage for RF circuits.
- **Smartphones and PDAs:** Ensures reliable power supply for various components.
- **ZigBee and Bluetooth Devices:** Powers low-energy communication modules.
- **Li-Ion Operated Handheld Products:** Regulates voltage for battery management systems.
- **WLAN and Other PC Add-on Cards:** Supplies power to network interfaces.

The TLV700 series is particularly well-suited for applications where space is limited and efficiency is paramount, such as in mobile devices and IoT applications.