module TopModule (
  input clk,
  input reset,
  input ena,
  output reg pm,
  output reg [7:0] hh,
  output reg [7:0] mm,
  output reg [7:0] ss
);

  // Module body - Placeholder for logic.  Leave empty or add minimal initialization.
  initial begin
    pm = 0;
    hh = 0;
    mm = 0;
    ss = 0;
  end

endmodule