<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/k60/cpu.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_ae4c51b0ca8ff8591027142ad2bf0d4e.html">k60</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cpu.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="k60_2cpu_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015 Eistec AB</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser General</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Public License v2.1. See the file LICENSE in the top level directory for more</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;cpu.h&quot;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;board.h&quot;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="init_8h.html">periph/init.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="system___m_k60_d10_8h.html#aa3cd3e43291e81e795d642b79b6088e6">   25</a></span>&#160;uint32_t <a class="code" href="k60_2cpu_8c.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a>;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="system___m_k60_d10_8h.html#ab9a7faaf3f56b9a19e19d38053357d7b">   27</a></span>&#160;uint32_t <a class="code" href="k60_2cpu_8c.html#ab9a7faaf3f56b9a19e19d38053357d7b">SystemSysClock</a> = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a>;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="system___m_k60_d10_8h.html#a1cae06db4e857f7822c1b820d71809ab">   29</a></span>&#160;uint32_t <a class="code" href="k60_2cpu_8c.html#a1cae06db4e857f7822c1b820d71809ab">SystemBusClock</a> = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a>;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="system___m_k60_d10_8h.html#a952e82b1cf3f9f9c65c31e92b1efb4a4">   31</a></span>&#160;uint32_t <a class="code" href="k60_2cpu_8c.html#a952e82b1cf3f9f9c65c31e92b1efb4a4">SystemFlexBusClock</a> = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a>;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="system___m_k60_d10_8h.html#a5fd69a3eeb4967a9cab470f0ac49703a">   33</a></span>&#160;uint32_t <a class="code" href="k60_2cpu_8c.html#a5fd69a3eeb4967a9cab470f0ac49703a">SystemFlashClock</a> = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a>;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="k60_2cpu_8c.html#aa9fc14a75f0e3a1f5daaa1c62625dfd3">   35</a></span>&#160;uint32_t <a class="code" href="k60_2cpu_8c.html#aa9fc14a75f0e3a1f5daaa1c62625dfd3">PIT_ticks_per_usec</a> = (<a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a> / 1000000ul);</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> check_running_cpu_revision(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group__cpu__cortexm__common.html#ga560ad8614ae03841a10b489f4370bc51">   46</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cpu__cortexm__common.html#ga560ad8614ae03841a10b489f4370bc51">cpu_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="comment">/* initialize the Cortex-M core */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <a class="code" href="group__cpu__cortexm__common.html#ga618ef3d6a7eede1d913eff0873ff9012">cortexm_init</a>();</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="comment">/* Check that we are running on the CPU that this code was built for */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    check_running_cpu_revision();</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="comment">/* trigger static peripheral initialization */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <a class="code" href="group__drivers__periph__init.html#ga2cd4bdd061501508fe71aa672f690e81">periph_init</a>();</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;}</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> check_running_cpu_revision(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="comment">/* Check that the running CPU revision matches the compiled revision */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CPUID != K60_EXPECTED_CPUID) {</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        uint32_t CPUID = <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CPUID; <span class="comment">/* This is only to ease debugging, type</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">                   * &quot;print /x CPUID&quot; in gdb */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        uint32_t SILICON_REVISION = (<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CPUID &amp; <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</a>) + 1;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        (void)CPUID; <span class="comment">/* prevents compiler warnings about an unused variable. */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        (void)SILICON_REVISION;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <span class="comment">/* Running on the wrong CPU, the clock initialization is different</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">         * between silicon revision 1.x and 2.x (LSB of CPUID) */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <span class="comment">/* If you unexpectedly end up on this line when debugging:</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">         * Rebuild the code using the correct value for K60_CPU_REV */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        __asm__ <span class="keyword">volatile</span> (<span class="stringliteral">&quot;bkpt #99\n&quot;</span>);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <span class="keywordflow">while</span> (1);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    }</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="k60_2cpu_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">   76</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="k60_2cpu_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;{</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="comment">/* Variable to store output clock frequency of the MCG module */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    uint32_t MCGOUT_clock;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C1 &amp; <a class="code" href="group___m_c_g___register___masks.html#gae9a1db29d56ef219e4df3dc9d945b08e">MCG_C1_CLKS_MASK</a>) == 0x0u) {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="comment">/* Output of FLL or PLL is selected */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C6 &amp; <a class="code" href="group___m_c_g___register___masks.html#ga66a1dfdde86a9c165d7bdec17c77578f">MCG_C6_PLLS_MASK</a>) == 0x0u) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            <span class="comment">/* FLL is selected */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;            <span class="keywordflow">if</span> ((<a class="code" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C1 &amp; <a class="code" href="group___m_c_g___register___masks.html#gadc14970d17e8ee736a16805a412a87fe">MCG_C1_IREFS_MASK</a>) == 0x0u) {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                <span class="comment">/* External reference clock is selected */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#if K60_CPU_REV == 1</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                <span class="comment">/* rev.1 silicon */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                <span class="keywordflow">if</span> ((<a class="code" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SOPT2 &amp; <a class="code" href="group___s_i_m___register___masks.html#ga1a507117aa745c2fd8a1e2dff69f5455">SIM_SOPT2_MCGCLKSEL_MASK</a>) == 0x0u) {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                    <span class="comment">/* System oscillator drives MCG clock */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                    MCGOUT_clock = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#acf80ae1c70da6f1932185345fb089ce2">CPU_XTAL_CLK_HZ</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                }</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                <span class="keywordflow">else</span> {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                    <span class="comment">/* RTC 32 kHz oscillator drives MCG clock */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                    MCGOUT_clock = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#ab701f4ea593c322e0f7a3ee5f0572834">CPU_XTAL32k_CLK_HZ</a>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                }</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* K60_CPU_REV */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                <span class="comment">/* rev.2 silicon */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                <span class="keywordflow">if</span> ((<a class="code" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C7 &amp; <a class="code" href="group___m_c_g___register___masks.html#ga8f29d6e2e3ddd8725de2ea86d8f0548f">MCG_C7_OSCSEL_MASK</a>) == 0x0u) {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                    <span class="comment">/* System oscillator drives MCG clock */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                    MCGOUT_clock = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#acf80ae1c70da6f1932185345fb089ce2">CPU_XTAL_CLK_HZ</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                }</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                <span class="keywordflow">else</span> {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                    <span class="comment">/* RTC 32 kHz oscillator drives MCG clock */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                    MCGOUT_clock = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#ab701f4ea593c322e0f7a3ee5f0572834">CPU_XTAL32k_CLK_HZ</a>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                }</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* K60_CPU_REV */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                uint8_t divider = (uint8_t)(1u &lt;&lt; ((<a class="code" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C1 &amp; <a class="code" href="group___m_c_g___register___masks.html#gac7762b84f41121882f4d1fbcaa839aeb">MCG_C1_FRDIV_MASK</a>) &gt;&gt; <a class="code" href="group___m_c_g___register___masks.html#gaee124d0ce81f6e815dbbcac62440708b">MCG_C1_FRDIV_SHIFT</a>));</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                <span class="comment">/* Calculate the divided FLL reference clock */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                MCGOUT_clock /= divider;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                <span class="keywordflow">if</span> ((<a class="code" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C2 &amp; <a class="code" href="group___m_c_g___register___masks.html#ga5436f4e93034d8536c23eabcac1b1a43">MCG_C2_RANGE0_MASK</a>) != 0x0u) {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                    <span class="comment">/* If high range is enabled, additional 32 divider is active */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                    MCGOUT_clock /= 32u;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                }</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;            }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            <span class="keywordflow">else</span> {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                <span class="comment">/* The slow internal reference clock is selected */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                MCGOUT_clock = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#a925e4835a9fdb52f03bd354d62d6ba0a">CPU_INT_SLOW_CLK_HZ</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            }</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            <span class="comment">/* Select correct multiplier to calculate the MCG output clock  */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            <span class="keywordflow">switch</span> (<a class="code" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C4 &amp; (<a class="code" href="group___m_c_g___register___masks.html#ga5d16ac35cf87b3cdeeefca1c16a0eda0">MCG_C4_DMX32_MASK</a> | <a class="code" href="group___m_c_g___register___masks.html#ga7f6629e8d17efb2cec3d2f63d09ede5a">MCG_C4_DRST_DRS_MASK</a>)) {</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                <span class="keywordflow">case</span> (0x0u):</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                    MCGOUT_clock *= 640u;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                <span class="keywordflow">case</span> (<a class="code" href="group___m_c_g___register___masks.html#gaf074d694a596e6e92614fd435c9ccb35">MCG_C4_DRST_DRS</a>(0b01)): <span class="comment">/* 0x20u */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                    MCGOUT_clock *= 1280u;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                <span class="keywordflow">case</span> (<a class="code" href="group___m_c_g___register___masks.html#gaf074d694a596e6e92614fd435c9ccb35">MCG_C4_DRST_DRS</a>(0b10)): <span class="comment">/* 0x40u */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                    MCGOUT_clock *= 1920u;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                <span class="keywordflow">case</span> (<a class="code" href="group___m_c_g___register___masks.html#gaf074d694a596e6e92614fd435c9ccb35">MCG_C4_DRST_DRS</a>(0b11)): <span class="comment">/* 0x60u */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                    MCGOUT_clock *= 2560u;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                <span class="keywordflow">case</span> (<a class="code" href="group___m_c_g___register___masks.html#ga5d16ac35cf87b3cdeeefca1c16a0eda0">MCG_C4_DMX32_MASK</a>): <span class="comment">/* 0x80u */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                    MCGOUT_clock *= 732u;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                <span class="keywordflow">case</span> (<a class="code" href="group___m_c_g___register___masks.html#ga5d16ac35cf87b3cdeeefca1c16a0eda0">MCG_C4_DMX32_MASK</a> | <a class="code" href="group___m_c_g___register___masks.html#gaf074d694a596e6e92614fd435c9ccb35">MCG_C4_DRST_DRS</a>(0b01)): <span class="comment">/* 0xA0u */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                    MCGOUT_clock *= 1464u;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                <span class="keywordflow">case</span> (<a class="code" href="group___m_c_g___register___masks.html#ga5d16ac35cf87b3cdeeefca1c16a0eda0">MCG_C4_DMX32_MASK</a> | <a class="code" href="group___m_c_g___register___masks.html#gaf074d694a596e6e92614fd435c9ccb35">MCG_C4_DRST_DRS</a>(0b10)): <span class="comment">/* 0xC0u */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                    MCGOUT_clock *= 2197u;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                <span class="keywordflow">case</span> (<a class="code" href="group___m_c_g___register___masks.html#ga5d16ac35cf87b3cdeeefca1c16a0eda0">MCG_C4_DMX32_MASK</a> | <a class="code" href="group___m_c_g___register___masks.html#gaf074d694a596e6e92614fd435c9ccb35">MCG_C4_DRST_DRS</a>(0b11)): <span class="comment">/* 0xE0u */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                    MCGOUT_clock *= 2929u;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                <span class="keywordflow">default</span>:</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;            }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            <span class="comment">/* PLL is selected */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            <span class="comment">/* Calculate the PLL reference clock */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            uint8_t divider = (1u + (<a class="code" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C5 &amp; <a class="code" href="group___m_c_g___register___masks.html#ga28ab0b9007f9941707395660db088172">MCG_C5_PRDIV0_MASK</a>));</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;            MCGOUT_clock = (uint32_t)(<a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#acf80ae1c70da6f1932185345fb089ce2">CPU_XTAL_CLK_HZ</a> / divider);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            <span class="comment">/* Calculate the MCG output clock */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            divider = ((<a class="code" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C6 &amp; <a class="code" href="group___m_c_g___register___masks.html#gacf93ac207865bd372d9148f10dce7267">MCG_C6_VDIV0_MASK</a>) + 24u);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            MCGOUT_clock *= divider;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        }</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C1 &amp; <a class="code" href="group___m_c_g___register___masks.html#gae9a1db29d56ef219e4df3dc9d945b08e">MCG_C1_CLKS_MASK</a>) == <a class="code" href="group___m_c_g___register___masks.html#gaffe61ac58c90dfaebbd4748c0dea558c">MCG_C1_CLKS</a>(0b01)) {   <span class="comment">/* 0x40u */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <span class="comment">/* Internal reference clock is selected */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C2 &amp; <a class="code" href="group___m_c_g___register___masks.html#gaef3ef9fc35df3b7d404dd2b7279051cb">MCG_C2_IRCS_MASK</a>) == 0x0u) {</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            <span class="comment">/* Slow internal reference clock selected */</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            MCGOUT_clock = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#a925e4835a9fdb52f03bd354d62d6ba0a">CPU_INT_SLOW_CLK_HZ</a>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        }</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            <span class="comment">/* Fast internal reference clock selected */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#if K60_CPU_REV == 1</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            <span class="comment">/* rev.1 silicon */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;            MCGOUT_clock = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#a741ad9275688de8051f4bebd98a682bc">CPU_INT_FAST_CLK_HZ</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* K60_CPU_REV */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            <span class="comment">/* rev.2 silicon */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            MCGOUT_clock = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#a741ad9275688de8051f4bebd98a682bc">CPU_INT_FAST_CLK_HZ</a> /</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                           (1 &lt;&lt; ((<a class="code" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;SC &amp; <a class="code" href="group___m_c_g___register___masks.html#ga9b5d58f2f0a68eabe93f088dc2f81d2b">MCG_SC_FCRDIV_MASK</a>) &gt;&gt; <a class="code" href="group___m_c_g___register___masks.html#gacc99cc05a01e5807395bfe11518b26e3">MCG_SC_FCRDIV_SHIFT</a>));</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* K60_CPU_REV */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        }</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    }</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C1 &amp; <a class="code" href="group___m_c_g___register___masks.html#gae9a1db29d56ef219e4df3dc9d945b08e">MCG_C1_CLKS_MASK</a>) == <a class="code" href="group___m_c_g___register___masks.html#gaffe61ac58c90dfaebbd4748c0dea558c">MCG_C1_CLKS</a>(0b10)) {   <span class="comment">/* 0x80u */</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <span class="comment">/* External reference clock is selected */</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#if K60_CPU_REV == 1</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="comment">/* rev.1 silicon */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SOPT2 &amp; <a class="code" href="group___s_i_m___register___masks.html#ga1a507117aa745c2fd8a1e2dff69f5455">SIM_SOPT2_MCGCLKSEL_MASK</a>) == 0x0u) {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            <span class="comment">/* System oscillator drives MCG clock */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;            MCGOUT_clock = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#acf80ae1c70da6f1932185345fb089ce2">CPU_XTAL_CLK_HZ</a>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        }</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            <span class="comment">/* RTC 32 kHz oscillator drives MCG clock */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            MCGOUT_clock = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#ab701f4ea593c322e0f7a3ee5f0572834">CPU_XTAL32k_CLK_HZ</a>;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        }</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* K60_CPU_REV */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <span class="comment">/* rev.2 silicon */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C7 &amp; <a class="code" href="group___m_c_g___register___masks.html#ga8f29d6e2e3ddd8725de2ea86d8f0548f">MCG_C7_OSCSEL_MASK</a>) == 0x0u) {</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;            <span class="comment">/* System oscillator drives MCG clock */</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            MCGOUT_clock = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#acf80ae1c70da6f1932185345fb089ce2">CPU_XTAL_CLK_HZ</a>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        }</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            <span class="comment">/* RTC 32 kHz oscillator drives MCG clock */</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;            MCGOUT_clock = <a class="code" href="boards_2mulle_2include_2periph__conf_8h.html#ab701f4ea593c322e0f7a3ee5f0572834">CPU_XTAL32k_CLK_HZ</a>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        }</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* K60_CPU_REV */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <span class="comment">/* Reserved value */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    }</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="comment">/* Core clock and system clock use the same divider setting */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="k60_2cpu_8c.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="k60_2cpu_8c.html#ab9a7faaf3f56b9a19e19d38053357d7b">SystemSysClock</a> = (MCGOUT_clock / (1u + ((<a class="code" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;CLKDIV1 &amp; <a class="code" href="group___s_i_m___register___masks.html#ga1bd42e75000e91999a7d8c2f94a9b606">SIM_CLKDIV1_OUTDIV1_MASK</a>)</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                        &gt;&gt; <a class="code" href="group___s_i_m___register___masks.html#ga2d45b701595bf4f2bc6a451508f94c25">SIM_CLKDIV1_OUTDIV1_SHIFT</a>)));</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <a class="code" href="k60_2cpu_8c.html#a1cae06db4e857f7822c1b820d71809ab">SystemBusClock</a> = (MCGOUT_clock / (1u + ((<a class="code" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;CLKDIV1 &amp; <a class="code" href="group___s_i_m___register___masks.html#gad2d7b5c991f6db7ab2a3e6bc4d9c6aae">SIM_CLKDIV1_OUTDIV2_MASK</a>) &gt;&gt;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                            <a class="code" href="group___s_i_m___register___masks.html#ga6d6fd31143c3871c916062966b6fbc3b">SIM_CLKDIV1_OUTDIV2_SHIFT</a>)));</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="k60_2cpu_8c.html#a952e82b1cf3f9f9c65c31e92b1efb4a4">SystemFlexBusClock</a> = (MCGOUT_clock / (1u + ((<a class="code" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;CLKDIV1 &amp; <a class="code" href="group___s_i_m___register___masks.html#ga0a017e7ea9a2d31e9b23aa2cab06c19d">SIM_CLKDIV1_OUTDIV3_MASK</a>) &gt;&gt;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                          <a class="code" href="group___s_i_m___register___masks.html#gab5533e40e65e365a9bb32edf707ac9f0">SIM_CLKDIV1_OUTDIV3_SHIFT</a>)));</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="k60_2cpu_8c.html#a5fd69a3eeb4967a9cab470f0ac49703a">SystemFlashClock</a> = (MCGOUT_clock / (1u + ((<a class="code" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;CLKDIV1 &amp; <a class="code" href="group___s_i_m___register___masks.html#gaa2a972171bb5a662e1b4993b042f7180">SIM_CLKDIV1_OUTDIV4_MASK</a>) &gt;&gt;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                        <a class="code" href="group___s_i_m___register___masks.html#ga053a7a1ffc9f3b6834679c63ca0ebe29">SIM_CLKDIV1_OUTDIV4_SHIFT</a>)));</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="comment">/* Module helper variables */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="k60_2cpu_8c.html#a1cae06db4e857f7822c1b820d71809ab">SystemBusClock</a> &gt;= 1000000) {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="comment">/* PIT module clock_delay_usec scale factor */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <a class="code" href="k60_2cpu_8c.html#aa9fc14a75f0e3a1f5daaa1c62625dfd3">PIT_ticks_per_usec</a> = (<a class="code" href="k60_2cpu_8c.html#a1cae06db4e857f7822c1b820d71809ab">SystemBusClock</a> + 500000) / 1000000; <span class="comment">/* Rounded to nearest integer */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    }</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        <span class="comment">/* less than 1 MHz clock frequency on the PIT module, round up. */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        <a class="code" href="k60_2cpu_8c.html#aa9fc14a75f0e3a1f5daaa1c62625dfd3">PIT_ticks_per_usec</a> = 1;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="ttc" id="group___s_i_m___register___masks_html_gaa2a972171bb5a662e1b4993b042f7180"><div class="ttname"><a href="group___s_i_m___register___masks.html#gaa2a972171bb5a662e1b4993b042f7180">SIM_CLKDIV1_OUTDIV4_MASK</a></div><div class="ttdeci">#define SIM_CLKDIV1_OUTDIV4_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11968">MK60D10.h:11968</a></div></div>
<div class="ttc" id="init_8h_html"><div class="ttname"><a href="init_8h.html">init.h</a></div><div class="ttdoc">Common peripheral driver initialization interface. </div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_gae9a1db29d56ef219e4df3dc9d945b08e"><div class="ttname"><a href="group___m_c_g___register___masks.html#gae9a1db29d56ef219e4df3dc9d945b08e">MCG_C1_CLKS_MASK</a></div><div class="ttdeci">#define MCG_C1_CLKS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08696">MK60D10.h:8696</a></div></div>
<div class="ttc" id="k60_2cpu_8c_html_aa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="k60_2cpu_8c.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdoc">Current core clock frequency. </div><div class="ttdef"><b>Definition:</b> <a href="k60_2cpu_8c_source.html#l00025">cpu.c:25</a></div></div>
<div class="ttc" id="k60_2cpu_8c_html_ab9a7faaf3f56b9a19e19d38053357d7b"><div class="ttname"><a href="k60_2cpu_8c.html#ab9a7faaf3f56b9a19e19d38053357d7b">SystemSysClock</a></div><div class="ttdeci">uint32_t SystemSysClock</div><div class="ttdoc">Current system clock frequency. </div><div class="ttdef"><b>Definition:</b> <a href="k60_2cpu_8c_source.html#l00027">cpu.c:27</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_ga5436f4e93034d8536c23eabcac1b1a43"><div class="ttname"><a href="group___m_c_g___register___masks.html#ga5436f4e93034d8536c23eabcac1b1a43">MCG_C2_RANGE0_MASK</a></div><div class="ttdeci">#define MCG_C2_RANGE0_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08708">MK60D10.h:8708</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_gaef3ef9fc35df3b7d404dd2b7279051cb"><div class="ttname"><a href="group___m_c_g___register___masks.html#gaef3ef9fc35df3b7d404dd2b7279051cb">MCG_C2_IRCS_MASK</a></div><div class="ttdeci">#define MCG_C2_IRCS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08700">MK60D10.h:8700</a></div></div>
<div class="ttc" id="boards_2mulle_2include_2periph__conf_8h_html_acf80ae1c70da6f1932185345fb089ce2"><div class="ttname"><a href="boards_2mulle_2include_2periph__conf_8h.html#acf80ae1c70da6f1932185345fb089ce2">CPU_XTAL_CLK_HZ</a></div><div class="ttdeci">#define CPU_XTAL_CLK_HZ</div><div class="ttdef"><b>Definition:</b> <a href="boards_2mulle_2include_2periph__conf_8h_source.html#l00048">periph_conf.h:48</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_gaf074d694a596e6e92614fd435c9ccb35"><div class="ttname"><a href="group___m_c_g___register___masks.html#gaf074d694a596e6e92614fd435c9ccb35">MCG_C4_DRST_DRS</a></div><div class="ttdeci">#define MCG_C4_DRST_DRS(x)</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08725">MK60D10.h:8725</a></div></div>
<div class="ttc" id="group___s_i_m___peripheral___access___layer_html_ga3dd2f4c4bfb41778902b4b5350143d9e"><div class="ttname"><a href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a></div><div class="ttdeci">#define SIM</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12040">MK60D10.h:12040</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_ga2ec0448b6483f77e7f5d08b4b81d85df"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</a></div><div class="ttdeci">#define SCB_CPUID_REVISION_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00416">core_cm0.h:416</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_gadc14970d17e8ee736a16805a412a87fe"><div class="ttname"><a href="group___m_c_g___register___masks.html#gadc14970d17e8ee736a16805a412a87fe">MCG_C1_IREFS_MASK</a></div><div class="ttdeci">#define MCG_C1_IREFS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08691">MK60D10.h:8691</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_ga053a7a1ffc9f3b6834679c63ca0ebe29"><div class="ttname"><a href="group___s_i_m___register___masks.html#ga053a7a1ffc9f3b6834679c63ca0ebe29">SIM_CLKDIV1_OUTDIV4_SHIFT</a></div><div class="ttdeci">#define SIM_CLKDIV1_OUTDIV4_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11969">MK60D10.h:11969</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_ga9b5d58f2f0a68eabe93f088dc2f81d2b"><div class="ttname"><a href="group___m_c_g___register___masks.html#ga9b5d58f2f0a68eabe93f088dc2f81d2b">MCG_SC_FCRDIV_MASK</a></div><div class="ttdeci">#define MCG_SC_FCRDIV_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08765">MK60D10.h:8765</a></div></div>
<div class="ttc" id="boards_2mulle_2include_2periph__conf_8h_html_a87431195115b66c4874dc05a6eae554f"><div class="ttname"><a href="boards_2mulle_2include_2periph__conf_8h.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a></div><div class="ttdeci">#define DEFAULT_SYSTEM_CLOCK</div><div class="ttdef"><b>Definition:</b> <a href="boards_2mulle_2include_2periph__conf_8h_source.html#l00056">periph_conf.h:56</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_gab5533e40e65e365a9bb32edf707ac9f0"><div class="ttname"><a href="group___s_i_m___register___masks.html#gab5533e40e65e365a9bb32edf707ac9f0">SIM_CLKDIV1_OUTDIV3_SHIFT</a></div><div class="ttdeci">#define SIM_CLKDIV1_OUTDIV3_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11972">MK60D10.h:11972</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_gad2d7b5c991f6db7ab2a3e6bc4d9c6aae"><div class="ttname"><a href="group___s_i_m___register___masks.html#gad2d7b5c991f6db7ab2a3e6bc4d9c6aae">SIM_CLKDIV1_OUTDIV2_MASK</a></div><div class="ttdeci">#define SIM_CLKDIV1_OUTDIV2_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11974">MK60D10.h:11974</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00587">core_cm0.h:587</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_gac7762b84f41121882f4d1fbcaa839aeb"><div class="ttname"><a href="group___m_c_g___register___masks.html#gac7762b84f41121882f4d1fbcaa839aeb">MCG_C1_FRDIV_MASK</a></div><div class="ttdeci">#define MCG_C1_FRDIV_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08693">MK60D10.h:8693</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_ga2d45b701595bf4f2bc6a451508f94c25"><div class="ttname"><a href="group___s_i_m___register___masks.html#ga2d45b701595bf4f2bc6a451508f94c25">SIM_CLKDIV1_OUTDIV1_SHIFT</a></div><div class="ttdeci">#define SIM_CLKDIV1_OUTDIV1_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11978">MK60D10.h:11978</a></div></div>
<div class="ttc" id="group__drivers__periph__init_html_ga2cd4bdd061501508fe71aa672f690e81"><div class="ttname"><a href="group__drivers__periph__init.html#ga2cd4bdd061501508fe71aa672f690e81">periph_init</a></div><div class="ttdeci">void periph_init(void)</div><div class="ttdoc">Common peripheral initialization function. </div><div class="ttdef"><b>Definition:</b> <a href="init_8c_source.html#l00023">init.c:23</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_ga66a1dfdde86a9c165d7bdec17c77578f"><div class="ttname"><a href="group___m_c_g___register___masks.html#ga66a1dfdde86a9c165d7bdec17c77578f">MCG_C6_PLLS_MASK</a></div><div class="ttdeci">#define MCG_C6_PLLS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08742">MK60D10.h:8742</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_ga1a507117aa745c2fd8a1e2dff69f5455"><div class="ttname"><a href="group___s_i_m___register___masks.html#ga1a507117aa745c2fd8a1e2dff69f5455">SIM_SOPT2_MCGCLKSEL_MASK</a></div><div class="ttdeci">#define SIM_SOPT2_MCGCLKSEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l07370">MK60DZ10.h:7370</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_ga0a017e7ea9a2d31e9b23aa2cab06c19d"><div class="ttname"><a href="group___s_i_m___register___masks.html#ga0a017e7ea9a2d31e9b23aa2cab06c19d">SIM_CLKDIV1_OUTDIV3_MASK</a></div><div class="ttdeci">#define SIM_CLKDIV1_OUTDIV3_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11971">MK60D10.h:11971</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_ga28ab0b9007f9941707395660db088172"><div class="ttname"><a href="group___m_c_g___register___masks.html#ga28ab0b9007f9941707395660db088172">MCG_C5_PRDIV0_MASK</a></div><div class="ttdeci">#define MCG_C5_PRDIV0_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08729">MK60D10.h:8729</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_gaee124d0ce81f6e815dbbcac62440708b"><div class="ttname"><a href="group___m_c_g___register___masks.html#gaee124d0ce81f6e815dbbcac62440708b">MCG_C1_FRDIV_SHIFT</a></div><div class="ttdeci">#define MCG_C1_FRDIV_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08694">MK60D10.h:8694</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_ga7f6629e8d17efb2cec3d2f63d09ede5a"><div class="ttname"><a href="group___m_c_g___register___masks.html#ga7f6629e8d17efb2cec3d2f63d09ede5a">MCG_C4_DRST_DRS_MASK</a></div><div class="ttdeci">#define MCG_C4_DRST_DRS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08723">MK60D10.h:8723</a></div></div>
<div class="ttc" id="boards_2mulle_2include_2periph__conf_8h_html_ab701f4ea593c322e0f7a3ee5f0572834"><div class="ttname"><a href="boards_2mulle_2include_2periph__conf_8h.html#ab701f4ea593c322e0f7a3ee5f0572834">CPU_XTAL32k_CLK_HZ</a></div><div class="ttdeci">#define CPU_XTAL32k_CLK_HZ</div><div class="ttdef"><b>Definition:</b> <a href="boards_2mulle_2include_2periph__conf_8h_source.html#l00050">periph_conf.h:50</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_ga8f29d6e2e3ddd8725de2ea86d8f0548f"><div class="ttname"><a href="group___m_c_g___register___masks.html#ga8f29d6e2e3ddd8725de2ea86d8f0548f">MCG_C7_OSCSEL_MASK</a></div><div class="ttdeci">#define MCG_C7_OSCSEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08785">MK60D10.h:8785</a></div></div>
<div class="ttc" id="boards_2mulle_2include_2periph__conf_8h_html_a741ad9275688de8051f4bebd98a682bc"><div class="ttname"><a href="boards_2mulle_2include_2periph__conf_8h.html#a741ad9275688de8051f4bebd98a682bc">CPU_INT_FAST_CLK_HZ</a></div><div class="ttdeci">#define CPU_INT_FAST_CLK_HZ</div><div class="ttdef"><b>Definition:</b> <a href="boards_2mulle_2include_2periph__conf_8h_source.html#l00054">periph_conf.h:54</a></div></div>
<div class="ttc" id="group__cpu__cortexm__common_html_ga560ad8614ae03841a10b489f4370bc51"><div class="ttname"><a href="group__cpu__cortexm__common.html#ga560ad8614ae03841a10b489f4370bc51">cpu_init</a></div><div class="ttdeci">void cpu_init(void)</div><div class="ttdoc">Initialize the CPU, set IRQ priorities. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2cpu_8c_source.html#l00026">cpu.c:26</a></div></div>
<div class="ttc" id="k60_2cpu_8c_html_aa9fc14a75f0e3a1f5daaa1c62625dfd3"><div class="ttname"><a href="k60_2cpu_8c.html#aa9fc14a75f0e3a1f5daaa1c62625dfd3">PIT_ticks_per_usec</a></div><div class="ttdeci">uint32_t PIT_ticks_per_usec</div><div class="ttdoc">Number of full PIT ticks in one microsecond. </div><div class="ttdef"><b>Definition:</b> <a href="k60_2cpu_8c_source.html#l00035">cpu.c:35</a></div></div>
<div class="ttc" id="group__cpu__cortexm__common_html_ga618ef3d6a7eede1d913eff0873ff9012"><div class="ttname"><a href="group__cpu__cortexm__common.html#ga618ef3d6a7eede1d913eff0873ff9012">cortexm_init</a></div><div class="ttdeci">void cortexm_init(void)</div><div class="ttdoc">Initialize Cortex-M specific core parts of the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cortexm__init_8c_source.html#l00029">cortexm_init.c:29</a></div></div>
<div class="ttc" id="k60_2cpu_8c_html_ae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="k60_2cpu_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Updates all of the SystemCoreClock variables. </div><div class="ttdef"><b>Definition:</b> <a href="k60_2cpu_8c_source.html#l00076">cpu.c:76</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_ga5d16ac35cf87b3cdeeefca1c16a0eda0"><div class="ttname"><a href="group___m_c_g___register___masks.html#ga5d16ac35cf87b3cdeeefca1c16a0eda0">MCG_C4_DMX32_MASK</a></div><div class="ttdeci">#define MCG_C4_DMX32_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08726">MK60D10.h:8726</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_gacc99cc05a01e5807395bfe11518b26e3"><div class="ttname"><a href="group___m_c_g___register___masks.html#gacc99cc05a01e5807395bfe11518b26e3">MCG_SC_FCRDIV_SHIFT</a></div><div class="ttdeci">#define MCG_SC_FCRDIV_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08766">MK60D10.h:8766</a></div></div>
<div class="ttc" id="k60_2cpu_8c_html_a5fd69a3eeb4967a9cab470f0ac49703a"><div class="ttname"><a href="k60_2cpu_8c.html#a5fd69a3eeb4967a9cab470f0ac49703a">SystemFlashClock</a></div><div class="ttdeci">uint32_t SystemFlashClock</div><div class="ttdoc">Current flash clock frequency. </div><div class="ttdef"><b>Definition:</b> <a href="k60_2cpu_8c_source.html#l00033">cpu.c:33</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_gacf93ac207865bd372d9148f10dce7267"><div class="ttname"><a href="group___m_c_g___register___masks.html#gacf93ac207865bd372d9148f10dce7267">MCG_C6_VDIV0_MASK</a></div><div class="ttdeci">#define MCG_C6_VDIV0_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08737">MK60D10.h:8737</a></div></div>
<div class="ttc" id="k60_2cpu_8c_html_a1cae06db4e857f7822c1b820d71809ab"><div class="ttname"><a href="k60_2cpu_8c.html#a1cae06db4e857f7822c1b820d71809ab">SystemBusClock</a></div><div class="ttdeci">uint32_t SystemBusClock</div><div class="ttdoc">Current bus clock frequency. </div><div class="ttdef"><b>Definition:</b> <a href="k60_2cpu_8c_source.html#l00029">cpu.c:29</a></div></div>
<div class="ttc" id="boards_2mulle_2include_2periph__conf_8h_html_a925e4835a9fdb52f03bd354d62d6ba0a"><div class="ttname"><a href="boards_2mulle_2include_2periph__conf_8h.html#a925e4835a9fdb52f03bd354d62d6ba0a">CPU_INT_SLOW_CLK_HZ</a></div><div class="ttdeci">#define CPU_INT_SLOW_CLK_HZ</div><div class="ttdef"><b>Definition:</b> <a href="boards_2mulle_2include_2periph__conf_8h_source.html#l00052">periph_conf.h:52</a></div></div>
<div class="ttc" id="group___m_c_g___register___masks_html_gaffe61ac58c90dfaebbd4748c0dea558c"><div class="ttname"><a href="group___m_c_g___register___masks.html#gaffe61ac58c90dfaebbd4748c0dea558c">MCG_C1_CLKS</a></div><div class="ttdeci">#define MCG_C1_CLKS(x)</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08698">MK60D10.h:8698</a></div></div>
<div class="ttc" id="group___m_c_g___peripheral___access___layer_html_gad7ea2d93cafdbe9298ef1dd52be44f88"><div class="ttname"><a href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a></div><div class="ttdeci">#define MCG</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08806">MK60D10.h:8806</a></div></div>
<div class="ttc" id="k60_2cpu_8c_html_a952e82b1cf3f9f9c65c31e92b1efb4a4"><div class="ttname"><a href="k60_2cpu_8c.html#a952e82b1cf3f9f9c65c31e92b1efb4a4">SystemFlexBusClock</a></div><div class="ttdeci">uint32_t SystemFlexBusClock</div><div class="ttdoc">Current FlexBus clock frequency. </div><div class="ttdef"><b>Definition:</b> <a href="k60_2cpu_8c_source.html#l00031">cpu.c:31</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_ga1bd42e75000e91999a7d8c2f94a9b606"><div class="ttname"><a href="group___s_i_m___register___masks.html#ga1bd42e75000e91999a7d8c2f94a9b606">SIM_CLKDIV1_OUTDIV1_MASK</a></div><div class="ttdeci">#define SIM_CLKDIV1_OUTDIV1_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11977">MK60D10.h:11977</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_ga6d6fd31143c3871c916062966b6fbc3b"><div class="ttname"><a href="group___s_i_m___register___masks.html#ga6d6fd31143c3871c916062966b6fbc3b">SIM_CLKDIV1_OUTDIV2_SHIFT</a></div><div class="ttdeci">#define SIM_CLKDIV1_OUTDIV2_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11975">MK60D10.h:11975</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:56:58 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
