{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730444503619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730444503619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  1 15:01:43 2024 " "Processing started: Fri Nov  1 15:01:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730444503619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730444503619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Refund_function -c Refund_function " "Command: quartus_map --read_settings_files=on --write_settings_files=off Refund_function -c Refund_function" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730444503619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730444503813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730444503813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/g1390/desktop/fpga/lab3/refund_function/rtl/refund_function.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/g1390/desktop/fpga/lab3/refund_function/rtl/refund_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 Refund_function " "Found entity 1: Refund_function" {  } { { "../RTL/Refund_function.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab3/Refund_function/RTL/Refund_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730444509081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730444509081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/g1390/desktop/fpga/lab3/refund_function/sim/tb_refund_function.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/g1390/desktop/fpga/lab3/refund_function/sim/tb_refund_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Refund_function " "Found entity 1: tb_Refund_function" {  } { { "../Sim/tb_Refund_function.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab3/Refund_function/Sim/tb_Refund_function.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730444509082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730444509082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Refund_function " "Elaborating entity \"Refund_function\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730444509095 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Refund_function.v(35) " "Verilog HDL Case Statement information at Refund_function.v(35): all case item expressions in this case statement are onehot" {  } { { "../RTL/Refund_function.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab3/Refund_function/RTL/Refund_function.v" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730444509095 "|Refund_function"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Refund_function.v(41) " "Verilog HDL Case Statement information at Refund_function.v(41): all case item expressions in this case statement are onehot" {  } { { "../RTL/Refund_function.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab3/Refund_function/RTL/Refund_function.v" 41 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730444509096 "|Refund_function"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Refund_function.v(47) " "Verilog HDL Case Statement information at Refund_function.v(47): all case item expressions in this case statement are onehot" {  } { { "../RTL/Refund_function.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab3/Refund_function/RTL/Refund_function.v" 47 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730444509096 "|Refund_function"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Refund_function.v(53) " "Verilog HDL Case Statement information at Refund_function.v(53): all case item expressions in this case statement are onehot" {  } { { "../RTL/Refund_function.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab3/Refund_function/RTL/Refund_function.v" 53 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730444509096 "|Refund_function"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "charge_r\[0\] charge_r\[0\]~_emulated charge_r\[0\]~1 " "Register \"charge_r\[0\]\" is converted into an equivalent circuit using register \"charge_r\[0\]~_emulated\" and latch \"charge_r\[0\]~1\"" {  } { { "../RTL/Refund_function.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab3/Refund_function/RTL/Refund_function.v" 91 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730444509325 "|Refund_function|charge_r[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "charge_r\[1\] charge_r\[1\]~_emulated charge_r\[1\]~5 " "Register \"charge_r\[1\]\" is converted into an equivalent circuit using register \"charge_r\[1\]~_emulated\" and latch \"charge_r\[1\]~5\"" {  } { { "../RTL/Refund_function.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab3/Refund_function/RTL/Refund_function.v" 91 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730444509325 "|Refund_function|charge_r[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "charge_r\[2\] charge_r\[2\]~_emulated charge_r\[2\]~9 " "Register \"charge_r\[2\]\" is converted into an equivalent circuit using register \"charge_r\[2\]~_emulated\" and latch \"charge_r\[2\]~9\"" {  } { { "../RTL/Refund_function.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab3/Refund_function/RTL/Refund_function.v" 91 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730444509325 "|Refund_function|charge_r[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1730444509325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730444509379 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730444509584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730444509676 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730444509676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730444509699 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730444509699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730444509699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730444509699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730444509708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  1 15:01:49 2024 " "Processing ended: Fri Nov  1 15:01:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730444509708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730444509708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730444509708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730444509708 ""}
