$date
	Tue May 16 08:55:00 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 8 ! value [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module c1 $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
0$
0#
0"
bx !
$end
#5
1"
1$
#10
0"
0$
#15
1"
1$
#17
b0 &
b0 !
1#
1%
#20
0"
0$
#25
1"
1$
#28
0#
0%
#30
0"
0$
#35
b1 &
b1 !
1"
1$
#40
0"
0$
#45
b10 &
b10 !
1"
1$
#50
0"
0$
#55
b11 &
b11 !
1"
1$
#57
b0 &
b0 !
1#
1%
#60
0"
0$
#65
1"
1$
#68
0#
0%
#70
0"
0$
#75
b1 &
b1 !
1"
1$
#80
0"
0$
#85
b10 &
b10 !
1"
1$
#90
0"
0$
#95
b11 &
b11 !
1"
1$
#100
0"
0$
#105
b100 &
b100 !
1"
1$
#110
0"
0$
#115
b101 &
b101 !
1"
1$
#120
0"
0$
#125
b110 &
b110 !
1"
1$
#130
0"
0$
#135
b111 &
b111 !
1"
1$
#140
0"
0$
#145
b1000 &
b1000 !
1"
1$
#150
0"
0$
#155
b1001 &
b1001 !
1"
1$
#160
0"
0$
#165
b1010 &
b1010 !
1"
1$
#168
