// Seed: 271456353
module module_0 (
    input wor id_0,
    output wor id_1,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    output tri id_7,
    input uwire id_8,
    output uwire id_9,
    output tri id_10,
    output wand id_11,
    input wire id_12,
    input wor id_13,
    input supply0 id_14
);
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input wire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input tri0 id_5
);
  wire id_7;
  assign id_1 = 1;
  assign id_3 = -1'b0;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_1,
      id_0,
      id_4,
      id_5,
      id_3,
      id_0,
      id_3,
      id_3,
      id_1,
      id_5,
      id_0,
      id_2
  );
endmodule
