############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "floyd_warshall/INNER_LOOP"
set_directive_inline -off "floyd_warshall/OUTER_LOOP"
set_directive_inline -off "floyd_warshall/MIDDLE_LOOP"
