Source Block: hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@61:71@HdlIdDef
  input                 dma_valid_adjacent
);

  // internal signals

  reg               dac_int_valid_d;
  reg               dac_filt_int_valid;
  reg     [15:0]    interp_rate_cic;
  reg     [ 2:0]    filter_mask_d1;
  reg               cic_change_rate;
  reg     [31:0]    interpolation_counter;

Diff Content:
- 66   reg               dac_int_valid_d;
+ 66   reg               dac_int_ready;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@64:74
  // internal signals

  reg               dac_int_valid_d;
  reg               dac_filt_int_valid;
  reg     [15:0]    interp_rate_cic;
  reg     [ 2:0]    filter_mask_d1;
  reg               cic_change_rate;
  reg     [31:0]    interpolation_counter;

  reg               transmit_ready = 1'b1;
  reg               dma_data_valid = 1'b0;

Clone Blocks 2:
hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@62:72
);

  // internal signals

  reg               dac_int_valid_d;
  reg               dac_filt_int_valid;
  reg     [15:0]    interp_rate_cic;
  reg     [ 2:0]    filter_mask_d1;
  reg               cic_change_rate;
  reg     [31:0]    interpolation_counter;


Clone Blocks 3:
hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@63:73

  // internal signals

  reg               dac_int_valid_d;
  reg               dac_filt_int_valid;
  reg     [15:0]    interp_rate_cic;
  reg     [ 2:0]    filter_mask_d1;
  reg               cic_change_rate;
  reg     [31:0]    interpolation_counter;

  reg               transmit_ready = 1'b1;

