Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 07:23:06 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_90_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 Delay1No29_instance/Y_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 1.015ns (28.959%)  route 2.490ns (71.041%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 7.576 - 4.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.359ns (routing 2.247ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.976ns (routing 2.039ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    R14                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.539     0.539 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.539    clk_IBUF_inst/OUT
    R14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.862    clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.890 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=63634, routed)       3.359     4.249    Delay1No29_instance/clk_IBUF_BUFG
    SLR Crossing[3->1]   
    SLICE_X168Y437       FDCE                                         r  Delay1No29_instance/Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y437       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.328 r  Delay1No29_instance/Y_reg[23]/Q
                         net (fo=10, routed)          0.735     5.063    Delay1No28_instance/Y_reg[33]_0[23]
    SLICE_X154Y418       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     5.151 r  Delay1No28_instance/geqOp_carry__0_i_13/O
                         net (fo=1, routed)           0.025     5.176    Sum10_5_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[3]
    SLICE_X154Y418       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.339 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.365    Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X154Y419       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.417 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.229     5.646    Delay1No29_instance/CO[0]
    SLICE_X152Y417       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.135     5.781 f  Delay1No29_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.344     6.125    Delay1No28_instance/Y_reg[23]_0[0]
    SLICE_X156Y417       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125     6.250 f  Delay1No28_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.064     6.314    Delay1No28_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X156Y417       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     6.462 r  Delay1No28_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.399     6.861    Delay1No29_instance/Y_reg[23]_0
    SLICE_X154Y414       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     6.898 r  Delay1No29_instance/shiftedFracY_d1[18]_i_3/O
                         net (fo=5, routed)           0.403     7.301    Delay1No29_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X157Y417       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     7.401 r  Delay1No29_instance/shiftedFracY_d1[30]_i_3/O
                         net (fo=2, routed)           0.193     7.594    Delay1No28_instance/Y_reg[26]_0[7]
    SLICE_X156Y416       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.682 r  Delay1No28_instance/shiftedFracY_d1[14]_i_1/O
                         net (fo=1, routed)           0.072     7.754    Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY[3]
    SLICE_X156Y416       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    R14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    R14                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     4.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.289    clk_IBUF_inst/OUT
    R14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.576    clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.600 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=63634, routed)       2.976     7.576    Sum10_5_impl_instance/FPAddSubOp_instance/clk
    SLR Crossing[3->1]   
    SLICE_X156Y416       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/C
                         clock pessimism              0.506     8.082    
                         clock uncertainty           -0.035     8.046    
    SLICE_X156Y416       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.071    Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]
  -------------------------------------------------------------------
                         required time                          8.071    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                  0.318    




