#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec 28 12:16:31 2023
# Process ID: 14700
# Current directory: C:/Xilinx/vivado/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14520 C:\Xilinx\vivado\UART\UART.xpr
# Log file: C:/Xilinx/vivado/UART/vivado.log
# Journal file: C:/Xilinx/vivado/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/vivado/UART/UART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 737.715 ; gain = 130.453
launch_sdk -workspace C:/Xilinx/vivado/UART/UART.sdk -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Xilinx/vivado/UART/UART.sdk -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/vivado/UART/UART.srcs/sources_1/bd/UART/UART.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <UART> from BD file <C:/Xilinx/vivado/UART/UART.srcs/sources_1/bd/UART/UART.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1080.691 ; gain = 0.000
regenerate_bd_layout
launch_sdk -workspace C:/Xilinx/vivado/UART/UART.sdk -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Xilinx/vivado/UART/UART.sdk -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
save_bd_design
Wrote  : <C:/Xilinx/vivado/UART/UART.srcs/sources_1/bd/UART/ui/bd_ac7b686e.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 28 16:29:58 2023...
