VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-10893-g9eef18c4f
Revision: v8.0.0-10893-g9eef18c4f
Compiled: 2024-10-05T14:51:22
Compiler: GNU 11.4.0 on Linux-6.8.0-1012-oracle aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/ubuntu/Desktop/FPGA-OpenFPGA/Lab/fixed_device_support/run002/k4_N4_tileable_40nm/or2/MIN_ROUTE_CHAN_WIDTH/arch/k4_N4_tileable_40nm.xml or2.blif --clock_modeling ideal --device 4x4 --route_chan_width 40


Architecture file: /home/ubuntu/Desktop/FPGA-OpenFPGA/Lab/fixed_device_support/run002/k4_N4_tileable_40nm/or2/MIN_ROUTE_CHAN_WIDTH/arch/k4_N4_tileable_40nm.xml
Circuit name: or2

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.00 seconds (max_rss 22.1 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: or2.net
Circuit placement file: or2.place
Circuit routing file: or2.route
Circuit SDC file: or2.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 40
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 40
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 0.00 seconds (max_rss 22.1 MiB, delta_rss +0.0 MiB)
Circuit file: or2.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 22.1 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 22.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 22.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 22.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 4
    .input :       2
    .output:       1
    4-LUT  :       1
  Nets  : 3
    Avg Fanout:     1.0
    Max Fanout:     1.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 6
  Timing Graph Edges: 5
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 22.1 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'or2.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 22.1 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'or2.blif'.

After removing unused inputs...
	total blocks: 4, total nets: 3, total inputs: 2, total outputs: 1
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1
Packing with high fanout thresholds: io:128 clb:32
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1
  LEs used for registers only         : 0

Incr Slack updates 1 in 2.2e-06 sec
Full Max Req/Worst Slack updates 1 in 1.12e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.36e-06 sec
FPGA sized to 6 x 6 (4x4)
Device Utilization: 0.04 (target 1.00)
	Block Utilization: 0.02 Type: io
	Block Utilization: 0.06 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          3                               0.333333                     0.666667   
       clb          1                                      2                            1   
Absorbed logical nets 0 out of 3 nets, 3 nets not absorbed.

Netlist conversion complete.

# Packing took 0.00 seconds (max_rss 22.1 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'or2.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.021735 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.02 seconds (max_rss 57.9 MiB, delta_rss +35.8 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 3
   inpad     : 2
   outpad    : 1
  clb        : 1
   fle       : 1
    ble4     : 1
     lut4    : 1
      lut    : 1

# Create Device
## Build Device Grid
FPGA sized to 6 x 6: 36 grid tiles (4x4)

Resource usage...
	Netlist
		3	blocks of type: io
	Architecture
		128	blocks of type: io
	Netlist
		1	blocks of type: clb
	Architecture
		16	blocks of type: clb

Device Utilization: 0.04 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.06 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Warning 5: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 40
Y-direction routing channel width is 40
Warning 6: Node: 956 with RR_type: CHANX  at Location:CHANX:956 L4 length:1 (1,1,0-> (1,1,0), had no out-going switches
Warning 7: Node: 1026 with RR_type: CHANX  at Location:CHANX:1026 L4 length:1 (1,2,0-> (1,2,0), had no out-going switches
Warning 8: Node: 1096 with RR_type: CHANX  at Location:CHANX:1096 L4 length:1 (1,3,0-> (1,3,0), had no out-going switches
Warning 9: in check_rr_graph: fringe node 956 CHANX at (1,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.01 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1548
  RR Graph Edges: 6740
# Create Device took 0.01 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.01 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 10: Found no more ample locations for SOURCE in io
Warning 11: Found no more ample locations for OPIN in io
Warning 12: Found no more ample locations for SOURCE in clb
Warning 13: Found no more ample locations for OPIN in clb
## Computing src/opin lookahead took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.01 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

There are 3 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 12

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.3 td_cost: 7.63089e-10
Initial placement estimated Critical Path Delay (CPD): 1.00014 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1.00014 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -1.00014 ns

Initial placement estimated setup slack histogram:
[   -1e-09:   -1e-09) 1 (100.0%) |**************************************************
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09:   -1e-09) 0 (  0.0%) |
Placement contains 0 placement macros involving 0 blocks (average macro size nan)

Moves per temperature: 3
Warning 14: Starting t: 0 of 3 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 0.0e+00   0.999       0.30 7.6086e-10   1.000         -1   -1.000   0.667  0.0021    5.0     1.00         3  0.200
   2    0.0 0.0e+00   0.909       0.29 6.5587e-10   1.000         -1   -1.000   0.667  0.0512    5.0     1.00         6  0.950
## Placement Quench took 0.00 seconds (max_rss 58.1 MiB)
post-quench CPD = 0.918622 (ns) 

BB estimate of min-dist (placement) wire length: 11

Completed placement consistency check successfully.

Swaps called: 9

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 0.918622 ns, Fmax: 1088.59 MHz
Placement estimated setup Worst Negative Slack (sWNS): -0.918622 ns
Placement estimated setup Total Negative Slack (sTNS): -0.918622 ns

Placement estimated setup slack histogram:
[ -9.2e-10: -9.2e-10) 1 (100.0%) |**************************************************
[ -9.2e-10: -9.2e-10) 0 (  0.0%) |
[ -9.2e-10: -9.2e-10) 0 (  0.0%) |
[ -9.2e-10: -9.2e-10) 0 (  0.0%) |
[ -9.2e-10: -9.2e-10) 0 (  0.0%) |
[ -9.2e-10: -9.2e-10) 0 (  0.0%) |
[ -9.2e-10: -9.2e-10) 0 (  0.0%) |
[ -9.2e-10: -9.2e-10) 0 (  0.0%) |
[ -9.2e-10: -9.2e-10) 0 (  0.0%) |
[ -9.2e-10: -9.2e-10) 0 (  0.0%) |

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.872734, bb_cost: 0.275, td_cost: 6.35149e-10, 

Placement resource usage:
  io  implemented as io : 3
  clb implemented as clb: 1

Placement number of temperatures: 2
Placement total # of swap attempts: 9
	Swaps accepted: 4 (44.4 %)
	Swaps rejected: 5 (55.6 %)
	Swaps aborted: 0 ( 0.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                11.11            0.00            100.00         0.00         
                   Median                 22.22            50.00           50.00          0.00         
                   W. Centroid            33.33            66.67           33.33          0.00         

clb                Uniform                22.22            50.00           50.00          0.00         
                   Median                 11.11            0.00            100.00         0.00         


Placement Quench timing analysis took 4.76e-06 seconds (2.88e-06 STA, 1.88e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 4.364e-05 seconds (3.092e-05 STA, 1.272e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     249       3       3       1 ( 0.065%)      16 ( 1.0%)    1.195     -1.195     -1.195      0.000      0.000      N/A
Incr Slack updates 4 in 3.24e-06 sec
Full Max Req/Worst Slack updates 2 in 2.04e-06 sec
Incr Max Req/Worst Slack updates 2 in 9.6e-07 sec
Incr Criticality updates 2 in 1.44e-06 sec
Full Criticality updates 2 in 2.32e-06 sec
   2    0.0     0.5    0      22       2       2       1 ( 0.065%)      16 ( 1.0%)    1.195     -1.195     -1.195      0.000      0.000      N/A
   3    0.0     0.6    0      22       2       2       1 ( 0.065%)      16 ( 1.0%)    1.195     -1.195     -1.195      0.000      0.000      N/A
   4    0.0     0.8    0      22       2       2       1 ( 0.065%)      16 ( 1.0%)    1.195     -1.195     -1.195      0.000      0.000      N/A
   5    0.0     1.1    0      22       2       2       1 ( 0.065%)      16 ( 1.0%)    1.195     -1.195     -1.195      0.000      0.000      N/A
   6    0.0     1.4    0      22       2       2       1 ( 0.065%)      16 ( 1.0%)    1.195     -1.195     -1.195      0.000      0.000      N/A
   7    0.0     1.9    0      22       2       2       1 ( 0.065%)      16 ( 1.0%)    1.195     -1.195     -1.195      0.000      0.000      N/A
   8    0.0     2.4    0      22       2       2       1 ( 0.065%)      16 ( 1.0%)    1.195     -1.195     -1.195      0.000      0.000      N/A
   9    0.0     3.1    0      22       2       2       1 ( 0.065%)      16 ( 1.0%)    1.195     -1.195     -1.195      0.000      0.000      N/A
  10    0.0     4.1    0      22       2       2       1 ( 0.065%)      16 ( 1.0%)    1.195     -1.195     -1.195      0.000      0.000      N/A
  11    0.0     5.3    0      22       2       2       1 ( 0.065%)      16 ( 1.0%)    1.195     -1.195     -1.195      0.000      0.000      N/A
  12    0.0     6.9    0      22       2       2       1 ( 0.065%)      16 ( 1.0%)    1.195     -1.195     -1.195      0.000      0.000      N/A
  13    0.0     9.0    0      29       2       2       1 ( 0.065%)      16 ( 1.0%)    1.195     -1.195     -1.195      0.000      0.000      N/A
  14    0.0    11.6    0      20       1       1       0 ( 0.000%)      17 ( 1.1%)    1.251     -1.251     -1.251      0.000      0.000      N/A
Restoring best routing
Critical path: 1.25111 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
Router Stats: total_nets_routed: 28 total_connections_routed: 28 total_heap_pushes: 540 total_heap_pops: 215 
# Routing took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -15103
Circuit successfully routed with a channel width factor of 40.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Found 4 mismatches between routing and packing results.
Fixed 2 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          3                               0.333333                     0.666667   
       clb          1                                      2                            1   
Absorbed logical nets 0 out of 3 nets, 3 nets not absorbed.


Average number of bends per net: 1.33333  Maximum # of bends: 3

Number of global nets: 0
Number of routed nets (nonglobal): 3
Wire length results (in units of 1 clb segments)...
	Total wirelength: 17, average net length: 5.66667
	Maximum net length: 11

Wire length results in terms of physical segments...
	Total wiring segments used: 8, average wire segments per net: 2.66667
	Maximum segments used by a net: 5
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[        0:      0.1) 50 (100.0%) |************************************************
Maximum routing channel utilization:      0.05 at (2,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000       40
                         1       0   0.000       40
                         2       0   0.000       40
                         3       2   1.000       40
                         4       1   0.500       40
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000       40
                         1       1   0.167       40
                         2       0   0.000       40
                         3       0   0.000       40
                         4       3   1.167       40

Total tracks in x-direction: 200, in y-direction: 200

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 862304
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 52694.1, per logic tile: 1463.73

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4    350
                                                      Y      4    350

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0114

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0114

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4          0.0114

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0      0.0114

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[    1e-09:    1e-09) 1 (100.0%) |**************************************************
[    1e-09:    1e-09) 0 (  0.0%) |
[    1e-09:    1e-09) 0 (  0.0%) |
[    1e-09:    1e-09) 0 (  0.0%) |
[    1e-09:    1e-09) 0 (  0.0%) |
[    1e-09:    1e-09) 0 (  0.0%) |
[    1e-09:    1e-09) 0 (  0.0%) |
[    1e-09:    1e-09) 0 (  0.0%) |
[    1e-09:    1e-09) 0 (  0.0%) |
[    1e-09:    1e-09) 0 (  0.0%) |

Final critical path delay (least slack): 1.25111 ns, Fmax: 799.293 MHz
Final setup Worst Negative Slack (sWNS): -1.25111 ns
Final setup Total Negative Slack (sTNS): -1.25111 ns

Final setup slack histogram:
[ -1.3e-09: -1.3e-09) 1 (100.0%) |**************************************************
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 2.88e-06 sec
Full Max Req/Worst Slack updates 1 in 1.12e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.28e-06 sec
Flow timing analysis took 0.000194281 seconds (0.000134201 STA, 6.008e-05 slack) (21 full updates: 5 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 0.09 seconds (max_rss 58.1 MiB)

Command line to execute: read_openfpga_arch -f /home/ubuntu/Desktop/FPGA-OpenFPGA/Lab/fixed_device_support/run002/k4_N4_tileable_40nm/or2/MIN_ROUTE_CHAN_WIDTH/arch/k4_N4_40nm_frame_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /home/ubuntu/Desktop/FPGA-OpenFPGA/Lab/fixed_device_support/run002/k4_N4_tileable_40nm/or2/MIN_ROUTE_CHAN_WIDTH/arch/k4_N4_40nm_frame_openfpga.xml
Reading XML architecture '/home/ubuntu/Desktop/FPGA-OpenFPGA/Lab/fixed_device_support/run002/k4_N4_tileable_40nm/or2/MIN_ROUTE_CHAN_WIDTH/arch/k4_N4_40nm_frame_openfpga.xml'...
Read OpenFPGA architecture
Warning 15: Automatically set circuit model 'lut4' to be default in its type.
Warning 16: Automatically set circuit model 'DFFSRQ' to be default in its type.
Warning 17: Automatically set circuit model 'LATCH' to be default in its type.
Warning 18: Automatically set circuit model 'GPIO' to be default in its type.
Use the default configurable memory model 'LATCH' for circuit model 'mux_2level' port 'sram')
Use the default configurable memory model 'LATCH' for circuit model 'mux_2level_tapbuf' port 'sram')
Use the default configurable memory model 'LATCH' for circuit model 'mux_1level_tapbuf' port 'sram')
Use the default configurable memory model 'LATCH' for circuit model 'lut4' port 'sram')
Read OpenFPGA architecture took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking configuration protocol!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml
Reading XML simulation setting '/home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --activity_file or2_ace_out.act --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: or2_ace_out.act
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 2 routing resource graph switches to circuit models
Binded 1 routing segments to circuit models
Binded 0 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 19: Override the previous node 'IPIN:530 side: (TOP,) (4,3,0)' by previous node 'IPIN:533 side: (RIGHT,) (4,3,0)' for node 'SINK:523  (4,3,0)' with in routing context annotation!
Done with 17 nodes mapping
Built 6740 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[4%] Backannotated GSB[0][0][8%] Backannotated GSB[0][1][12%] Backannotated GSB[0][2][16%] Backannotated GSB[0][3][20%] Backannotated GSB[0][4][24%] Backannotated GSB[1][0][28%] Backannotated GSB[1][1][32%] Backannotated GSB[1][2][36%] Backannotated GSB[1][3][40%] Backannotated GSB[1][4][44%] Backannotated GSB[2][0][48%] Backannotated GSB[2][1][52%] Backannotated GSB[2][2][56%] Backannotated GSB[2][3][60%] Backannotated GSB[2][4][64%] Backannotated GSB[3][0][68%] Backannotated GSB[3][1][72%] Backannotated GSB[3][2][76%] Backannotated GSB[3][3][80%] Backannotated GSB[3][4][84%] Backannotated GSB[4][0][88%] Backannotated GSB[4][1][92%] Backannotated GSB[4][2][96%] Backannotated GSB[4][3][100%] Backannotated GSB[4][4]Backannotated 25 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[4%] Sorted incoming edges for each routing track output node of GSB[0][0][8%] Sorted incoming edges for each routing track output node of GSB[0][1][12%] Sorted incoming edges for each routing track output node of GSB[0][2][16%] Sorted incoming edges for each routing track output node of GSB[0][3][20%] Sorted incoming edges for each routing track output node of GSB[0][4][24%] Sorted incoming edges for each routing track output node of GSB[1][0][28%] Sorted incoming edges for each routing track output node of GSB[1][1][32%] Sorted incoming edges for each routing track output node of GSB[1][2][36%] Sorted incoming edges for each routing track output node of GSB[1][3][40%] Sorted incoming edges for each routing track output node of GSB[1][4][44%] Sorted incoming edges for each routing track output node of GSB[2][0][48%] Sorted incoming edges for each routing track output node of GSB[2][1][52%] Sorted incoming edges for each routing track output node of GSB[2][2][56%] Sorted incoming edges for each routing track output node of GSB[2][3][60%] Sorted incoming edges for each routing track output node of GSB[2][4][64%] Sorted incoming edges for each routing track output node of GSB[3][0][68%] Sorted incoming edges for each routing track output node of GSB[3][1][72%] Sorted incoming edges for each routing track output node of GSB[3][2][76%] Sorted incoming edges for each routing track output node of GSB[3][3][80%] Sorted incoming edges for each routing track output node of GSB[3][4][84%] Sorted incoming edges for each routing track output node of GSB[4][0][88%] Sorted incoming edges for each routing track output node of GSB[4][1][92%] Sorted incoming edges for each routing track output node of GSB[4][2][96%] Sorted incoming edges for each routing track output node of GSB[4][3][100%] Sorted incoming edges for each routing track output node of GSB[4][4]Sorted incoming edges for each routing track output node of 25 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[4%] Sorted incoming edges for each input pin node of GSB[0][0][8%] Sorted incoming edges for each input pin node of GSB[0][1][12%] Sorted incoming edges for each input pin node of GSB[0][2][16%] Sorted incoming edges for each input pin node of GSB[0][3][20%] Sorted incoming edges for each input pin node of GSB[0][4][24%] Sorted incoming edges for each input pin node of GSB[1][0][28%] Sorted incoming edges for each input pin node of GSB[1][1][32%] Sorted incoming edges for each input pin node of GSB[1][2][36%] Sorted incoming edges for each input pin node of GSB[1][3][40%] Sorted incoming edges for each input pin node of GSB[1][4][44%] Sorted incoming edges for each input pin node of GSB[2][0][48%] Sorted incoming edges for each input pin node of GSB[2][1][52%] Sorted incoming edges for each input pin node of GSB[2][2][56%] Sorted incoming edges for each input pin node of GSB[2][3][60%] Sorted incoming edges for each input pin node of GSB[2][4][64%] Sorted incoming edges for each input pin node of GSB[3][0][68%] Sorted incoming edges for each input pin node of GSB[3][1][72%] Sorted incoming edges for each input pin node of GSB[3][2][76%] Sorted incoming edges for each input pin node of GSB[3][3][80%] Sorted incoming edges for each input pin node of GSB[3][4][84%] Sorted incoming edges for each input pin node of GSB[4][0][88%] Sorted incoming edges for each input pin node of GSB[4][1][92%] Sorted incoming edges for each input pin node of GSB[4][2][96%] Sorted incoming edges for each input pin node of GSB[4][3][100%] Sorted incoming edges for each input pin node of GSB[4][4]Sorted incoming edges for each input pin node of 25 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 11 physical multiplexers.
Maximum multiplexer size is 16.
	model 'mux_2level_tapbuf', input_size='9'
	model 'mux_2level_tapbuf', input_size='3'
	model 'mux_2level_tapbuf', input_size='10'
	model 'mux_2level_tapbuf', input_size='13'
	model 'mux_2level_tapbuf', input_size='4'
	model 'mux_2level_tapbuf', input_size='12'
	model 'mux_2level_tapbuf', input_size='6'
	model 'mux_2level_tapbuf', input_size='5'
	model 'mux_2level', input_size='15'
	model 'mux_1level_tapbuf', input_size='3'
	model 'lut4', input_size='16'
# Build a library of physical multiplexers took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Build the annotation about direct connection between tiles
Built 0 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
User specified the operating clock frequency to use VPR results
Use VPR critical path delay 1.50133e-18 [ns] with a 20 [%] slack in OpenFPGA.
Incr Slack updates 1 in 1.92e-06 sec
Full Max Req/Worst Slack updates 1 in 1.2e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.28e-06 sec
Will apply operating clock frequency 666.078 [MHz] to simulations
User specified the number of operating clock cycles to be inferred from signal activities
Average net density: 0.15
Median net density: 0.00
Average net density after weighting: 0.15
Will apply 7 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.01 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Command line to execute: check_netlist_naming_conflict --fix --report ./netlist_renaming.xml

Confirm selected options when call command 'check_netlist_naming_conflict':
--fix: on
--report: ./netlist_renaming.xml
Check naming violations of netlist blocks and nets
Fixed 1 naming conflicts in the netlist.
Naming fix-up report is generated to file './netlist_renaming.xml'
Check naming violations of netlist blocks and nets took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--name_module_using_index: off
--load_fabric_key: off
--write_fabric_key: off
--group_tile: off
--group_config_block: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 9 unique general switch blocks from a total of 25 (compression rate=177.78%)
Identify unique General Switch Blocks (GSBs) took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.01 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.01 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module took 0.01 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Build fabric module graph took 0.02 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_hierarchy --file ./fabric_hierarchy.txt

Confirm selected options when call command 'write_fabric_hierarchy':
--file, -f: ./fabric_hierarchy.txt
--module: off
--filter: off
--depth: off
--exclude_empty_modules: off
--verbose: off
Warning 20: Directory '.' already exists. Will overwrite contents
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt'
Outputted 1 modules as root
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt' took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Command line to execute: repack

Confirm selected options when call command 'repack':
--design_constraints: off
--ignore_global_nets_on_pins: off
--verbose: off
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block 'c'...Done
Repack clustered block 'out:c'...Done
Repack clustered block 'a'...Done
Repack clustered block 'b'...Done
Repack clustered blocks to physical implementation of logical tile took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Identify wire LUTs created by repacking
Identified 0 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream --verbose --write_file fabric_independent_bitstream.xml

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: fabric_independent_bitstream.xml
--read_file: off
--no_time_stamp: off
--verbose: on

Build fabric-independent bitstream for implementation 'or2'

Reserved 2028 configurable blocks
Reserved 8228 configuration bits
Building grid bitstream...
Generating bitstream for core grids...Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 16 bits to 'lut4_LATCH_mem' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0'
Added 3 bits to 'mem_ble4_out_0' under 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0'
Added 8 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 8 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Done
Generating bitstream for I/O grids...Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_LATCH_mem' under 'logical_tile_io_mode_physical__iopad_0'
Done
Done
Building routing bitstream...
Generating bitstream for Switch blocks...
	Generating bitstream for Switch blocks[0][0]...
Added 'mem_top_track_0' under 'sb_0__0_'
Prev node '4294967295' for src_node '1198'
Added 2 bits to 'mem_top_track_0' under 'sb_0__0_'
Added 'mem_top_track_2' under 'sb_0__0_'
Prev node '4294967295' for src_node '1200'
Added 2 bits to 'mem_top_track_2' under 'sb_0__0_'
Added 'mem_top_track_4' under 'sb_0__0_'
Prev node '4294967295' for src_node '1202'
Added 2 bits to 'mem_top_track_4' under 'sb_0__0_'
Added 'mem_top_track_6' under 'sb_0__0_'
Prev node '4294967295' for src_node '1204'
Added 2 bits to 'mem_top_track_6' under 'sb_0__0_'
Added 'mem_top_track_8' under 'sb_0__0_'
Prev node '4294967295' for src_node '1206'
Added 2 bits to 'mem_top_track_8' under 'sb_0__0_'
Added 'mem_top_track_10' under 'sb_0__0_'
Prev node '4294967295' for src_node '1208'
Added 2 bits to 'mem_top_track_10' under 'sb_0__0_'
Added 'mem_top_track_12' under 'sb_0__0_'
Prev node '4294967295' for src_node '1210'
Added 2 bits to 'mem_top_track_12' under 'sb_0__0_'
Added 'mem_top_track_14' under 'sb_0__0_'
Prev node '4294967295' for src_node '1212'
Added 2 bits to 'mem_top_track_14' under 'sb_0__0_'
Added 'mem_top_track_16' under 'sb_0__0_'
Prev node '4294967295' for src_node '1214'
Added 2 bits to 'mem_top_track_16' under 'sb_0__0_'
Added 'mem_top_track_20' under 'sb_0__0_'
Prev node '4294967295' for src_node '1218'
Added 2 bits to 'mem_top_track_20' under 'sb_0__0_'
Added 'mem_top_track_22' under 'sb_0__0_'
Prev node '4294967295' for src_node '1220'
Added 2 bits to 'mem_top_track_22' under 'sb_0__0_'
Added 'mem_top_track_24' under 'sb_0__0_'
Prev node '4294967295' for src_node '1222'
Added 2 bits to 'mem_top_track_24' under 'sb_0__0_'
Added 'mem_top_track_26' under 'sb_0__0_'
Prev node '4294967295' for src_node '1224'
Added 2 bits to 'mem_top_track_26' under 'sb_0__0_'
Added 'mem_top_track_28' under 'sb_0__0_'
Prev node '4294967295' for src_node '1226'
Added 2 bits to 'mem_top_track_28' under 'sb_0__0_'
Added 'mem_top_track_30' under 'sb_0__0_'
Prev node '4294967295' for src_node '1228'
Added 2 bits to 'mem_top_track_30' under 'sb_0__0_'
Added 'mem_top_track_32' under 'sb_0__0_'
Prev node '4294967295' for src_node '1230'
Added 2 bits to 'mem_top_track_32' under 'sb_0__0_'
Added 'mem_top_track_34' under 'sb_0__0_'
Prev node '4294967295' for src_node '1232'
Added 2 bits to 'mem_top_track_34' under 'sb_0__0_'
Added 'mem_top_track_36' under 'sb_0__0_'
Prev node '4294967295' for src_node '1234'
Added 2 bits to 'mem_top_track_36' under 'sb_0__0_'
Added 'mem_right_track_0' under 'sb_0__0_'
Prev node '4294967295' for src_node '848'
Added 2 bits to 'mem_right_track_0' under 'sb_0__0_'
Added 'mem_right_track_2' under 'sb_0__0_'
Prev node '4294967295' for src_node '850'
Added 2 bits to 'mem_right_track_2' under 'sb_0__0_'
Added 'mem_right_track_4' under 'sb_0__0_'
Prev node '4294967295' for src_node '852'
Added 2 bits to 'mem_right_track_4' under 'sb_0__0_'
Added 'mem_right_track_6' under 'sb_0__0_'
Prev node '4294967295' for src_node '854'
Added 2 bits to 'mem_right_track_6' under 'sb_0__0_'
Added 'mem_right_track_8' under 'sb_0__0_'
Prev node '4294967295' for src_node '856'
Added 2 bits to 'mem_right_track_8' under 'sb_0__0_'
Added 'mem_right_track_10' under 'sb_0__0_'
Prev node '4294967295' for src_node '858'
Added 2 bits to 'mem_right_track_10' under 'sb_0__0_'
Added 'mem_right_track_12' under 'sb_0__0_'
Prev node '4294967295' for src_node '860'
Added 2 bits to 'mem_right_track_12' under 'sb_0__0_'
Added 'mem_right_track_14' under 'sb_0__0_'
Prev node '4294967295' for src_node '862'
Added 2 bits to 'mem_right_track_14' under 'sb_0__0_'
Added 'mem_right_track_16' under 'sb_0__0_'
Prev node '4294967295' for src_node '864'
Added 2 bits to 'mem_right_track_16' under 'sb_0__0_'
Added 'mem_right_track_20' under 'sb_0__0_'
Prev node '4294967295' for src_node '868'
Added 2 bits to 'mem_right_track_20' under 'sb_0__0_'
Added 'mem_right_track_22' under 'sb_0__0_'
Prev node '4294967295' for src_node '870'
Added 2 bits to 'mem_right_track_22' under 'sb_0__0_'
Added 'mem_right_track_24' under 'sb_0__0_'
Prev node '4294967295' for src_node '872'
Added 2 bits to 'mem_right_track_24' under 'sb_0__0_'
Added 'mem_right_track_26' under 'sb_0__0_'
Prev node '4294967295' for src_node '874'
Added 2 bits to 'mem_right_track_26' under 'sb_0__0_'
Added 'mem_right_track_28' under 'sb_0__0_'
Prev node '4294967295' for src_node '876'
Added 2 bits to 'mem_right_track_28' under 'sb_0__0_'
Added 'mem_right_track_30' under 'sb_0__0_'
Prev node '4294967295' for src_node '878'
Added 2 bits to 'mem_right_track_30' under 'sb_0__0_'
Added 'mem_right_track_32' under 'sb_0__0_'
Prev node '4294967295' for src_node '880'
Added 2 bits to 'mem_right_track_32' under 'sb_0__0_'
Added 'mem_right_track_34' under 'sb_0__0_'
Prev node '4294967295' for src_node '882'
Added 2 bits to 'mem_right_track_34' under 'sb_0__0_'
Added 'mem_right_track_36' under 'sb_0__0_'
Prev node '4294967295' for src_node '884'
Added 2 bits to 'mem_right_track_36' under 'sb_0__0_'
	Done

	Generating bitstream for Switch blocks[0][1]...
Added 'mem_top_track_0' under 'sb_0__1_'
Prev node '4294967295' for src_node '1238'
Added 8 bits to 'mem_top_track_0' under 'sb_0__1_'
Added 'mem_top_track_8' under 'sb_0__1_'
Prev node '4294967295' for src_node '1240'
Added 8 bits to 'mem_top_track_8' under 'sb_0__1_'
Added 'mem_top_track_16' under 'sb_0__1_'
Prev node '4294967295' for src_node '1242'
Added 8 bits to 'mem_top_track_16' under 'sb_0__1_'
Added 'mem_top_track_24' under 'sb_0__1_'
Prev node '4294967295' for src_node '1244'
Added 8 bits to 'mem_top_track_24' under 'sb_0__1_'
Added 'mem_top_track_32' under 'sb_0__1_'
Prev node '4294967295' for src_node '1246'
Added 6 bits to 'mem_top_track_32' under 'sb_0__1_'
Added 'mem_right_track_2' under 'sb_0__1_'
Prev node '4294967295' for src_node '920'
Added 2 bits to 'mem_right_track_2' under 'sb_0__1_'
Added 'mem_right_track_4' under 'sb_0__1_'
Prev node '4294967295' for src_node '922'
Added 2 bits to 'mem_right_track_4' under 'sb_0__1_'
Added 'mem_right_track_6' under 'sb_0__1_'
Prev node '4294967295' for src_node '924'
Added 2 bits to 'mem_right_track_6' under 'sb_0__1_'
Added 'mem_right_track_8' under 'sb_0__1_'
Prev node '4294967295' for src_node '926'
Added 2 bits to 'mem_right_track_8' under 'sb_0__1_'
Added 'mem_right_track_10' under 'sb_0__1_'
Prev node '4294967295' for src_node '928'
Added 2 bits to 'mem_right_track_10' under 'sb_0__1_'
Added 'mem_right_track_12' under 'sb_0__1_'
Prev node '4294967295' for src_node '930'
Added 2 bits to 'mem_right_track_12' under 'sb_0__1_'
Added 'mem_right_track_14' under 'sb_0__1_'
Prev node '4294967295' for src_node '932'
Added 2 bits to 'mem_right_track_14' under 'sb_0__1_'
Added 'mem_right_track_16' under 'sb_0__1_'
Prev node '4294967295' for src_node '934'
Added 2 bits to 'mem_right_track_16' under 'sb_0__1_'
Added 'mem_right_track_18' under 'sb_0__1_'
Prev node '4294967295' for src_node '936'
Added 2 bits to 'mem_right_track_18' under 'sb_0__1_'
Added 'mem_right_track_20' under 'sb_0__1_'
Prev node '4294967295' for src_node '938'
Added 2 bits to 'mem_right_track_20' under 'sb_0__1_'
Added 'mem_right_track_22' under 'sb_0__1_'
Prev node '4294967295' for src_node '940'
Added 2 bits to 'mem_right_track_22' under 'sb_0__1_'
Added 'mem_right_track_24' under 'sb_0__1_'
Prev node '4294967295' for src_node '942'
Added 2 bits to 'mem_right_track_24' under 'sb_0__1_'
Added 'mem_right_track_26' under 'sb_0__1_'
Prev node '4294967295' for src_node '944'
Added 2 bits to 'mem_right_track_26' under 'sb_0__1_'
Added 'mem_right_track_28' under 'sb_0__1_'
Prev node '4294967295' for src_node '946'
Added 2 bits to 'mem_right_track_28' under 'sb_0__1_'
Added 'mem_right_track_30' under 'sb_0__1_'
Prev node '4294967295' for src_node '948'
Added 2 bits to 'mem_right_track_30' under 'sb_0__1_'
Added 'mem_right_track_32' under 'sb_0__1_'
Prev node '4294967295' for src_node '950'
Added 2 bits to 'mem_right_track_32' under 'sb_0__1_'
Added 'mem_right_track_34' under 'sb_0__1_'
Prev node '4294967295' for src_node '952'
Added 2 bits to 'mem_right_track_34' under 'sb_0__1_'
Added 'mem_right_track_36' under 'sb_0__1_'
Prev node '4294967295' for src_node '954'
Added 2 bits to 'mem_right_track_36' under 'sb_0__1_'
Added 'mem_bottom_track_1' under 'sb_0__1_'
Prev node '4294967295' for src_node '1199'
Added 8 bits to 'mem_bottom_track_1' under 'sb_0__1_'
Added 'mem_bottom_track_9' under 'sb_0__1_'
Prev node '4294967295' for src_node '1207'
Added 8 bits to 'mem_bottom_track_9' under 'sb_0__1_'
Added 'mem_bottom_track_17' under 'sb_0__1_'
Prev node '4294967295' for src_node '1215'
Added 8 bits to 'mem_bottom_track_17' under 'sb_0__1_'
Added 'mem_bottom_track_25' under 'sb_0__1_'
Prev node '4294967295' for src_node '1223'
Added 8 bits to 'mem_bottom_track_25' under 'sb_0__1_'
Added 'mem_bottom_track_33' under 'sb_0__1_'
Prev node '4294967295' for src_node '1231'
Added 6 bits to 'mem_bottom_track_33' under 'sb_0__1_'
	Done

	Generating bitstream for Switch blocks[0][2]...
Added 'mem_top_track_0' under 'sb_0__2_'
Prev node '4294967295' for src_node '1248'
Added 8 bits to 'mem_top_track_0' under 'sb_0__2_'
Added 'mem_top_track_8' under 'sb_0__2_'
Prev node '4294967295' for src_node '1250'
Added 8 bits to 'mem_top_track_8' under 'sb_0__2_'
Added 'mem_top_track_16' under 'sb_0__2_'
Prev node '4294967295' for src_node '1252'
Added 8 bits to 'mem_top_track_16' under 'sb_0__2_'
Added 'mem_top_track_24' under 'sb_0__2_'
Prev node '4294967295' for src_node '1254'
Added 8 bits to 'mem_top_track_24' under 'sb_0__2_'
Added 'mem_top_track_32' under 'sb_0__2_'
Prev node '4294967295' for src_node '1256'
Added 6 bits to 'mem_top_track_32' under 'sb_0__2_'
Added 'mem_right_track_2' under 'sb_0__2_'
Prev node '4294967295' for src_node '990'
Added 2 bits to 'mem_right_track_2' under 'sb_0__2_'
Added 'mem_right_track_4' under 'sb_0__2_'
Prev node '4294967295' for src_node '992'
Added 2 bits to 'mem_right_track_4' under 'sb_0__2_'
Added 'mem_right_track_6' under 'sb_0__2_'
Prev node '4294967295' for src_node '994'
Added 2 bits to 'mem_right_track_6' under 'sb_0__2_'
Added 'mem_right_track_8' under 'sb_0__2_'
Prev node '4294967295' for src_node '996'
Added 2 bits to 'mem_right_track_8' under 'sb_0__2_'
Added 'mem_right_track_10' under 'sb_0__2_'
Prev node '4294967295' for src_node '998'
Added 2 bits to 'mem_right_track_10' under 'sb_0__2_'
Added 'mem_right_track_12' under 'sb_0__2_'
Prev node '4294967295' for src_node '1000'
Added 2 bits to 'mem_right_track_12' under 'sb_0__2_'
Added 'mem_right_track_14' under 'sb_0__2_'
Prev node '4294967295' for src_node '1002'
Added 2 bits to 'mem_right_track_14' under 'sb_0__2_'
Added 'mem_right_track_16' under 'sb_0__2_'
Prev node '4294967295' for src_node '1004'
Added 2 bits to 'mem_right_track_16' under 'sb_0__2_'
Added 'mem_right_track_18' under 'sb_0__2_'
Prev node '4294967295' for src_node '1006'
Added 2 bits to 'mem_right_track_18' under 'sb_0__2_'
Added 'mem_right_track_20' under 'sb_0__2_'
Prev node '4294967295' for src_node '1008'
Added 2 bits to 'mem_right_track_20' under 'sb_0__2_'
Added 'mem_right_track_22' under 'sb_0__2_'
Prev node '4294967295' for src_node '1010'
Added 2 bits to 'mem_right_track_22' under 'sb_0__2_'
Added 'mem_right_track_24' under 'sb_0__2_'
Prev node '4294967295' for src_node '1012'
Added 2 bits to 'mem_right_track_24' under 'sb_0__2_'
Added 'mem_right_track_26' under 'sb_0__2_'
Prev node '4294967295' for src_node '1014'
Added 2 bits to 'mem_right_track_26' under 'sb_0__2_'
Added 'mem_right_track_28' under 'sb_0__2_'
Prev node '4294967295' for src_node '1016'
Added 2 bits to 'mem_right_track_28' under 'sb_0__2_'
Added 'mem_right_track_30' under 'sb_0__2_'
Prev node '4294967295' for src_node '1018'
Added 2 bits to 'mem_right_track_30' under 'sb_0__2_'
Added 'mem_right_track_32' under 'sb_0__2_'
Prev node '4294967295' for src_node '1020'
Added 2 bits to 'mem_right_track_32' under 'sb_0__2_'
Added 'mem_right_track_34' under 'sb_0__2_'
Prev node '4294967295' for src_node '1022'
Added 2 bits to 'mem_right_track_34' under 'sb_0__2_'
Added 'mem_right_track_36' under 'sb_0__2_'
Prev node '4294967295' for src_node '1024'
Added 2 bits to 'mem_right_track_36' under 'sb_0__2_'
Added 'mem_bottom_track_1' under 'sb_0__2_'
Prev node '4294967295' for src_node '1201'
Added 8 bits to 'mem_bottom_track_1' under 'sb_0__2_'
Added 'mem_bottom_track_9' under 'sb_0__2_'
Prev node '4294967295' for src_node '1209'
Added 8 bits to 'mem_bottom_track_9' under 'sb_0__2_'
Added 'mem_bottom_track_17' under 'sb_0__2_'
Prev node '4294967295' for src_node '1217'
Added 8 bits to 'mem_bottom_track_17' under 'sb_0__2_'
Added 'mem_bottom_track_25' under 'sb_0__2_'
Prev node '4294967295' for src_node '1225'
Added 8 bits to 'mem_bottom_track_25' under 'sb_0__2_'
Added 'mem_bottom_track_33' under 'sb_0__2_'
Prev node '4294967295' for src_node '1233'
Added 6 bits to 'mem_bottom_track_33' under 'sb_0__2_'
	Done

	Generating bitstream for Switch blocks[0][3]...
Added 'mem_top_track_0' under 'sb_0__3_'
Prev node '4294967295' for src_node '1258'
Added 8 bits to 'mem_top_track_0' under 'sb_0__3_'
Added 'mem_top_track_8' under 'sb_0__3_'
Prev node '4294967295' for src_node '1260'
Added 8 bits to 'mem_top_track_8' under 'sb_0__3_'
Added 'mem_top_track_16' under 'sb_0__3_'
Prev node '4294967295' for src_node '1262'
Added 8 bits to 'mem_top_track_16' under 'sb_0__3_'
Added 'mem_top_track_24' under 'sb_0__3_'
Prev node '4294967295' for src_node '1264'
Added 8 bits to 'mem_top_track_24' under 'sb_0__3_'
Added 'mem_top_track_32' under 'sb_0__3_'
Prev node '4294967295' for src_node '1266'
Added 6 bits to 'mem_top_track_32' under 'sb_0__3_'
Added 'mem_right_track_2' under 'sb_0__3_'
Prev node '4294967295' for src_node '1060'
Added 2 bits to 'mem_right_track_2' under 'sb_0__3_'
Added 'mem_right_track_4' under 'sb_0__3_'
Prev node '4294967295' for src_node '1062'
Added 2 bits to 'mem_right_track_4' under 'sb_0__3_'
Added 'mem_right_track_6' under 'sb_0__3_'
Prev node '4294967295' for src_node '1064'
Added 2 bits to 'mem_right_track_6' under 'sb_0__3_'
Added 'mem_right_track_8' under 'sb_0__3_'
Prev node '4294967295' for src_node '1066'
Added 2 bits to 'mem_right_track_8' under 'sb_0__3_'
Added 'mem_right_track_10' under 'sb_0__3_'
Prev node '4294967295' for src_node '1068'
Added 2 bits to 'mem_right_track_10' under 'sb_0__3_'
Added 'mem_right_track_12' under 'sb_0__3_'
Prev node '4294967295' for src_node '1070'
Added 2 bits to 'mem_right_track_12' under 'sb_0__3_'
Added 'mem_right_track_14' under 'sb_0__3_'
Prev node '4294967295' for src_node '1072'
Added 2 bits to 'mem_right_track_14' under 'sb_0__3_'
Added 'mem_right_track_16' under 'sb_0__3_'
Prev node '4294967295' for src_node '1074'
Added 2 bits to 'mem_right_track_16' under 'sb_0__3_'
Added 'mem_right_track_18' under 'sb_0__3_'
Prev node '4294967295' for src_node '1076'
Added 2 bits to 'mem_right_track_18' under 'sb_0__3_'
Added 'mem_right_track_20' under 'sb_0__3_'
Prev node '4294967295' for src_node '1078'
Added 2 bits to 'mem_right_track_20' under 'sb_0__3_'
Added 'mem_right_track_22' under 'sb_0__3_'
Prev node '4294967295' for src_node '1080'
Added 2 bits to 'mem_right_track_22' under 'sb_0__3_'
Added 'mem_right_track_24' under 'sb_0__3_'
Prev node '4294967295' for src_node '1082'
Added 2 bits to 'mem_right_track_24' under 'sb_0__3_'
Added 'mem_right_track_26' under 'sb_0__3_'
Prev node '4294967295' for src_node '1084'
Added 2 bits to 'mem_right_track_26' under 'sb_0__3_'
Added 'mem_right_track_28' under 'sb_0__3_'
Prev node '4294967295' for src_node '1086'
Added 2 bits to 'mem_right_track_28' under 'sb_0__3_'
Added 'mem_right_track_30' under 'sb_0__3_'
Prev node '4294967295' for src_node '1088'
Added 2 bits to 'mem_right_track_30' under 'sb_0__3_'
Added 'mem_right_track_32' under 'sb_0__3_'
Prev node '4294967295' for src_node '1090'
Added 2 bits to 'mem_right_track_32' under 'sb_0__3_'
Added 'mem_right_track_34' under 'sb_0__3_'
Prev node '4294967295' for src_node '1092'
Added 2 bits to 'mem_right_track_34' under 'sb_0__3_'
Added 'mem_right_track_36' under 'sb_0__3_'
Prev node '4294967295' for src_node '1094'
Added 2 bits to 'mem_right_track_36' under 'sb_0__3_'
Added 'mem_bottom_track_1' under 'sb_0__3_'
Prev node '4294967295' for src_node '1203'
Added 8 bits to 'mem_bottom_track_1' under 'sb_0__3_'
Added 'mem_bottom_track_9' under 'sb_0__3_'
Prev node '4294967295' for src_node '1211'
Added 8 bits to 'mem_bottom_track_9' under 'sb_0__3_'
Added 'mem_bottom_track_17' under 'sb_0__3_'
Prev node '4294967295' for src_node '1219'
Added 8 bits to 'mem_bottom_track_17' under 'sb_0__3_'
Added 'mem_bottom_track_25' under 'sb_0__3_'
Prev node '4294967295' for src_node '1227'
Added 8 bits to 'mem_bottom_track_25' under 'sb_0__3_'
Added 'mem_bottom_track_33' under 'sb_0__3_'
Prev node '4294967295' for src_node '1235'
Added 6 bits to 'mem_bottom_track_33' under 'sb_0__3_'
	Done

	Generating bitstream for Switch blocks[0][4]...
Added 'mem_right_track_0' under 'sb_0__4_'
Prev node '4294967295' for src_node '1128'
Added 2 bits to 'mem_right_track_0' under 'sb_0__4_'
Added 'mem_right_track_2' under 'sb_0__4_'
Prev node '4294967295' for src_node '1130'
Added 2 bits to 'mem_right_track_2' under 'sb_0__4_'
Added 'mem_right_track_4' under 'sb_0__4_'
Prev node '4294967295' for src_node '1132'
Added 2 bits to 'mem_right_track_4' under 'sb_0__4_'
Added 'mem_right_track_6' under 'sb_0__4_'
Prev node '4294967295' for src_node '1134'
Added 2 bits to 'mem_right_track_6' under 'sb_0__4_'
Added 'mem_right_track_8' under 'sb_0__4_'
Prev node '4294967295' for src_node '1136'
Added 2 bits to 'mem_right_track_8' under 'sb_0__4_'
Added 'mem_right_track_10' under 'sb_0__4_'
Prev node '4294967295' for src_node '1138'
Added 2 bits to 'mem_right_track_10' under 'sb_0__4_'
Added 'mem_right_track_12' under 'sb_0__4_'
Prev node '4294967295' for src_node '1140'
Added 2 bits to 'mem_right_track_12' under 'sb_0__4_'
Added 'mem_right_track_14' under 'sb_0__4_'
Prev node '4294967295' for src_node '1142'
Added 2 bits to 'mem_right_track_14' under 'sb_0__4_'
Added 'mem_right_track_16' under 'sb_0__4_'
Prev node '4294967295' for src_node '1144'
Added 2 bits to 'mem_right_track_16' under 'sb_0__4_'
Added 'mem_right_track_20' under 'sb_0__4_'
Prev node '4294967295' for src_node '1148'
Added 2 bits to 'mem_right_track_20' under 'sb_0__4_'
Added 'mem_right_track_22' under 'sb_0__4_'
Prev node '4294967295' for src_node '1150'
Added 2 bits to 'mem_right_track_22' under 'sb_0__4_'
Added 'mem_right_track_24' under 'sb_0__4_'
Prev node '4294967295' for src_node '1152'
Added 2 bits to 'mem_right_track_24' under 'sb_0__4_'
Added 'mem_right_track_26' under 'sb_0__4_'
Prev node '4294967295' for src_node '1154'
Added 2 bits to 'mem_right_track_26' under 'sb_0__4_'
Added 'mem_right_track_28' under 'sb_0__4_'
Prev node '4294967295' for src_node '1156'
Added 2 bits to 'mem_right_track_28' under 'sb_0__4_'
Added 'mem_right_track_30' under 'sb_0__4_'
Prev node '4294967295' for src_node '1158'
Added 2 bits to 'mem_right_track_30' under 'sb_0__4_'
Added 'mem_right_track_32' under 'sb_0__4_'
Prev node '4294967295' for src_node '1160'
Added 2 bits to 'mem_right_track_32' under 'sb_0__4_'
Added 'mem_right_track_34' under 'sb_0__4_'
Prev node '4294967295' for src_node '1162'
Added 2 bits to 'mem_right_track_34' under 'sb_0__4_'
Added 'mem_right_track_36' under 'sb_0__4_'
Prev node '4294967295' for src_node '1164'
Added 2 bits to 'mem_right_track_36' under 'sb_0__4_'
Added 'mem_bottom_track_1' under 'sb_0__4_'
Prev node '4294967295' for src_node '1205'
Added 2 bits to 'mem_bottom_track_1' under 'sb_0__4_'
Added 'mem_bottom_track_3' under 'sb_0__4_'
Prev node '4294967295' for src_node '1239'
Added 2 bits to 'mem_bottom_track_3' under 'sb_0__4_'
Added 'mem_bottom_track_5' under 'sb_0__4_'
Prev node '4294967295' for src_node '1249'
Added 2 bits to 'mem_bottom_track_5' under 'sb_0__4_'
Added 'mem_bottom_track_7' under 'sb_0__4_'
Prev node '4294967295' for src_node '1259'
Added 2 bits to 'mem_bottom_track_7' under 'sb_0__4_'
Added 'mem_bottom_track_9' under 'sb_0__4_'
Prev node '4294967295' for src_node '1213'
Added 2 bits to 'mem_bottom_track_9' under 'sb_0__4_'
Added 'mem_bottom_track_11' under 'sb_0__4_'
Prev node '4294967295' for src_node '1241'
Added 2 bits to 'mem_bottom_track_11' under 'sb_0__4_'
Added 'mem_bottom_track_13' under 'sb_0__4_'
Prev node '4294967295' for src_node '1251'
Added 2 bits to 'mem_bottom_track_13' under 'sb_0__4_'
Added 'mem_bottom_track_15' under 'sb_0__4_'
Prev node '4294967295' for src_node '1261'
Added 2 bits to 'mem_bottom_track_15' under 'sb_0__4_'
Added 'mem_bottom_track_17' under 'sb_0__4_'
Prev node '4294967295' for src_node '1221'
Added 2 bits to 'mem_bottom_track_17' under 'sb_0__4_'
Added 'mem_bottom_track_21' under 'sb_0__4_'
Prev node '4294967295' for src_node '1253'
Added 2 bits to 'mem_bottom_track_21' under 'sb_0__4_'
Added 'mem_bottom_track_23' under 'sb_0__4_'
Prev node '4294967295' for src_node '1263'
Added 2 bits to 'mem_bottom_track_23' under 'sb_0__4_'
Added 'mem_bottom_track_25' under 'sb_0__4_'
Prev node '4294967295' for src_node '1229'
Added 2 bits to 'mem_bottom_track_25' under 'sb_0__4_'
Added 'mem_bottom_track_27' under 'sb_0__4_'
Prev node '4294967295' for src_node '1245'
Added 2 bits to 'mem_bottom_track_27' under 'sb_0__4_'
Added 'mem_bottom_track_29' under 'sb_0__4_'
Prev node '4294967295' for src_node '1255'
Added 2 bits to 'mem_bottom_track_29' under 'sb_0__4_'
Added 'mem_bottom_track_31' under 'sb_0__4_'
Prev node '4294967295' for src_node '1265'
Added 2 bits to 'mem_bottom_track_31' under 'sb_0__4_'
Added 'mem_bottom_track_33' under 'sb_0__4_'
Prev node '4294967295' for src_node '1237'
Added 2 bits to 'mem_bottom_track_33' under 'sb_0__4_'
Added 'mem_bottom_track_35' under 'sb_0__4_'
Prev node '4294967295' for src_node '1247'
Added 2 bits to 'mem_bottom_track_35' under 'sb_0__4_'
Added 'mem_bottom_track_37' under 'sb_0__4_'
Prev node '4294967295' for src_node '1257'
Added 2 bits to 'mem_bottom_track_37' under 'sb_0__4_'
	Done

	Generating bitstream for Switch blocks[1][0]...
Added 'mem_top_track_0' under 'sb_1__0_'
Prev node '4294967295' for src_node '1268'
Added 6 bits to 'mem_top_track_0' under 'sb_1__0_'
Added 'mem_top_track_2' under 'sb_1__0_'
Prev node '4294967295' for src_node '1270'
Added 2 bits to 'mem_top_track_2' under 'sb_1__0_'
Added 'mem_top_track_4' under 'sb_1__0_'
Prev node '4294967295' for src_node '1272'
Added 2 bits to 'mem_top_track_4' under 'sb_1__0_'
Added 'mem_top_track_6' under 'sb_1__0_'
Prev node '4294967295' for src_node '1274'
Added 2 bits to 'mem_top_track_6' under 'sb_1__0_'
Added 'mem_top_track_12' under 'sb_1__0_'
Prev node '4294967295' for src_node '1280'
Added 2 bits to 'mem_top_track_12' under 'sb_1__0_'
Added 'mem_top_track_14' under 'sb_1__0_'
Prev node '4294967295' for src_node '1282'
Added 2 bits to 'mem_top_track_14' under 'sb_1__0_'
Added 'mem_top_track_16' under 'sb_1__0_'
Prev node '4294967295' for src_node '1284'
Added 2 bits to 'mem_top_track_16' under 'sb_1__0_'
Added 'mem_top_track_18' under 'sb_1__0_'
Prev node '4294967295' for src_node '1286'
Added 2 bits to 'mem_top_track_18' under 'sb_1__0_'
Added 'mem_top_track_20' under 'sb_1__0_'
Prev node '4294967295' for src_node '1288'
Added 2 bits to 'mem_top_track_20' under 'sb_1__0_'
Added 'mem_top_track_22' under 'sb_1__0_'
Prev node '4294967295' for src_node '1290'
Added 2 bits to 'mem_top_track_22' under 'sb_1__0_'
Added 'mem_top_track_24' under 'sb_1__0_'
Prev node '4294967295' for src_node '1292'
Added 2 bits to 'mem_top_track_24' under 'sb_1__0_'
Added 'mem_top_track_26' under 'sb_1__0_'
Prev node '4294967295' for src_node '1294'
Added 2 bits to 'mem_top_track_26' under 'sb_1__0_'
Added 'mem_top_track_32' under 'sb_1__0_'
Prev node '4294967295' for src_node '1300'
Added 2 bits to 'mem_top_track_32' under 'sb_1__0_'
Added 'mem_top_track_34' under 'sb_1__0_'
Prev node '4294967295' for src_node '1302'
Added 2 bits to 'mem_top_track_34' under 'sb_1__0_'
Added 'mem_top_track_36' under 'sb_1__0_'
Prev node '4294967295' for src_node '1304'
Added 2 bits to 'mem_top_track_36' under 'sb_1__0_'
Added 'mem_top_track_38' under 'sb_1__0_'
Prev node '4294967295' for src_node '1306'
Added 6 bits to 'mem_top_track_38' under 'sb_1__0_'
Added 'mem_right_track_0' under 'sb_1__0_'
Prev node '4294967295' for src_node '888'
Added 8 bits to 'mem_right_track_0' under 'sb_1__0_'
Added 'mem_right_track_8' under 'sb_1__0_'
Prev node '4294967295' for src_node '890'
Added 8 bits to 'mem_right_track_8' under 'sb_1__0_'
Added 'mem_right_track_16' under 'sb_1__0_'
Prev node '4294967295' for src_node '892'
Added 8 bits to 'mem_right_track_16' under 'sb_1__0_'
Added 'mem_right_track_24' under 'sb_1__0_'
Prev node '4294967295' for src_node '894'
Added 8 bits to 'mem_right_track_24' under 'sb_1__0_'
Added 'mem_right_track_32' under 'sb_1__0_'
Prev node '4294967295' for src_node '896'
Added 6 bits to 'mem_right_track_32' under 'sb_1__0_'
Added 'mem_left_track_1' under 'sb_1__0_'
Prev node '4294967295' for src_node '849'
Added 8 bits to 'mem_left_track_1' under 'sb_1__0_'
Added 'mem_left_track_9' under 'sb_1__0_'
Prev node '4294967295' for src_node '857'
Added 8 bits to 'mem_left_track_9' under 'sb_1__0_'
Added 'mem_left_track_17' under 'sb_1__0_'
Prev node '4294967295' for src_node '865'
Added 8 bits to 'mem_left_track_17' under 'sb_1__0_'
Added 'mem_left_track_25' under 'sb_1__0_'
Prev node '4294967295' for src_node '873'
Added 8 bits to 'mem_left_track_25' under 'sb_1__0_'
Added 'mem_left_track_33' under 'sb_1__0_'
Prev node '4294967295' for src_node '881'
Added 6 bits to 'mem_left_track_33' under 'sb_1__0_'
	Done

	Generating bitstream for Switch blocks[1][1]...
Added 'mem_top_track_0' under 'sb_1__1_'
Prev node '4294967295' for src_node '1308'
Added 8 bits to 'mem_top_track_0' under 'sb_1__1_'
Added 'mem_top_track_8' under 'sb_1__1_'
Prev node '4294967295' for src_node '1310'
Added 8 bits to 'mem_top_track_8' under 'sb_1__1_'
Added 'mem_top_track_16' under 'sb_1__1_'
Prev node '4294967295' for src_node '1312'
Added 8 bits to 'mem_top_track_16' under 'sb_1__1_'
Added 'mem_top_track_24' under 'sb_1__1_'
Prev node '4294967295' for src_node '1314'
Added 8 bits to 'mem_top_track_24' under 'sb_1__1_'
Added 'mem_top_track_32' under 'sb_1__1_'
Prev node '4294967295' for src_node '1316'
Added 8 bits to 'mem_top_track_32' under 'sb_1__1_'
Added 'mem_right_track_0' under 'sb_1__1_'
Prev node '4294967295' for src_node '958'
Added 8 bits to 'mem_right_track_0' under 'sb_1__1_'
Added 'mem_right_track_8' under 'sb_1__1_'
Prev node '4294967295' for src_node '960'
Added 8 bits to 'mem_right_track_8' under 'sb_1__1_'
Added 'mem_right_track_16' under 'sb_1__1_'
Prev node '4294967295' for src_node '962'
Added 8 bits to 'mem_right_track_16' under 'sb_1__1_'
Added 'mem_right_track_24' under 'sb_1__1_'
Prev node '4294967295' for src_node '964'
Added 8 bits to 'mem_right_track_24' under 'sb_1__1_'
Added 'mem_right_track_32' under 'sb_1__1_'
Prev node '4294967295' for src_node '966'
Added 8 bits to 'mem_right_track_32' under 'sb_1__1_'
Added 'mem_bottom_track_1' under 'sb_1__1_'
Prev node '4294967295' for src_node '1269'
Added 8 bits to 'mem_bottom_track_1' under 'sb_1__1_'
Added 'mem_bottom_track_9' under 'sb_1__1_'
Prev node '4294967295' for src_node '1277'
Added 8 bits to 'mem_bottom_track_9' under 'sb_1__1_'
Added 'mem_bottom_track_17' under 'sb_1__1_'
Prev node '4294967295' for src_node '1285'
Added 8 bits to 'mem_bottom_track_17' under 'sb_1__1_'
Added 'mem_bottom_track_25' under 'sb_1__1_'
Prev node '4294967295' for src_node '1293'
Added 8 bits to 'mem_bottom_track_25' under 'sb_1__1_'
Added 'mem_bottom_track_33' under 'sb_1__1_'
Prev node '4294967295' for src_node '1301'
Added 8 bits to 'mem_bottom_track_33' under 'sb_1__1_'
Added 'mem_left_track_1' under 'sb_1__1_'
Prev node '4294967295' for src_node '919'
Added 8 bits to 'mem_left_track_1' under 'sb_1__1_'
Added 'mem_left_track_9' under 'sb_1__1_'
Prev node '4294967295' for src_node '927'
Added 8 bits to 'mem_left_track_9' under 'sb_1__1_'
Added 'mem_left_track_17' under 'sb_1__1_'
Prev node '4294967295' for src_node '935'
Added 8 bits to 'mem_left_track_17' under 'sb_1__1_'
Added 'mem_left_track_25' under 'sb_1__1_'
Prev node '4294967295' for src_node '943'
Added 8 bits to 'mem_left_track_25' under 'sb_1__1_'
Added 'mem_left_track_33' under 'sb_1__1_'
Prev node '4294967295' for src_node '951'
Added 8 bits to 'mem_left_track_33' under 'sb_1__1_'
	Done

	Generating bitstream for Switch blocks[1][2]...
Added 'mem_top_track_0' under 'sb_1__2_'
Prev node '4294967295' for src_node '1318'
Added 8 bits to 'mem_top_track_0' under 'sb_1__2_'
Added 'mem_top_track_8' under 'sb_1__2_'
Prev node '4294967295' for src_node '1320'
Added 8 bits to 'mem_top_track_8' under 'sb_1__2_'
Added 'mem_top_track_16' under 'sb_1__2_'
Prev node '4294967295' for src_node '1322'
Added 8 bits to 'mem_top_track_16' under 'sb_1__2_'
Added 'mem_top_track_24' under 'sb_1__2_'
Prev node '4294967295' for src_node '1324'
Added 8 bits to 'mem_top_track_24' under 'sb_1__2_'
Added 'mem_top_track_32' under 'sb_1__2_'
Prev node '4294967295' for src_node '1326'
Added 8 bits to 'mem_top_track_32' under 'sb_1__2_'
Added 'mem_right_track_0' under 'sb_1__2_'
Prev node '4294967295' for src_node '1028'
Added 8 bits to 'mem_right_track_0' under 'sb_1__2_'
Added 'mem_right_track_8' under 'sb_1__2_'
Prev node '4294967295' for src_node '1030'
Added 8 bits to 'mem_right_track_8' under 'sb_1__2_'
Added 'mem_right_track_16' under 'sb_1__2_'
Prev node '4294967295' for src_node '1032'
Added 8 bits to 'mem_right_track_16' under 'sb_1__2_'
Added 'mem_right_track_24' under 'sb_1__2_'
Prev node '4294967295' for src_node '1034'
Added 8 bits to 'mem_right_track_24' under 'sb_1__2_'
Added 'mem_right_track_32' under 'sb_1__2_'
Prev node '4294967295' for src_node '1036'
Added 8 bits to 'mem_right_track_32' under 'sb_1__2_'
Added 'mem_bottom_track_1' under 'sb_1__2_'
Prev node '4294967295' for src_node '1271'
Added 8 bits to 'mem_bottom_track_1' under 'sb_1__2_'
Added 'mem_bottom_track_9' under 'sb_1__2_'
Prev node '4294967295' for src_node '1279'
Added 8 bits to 'mem_bottom_track_9' under 'sb_1__2_'
Added 'mem_bottom_track_17' under 'sb_1__2_'
Prev node '4294967295' for src_node '1287'
Added 8 bits to 'mem_bottom_track_17' under 'sb_1__2_'
Added 'mem_bottom_track_25' under 'sb_1__2_'
Prev node '4294967295' for src_node '1295'
Added 8 bits to 'mem_bottom_track_25' under 'sb_1__2_'
Added 'mem_bottom_track_33' under 'sb_1__2_'
Prev node '4294967295' for src_node '1303'
Added 8 bits to 'mem_bottom_track_33' under 'sb_1__2_'
Added 'mem_left_track_1' under 'sb_1__2_'
Prev node '4294967295' for src_node '989'
Added 8 bits to 'mem_left_track_1' under 'sb_1__2_'
Added 'mem_left_track_9' under 'sb_1__2_'
Prev node '4294967295' for src_node '997'
Added 8 bits to 'mem_left_track_9' under 'sb_1__2_'
Added 'mem_left_track_17' under 'sb_1__2_'
Prev node '4294967295' for src_node '1005'
Added 8 bits to 'mem_left_track_17' under 'sb_1__2_'
Added 'mem_left_track_25' under 'sb_1__2_'
Prev node '4294967295' for src_node '1013'
Added 8 bits to 'mem_left_track_25' under 'sb_1__2_'
Added 'mem_left_track_33' under 'sb_1__2_'
Prev node '4294967295' for src_node '1021'
Added 8 bits to 'mem_left_track_33' under 'sb_1__2_'
	Done

	Generating bitstream for Switch blocks[1][3]...
Added 'mem_top_track_0' under 'sb_1__3_'
Prev node '1077' for src_node '1328'
Path: 0 -> Driver node '611' for src_node '1328'
Path: 1 -> Driver node '1063' for src_node '1328'
Path: 2 -> Driver node '1101' for src_node '1328'
Path: 3 -> Driver node '1077' for src_node '1328'
Added 8 bits to 'mem_top_track_0' under 'sb_1__3_'
Added 'mem_top_track_8' under 'sb_1__3_'
Prev node '4294967295' for src_node '1330'
Added 8 bits to 'mem_top_track_8' under 'sb_1__3_'
Added 'mem_top_track_16' under 'sb_1__3_'
Prev node '4294967295' for src_node '1332'
Added 8 bits to 'mem_top_track_16' under 'sb_1__3_'
Added 'mem_top_track_24' under 'sb_1__3_'
Prev node '4294967295' for src_node '1334'
Added 8 bits to 'mem_top_track_24' under 'sb_1__3_'
Added 'mem_top_track_32' under 'sb_1__3_'
Prev node '4294967295' for src_node '1336'
Added 8 bits to 'mem_top_track_32' under 'sb_1__3_'
Added 'mem_right_track_0' under 'sb_1__3_'
Prev node '4294967295' for src_node '1098'
Added 8 bits to 'mem_right_track_0' under 'sb_1__3_'
Added 'mem_right_track_8' under 'sb_1__3_'
Prev node '4294967295' for src_node '1100'
Added 8 bits to 'mem_right_track_8' under 'sb_1__3_'
Added 'mem_right_track_16' under 'sb_1__3_'
Prev node '4294967295' for src_node '1102'
Added 8 bits to 'mem_right_track_16' under 'sb_1__3_'
Added 'mem_right_track_24' under 'sb_1__3_'
Prev node '4294967295' for src_node '1104'
Added 8 bits to 'mem_right_track_24' under 'sb_1__3_'
Added 'mem_right_track_32' under 'sb_1__3_'
Prev node '4294967295' for src_node '1106'
Added 8 bits to 'mem_right_track_32' under 'sb_1__3_'
Added 'mem_bottom_track_1' under 'sb_1__3_'
Prev node '4294967295' for src_node '1273'
Added 8 bits to 'mem_bottom_track_1' under 'sb_1__3_'
Added 'mem_bottom_track_9' under 'sb_1__3_'
Prev node '4294967295' for src_node '1281'
Added 8 bits to 'mem_bottom_track_9' under 'sb_1__3_'
Added 'mem_bottom_track_17' under 'sb_1__3_'
Prev node '4294967295' for src_node '1289'
Added 8 bits to 'mem_bottom_track_17' under 'sb_1__3_'
Added 'mem_bottom_track_25' under 'sb_1__3_'
Prev node '4294967295' for src_node '1297'
Added 8 bits to 'mem_bottom_track_25' under 'sb_1__3_'
Added 'mem_bottom_track_33' under 'sb_1__3_'
Prev node '4294967295' for src_node '1305'
Added 8 bits to 'mem_bottom_track_33' under 'sb_1__3_'
Added 'mem_left_track_1' under 'sb_1__3_'
Prev node '4294967295' for src_node '1059'
Added 8 bits to 'mem_left_track_1' under 'sb_1__3_'
Added 'mem_left_track_9' under 'sb_1__3_'
Prev node '4294967295' for src_node '1067'
Added 8 bits to 'mem_left_track_9' under 'sb_1__3_'
Added 'mem_left_track_17' under 'sb_1__3_'
Prev node '4294967295' for src_node '1075'
Added 8 bits to 'mem_left_track_17' under 'sb_1__3_'
Added 'mem_left_track_25' under 'sb_1__3_'
Prev node '4294967295' for src_node '1083'
Added 8 bits to 'mem_left_track_25' under 'sb_1__3_'
Added 'mem_left_track_33' under 'sb_1__3_'
Prev node '4294967295' for src_node '1091'
Added 8 bits to 'mem_left_track_33' under 'sb_1__3_'
	Done

	Generating bitstream for Switch blocks[1][4]...
Added 'mem_right_track_0' under 'sb_1__4_'
Prev node '4294967295' for src_node '1168'
Added 8 bits to 'mem_right_track_0' under 'sb_1__4_'
Added 'mem_right_track_8' under 'sb_1__4_'
Prev node '4294967295' for src_node '1170'
Added 8 bits to 'mem_right_track_8' under 'sb_1__4_'
Added 'mem_right_track_16' under 'sb_1__4_'
Prev node '4294967295' for src_node '1172'
Added 8 bits to 'mem_right_track_16' under 'sb_1__4_'
Added 'mem_right_track_24' under 'sb_1__4_'
Prev node '1328' for src_node '1174'
Path: 0 -> Driver node '771' for src_node '1174'
Path: 1 -> Driver node '631' for src_node '1174'
Path: 2 -> Driver node '1328' for src_node '1174'
Added 8 bits to 'mem_right_track_24' under 'sb_1__4_'
Added 'mem_right_track_32' under 'sb_1__4_'
Prev node '4294967295' for src_node '1176'
Added 6 bits to 'mem_right_track_32' under 'sb_1__4_'
Added 'mem_bottom_track_1' under 'sb_1__4_'
Prev node '4294967295' for src_node '1275'
Added 2 bits to 'mem_bottom_track_1' under 'sb_1__4_'
Added 'mem_bottom_track_3' under 'sb_1__4_'
Prev node '4294967295' for src_node '1309'
Added 2 bits to 'mem_bottom_track_3' under 'sb_1__4_'
Added 'mem_bottom_track_5' under 'sb_1__4_'
Prev node '4294967295' for src_node '1319'
Added 2 bits to 'mem_bottom_track_5' under 'sb_1__4_'
Added 'mem_bottom_track_7' under 'sb_1__4_'
Prev node '4294967295' for src_node '1329'
Added 2 bits to 'mem_bottom_track_7' under 'sb_1__4_'
Added 'mem_bottom_track_9' under 'sb_1__4_'
Prev node '4294967295' for src_node '1283'
Added 2 bits to 'mem_bottom_track_9' under 'sb_1__4_'
Added 'mem_bottom_track_11' under 'sb_1__4_'
Prev node '4294967295' for src_node '1311'
Added 2 bits to 'mem_bottom_track_11' under 'sb_1__4_'
Added 'mem_bottom_track_13' under 'sb_1__4_'
Prev node '4294967295' for src_node '1321'
Added 2 bits to 'mem_bottom_track_13' under 'sb_1__4_'
Added 'mem_bottom_track_15' under 'sb_1__4_'
Prev node '4294967295' for src_node '1331'
Added 2 bits to 'mem_bottom_track_15' under 'sb_1__4_'
Added 'mem_bottom_track_17' under 'sb_1__4_'
Prev node '4294967295' for src_node '1291'
Added 2 bits to 'mem_bottom_track_17' under 'sb_1__4_'
Added 'mem_bottom_track_19' under 'sb_1__4_'
Prev node '4294967295' for src_node '1313'
Added 2 bits to 'mem_bottom_track_19' under 'sb_1__4_'
Added 'mem_bottom_track_21' under 'sb_1__4_'
Prev node '4294967295' for src_node '1323'
Added 2 bits to 'mem_bottom_track_21' under 'sb_1__4_'
Added 'mem_bottom_track_23' under 'sb_1__4_'
Prev node '4294967295' for src_node '1333'
Added 2 bits to 'mem_bottom_track_23' under 'sb_1__4_'
Added 'mem_bottom_track_25' under 'sb_1__4_'
Prev node '4294967295' for src_node '1299'
Added 2 bits to 'mem_bottom_track_25' under 'sb_1__4_'
Added 'mem_bottom_track_27' under 'sb_1__4_'
Prev node '4294967295' for src_node '1315'
Added 2 bits to 'mem_bottom_track_27' under 'sb_1__4_'
Added 'mem_bottom_track_29' under 'sb_1__4_'
Prev node '4294967295' for src_node '1325'
Added 2 bits to 'mem_bottom_track_29' under 'sb_1__4_'
Added 'mem_bottom_track_31' under 'sb_1__4_'
Prev node '4294967295' for src_node '1335'
Added 2 bits to 'mem_bottom_track_31' under 'sb_1__4_'
Added 'mem_bottom_track_33' under 'sb_1__4_'
Prev node '4294967295' for src_node '1307'
Added 2 bits to 'mem_bottom_track_33' under 'sb_1__4_'
Added 'mem_bottom_track_35' under 'sb_1__4_'
Prev node '4294967295' for src_node '1317'
Added 2 bits to 'mem_bottom_track_35' under 'sb_1__4_'
Added 'mem_bottom_track_37' under 'sb_1__4_'
Prev node '4294967295' for src_node '1327'
Added 2 bits to 'mem_bottom_track_37' under 'sb_1__4_'
Added 'mem_bottom_track_39' under 'sb_1__4_'
Prev node '4294967295' for src_node '1337'
Added 2 bits to 'mem_bottom_track_39' under 'sb_1__4_'
Added 'mem_left_track_1' under 'sb_1__4_'
Prev node '4294967295' for src_node '1129'
Added 8 bits to 'mem_left_track_1' under 'sb_1__4_'
Added 'mem_left_track_9' under 'sb_1__4_'
Prev node '4294967295' for src_node '1137'
Added 8 bits to 'mem_left_track_9' under 'sb_1__4_'
Added 'mem_left_track_17' under 'sb_1__4_'
Prev node '4294967295' for src_node '1145'
Added 8 bits to 'mem_left_track_17' under 'sb_1__4_'
Added 'mem_left_track_25' under 'sb_1__4_'
Prev node '4294967295' for src_node '1153'
Added 8 bits to 'mem_left_track_25' under 'sb_1__4_'
Added 'mem_left_track_33' under 'sb_1__4_'
Prev node '4294967295' for src_node '1161'
Added 6 bits to 'mem_left_track_33' under 'sb_1__4_'
	Done

	Generating bitstream for Switch blocks[2][0]...
Added 'mem_top_track_0' under 'sb_2__0_'
Prev node '4294967295' for src_node '1338'
Added 6 bits to 'mem_top_track_0' under 'sb_2__0_'
Added 'mem_top_track_2' under 'sb_2__0_'
Prev node '4294967295' for src_node '1340'
Added 2 bits to 'mem_top_track_2' under 'sb_2__0_'
Added 'mem_top_track_4' under 'sb_2__0_'
Prev node '4294967295' for src_node '1342'
Added 2 bits to 'mem_top_track_4' under 'sb_2__0_'
Added 'mem_top_track_6' under 'sb_2__0_'
Prev node '4294967295' for src_node '1344'
Added 2 bits to 'mem_top_track_6' under 'sb_2__0_'
Added 'mem_top_track_12' under 'sb_2__0_'
Prev node '4294967295' for src_node '1350'
Added 2 bits to 'mem_top_track_12' under 'sb_2__0_'
Added 'mem_top_track_14' under 'sb_2__0_'
Prev node '4294967295' for src_node '1352'
Added 2 bits to 'mem_top_track_14' under 'sb_2__0_'
Added 'mem_top_track_16' under 'sb_2__0_'
Prev node '4294967295' for src_node '1354'
Added 2 bits to 'mem_top_track_16' under 'sb_2__0_'
Added 'mem_top_track_18' under 'sb_2__0_'
Prev node '4294967295' for src_node '1356'
Added 2 bits to 'mem_top_track_18' under 'sb_2__0_'
Added 'mem_top_track_20' under 'sb_2__0_'
Prev node '4294967295' for src_node '1358'
Added 2 bits to 'mem_top_track_20' under 'sb_2__0_'
Added 'mem_top_track_22' under 'sb_2__0_'
Prev node '4294967295' for src_node '1360'
Added 2 bits to 'mem_top_track_22' under 'sb_2__0_'
Added 'mem_top_track_24' under 'sb_2__0_'
Prev node '4294967295' for src_node '1362'
Added 2 bits to 'mem_top_track_24' under 'sb_2__0_'
Added 'mem_top_track_26' under 'sb_2__0_'
Prev node '4294967295' for src_node '1364'
Added 2 bits to 'mem_top_track_26' under 'sb_2__0_'
Added 'mem_top_track_32' under 'sb_2__0_'
Prev node '4294967295' for src_node '1370'
Added 2 bits to 'mem_top_track_32' under 'sb_2__0_'
Added 'mem_top_track_34' under 'sb_2__0_'
Prev node '4294967295' for src_node '1372'
Added 2 bits to 'mem_top_track_34' under 'sb_2__0_'
Added 'mem_top_track_36' under 'sb_2__0_'
Prev node '4294967295' for src_node '1374'
Added 2 bits to 'mem_top_track_36' under 'sb_2__0_'
Added 'mem_top_track_38' under 'sb_2__0_'
Prev node '4294967295' for src_node '1376'
Added 6 bits to 'mem_top_track_38' under 'sb_2__0_'
Added 'mem_right_track_0' under 'sb_2__0_'
Prev node '4294967295' for src_node '898'
Added 8 bits to 'mem_right_track_0' under 'sb_2__0_'
Added 'mem_right_track_8' under 'sb_2__0_'
Prev node '4294967295' for src_node '900'
Added 8 bits to 'mem_right_track_8' under 'sb_2__0_'
Added 'mem_right_track_16' under 'sb_2__0_'
Prev node '4294967295' for src_node '902'
Added 8 bits to 'mem_right_track_16' under 'sb_2__0_'
Added 'mem_right_track_24' under 'sb_2__0_'
Prev node '4294967295' for src_node '904'
Added 8 bits to 'mem_right_track_24' under 'sb_2__0_'
Added 'mem_right_track_32' under 'sb_2__0_'
Prev node '4294967295' for src_node '906'
Added 6 bits to 'mem_right_track_32' under 'sb_2__0_'
Added 'mem_left_track_1' under 'sb_2__0_'
Prev node '4294967295' for src_node '851'
Added 8 bits to 'mem_left_track_1' under 'sb_2__0_'
Added 'mem_left_track_9' under 'sb_2__0_'
Prev node '4294967295' for src_node '859'
Added 8 bits to 'mem_left_track_9' under 'sb_2__0_'
Added 'mem_left_track_17' under 'sb_2__0_'
Prev node '4294967295' for src_node '867'
Added 8 bits to 'mem_left_track_17' under 'sb_2__0_'
Added 'mem_left_track_25' under 'sb_2__0_'
Prev node '4294967295' for src_node '875'
Added 8 bits to 'mem_left_track_25' under 'sb_2__0_'
Added 'mem_left_track_33' under 'sb_2__0_'
Prev node '4294967295' for src_node '883'
Added 6 bits to 'mem_left_track_33' under 'sb_2__0_'
	Done

	Generating bitstream for Switch blocks[2][1]...
Added 'mem_top_track_0' under 'sb_2__1_'
Prev node '4294967295' for src_node '1378'
Added 8 bits to 'mem_top_track_0' under 'sb_2__1_'
Added 'mem_top_track_8' under 'sb_2__1_'
Prev node '4294967295' for src_node '1380'
Added 8 bits to 'mem_top_track_8' under 'sb_2__1_'
Added 'mem_top_track_16' under 'sb_2__1_'
Prev node '4294967295' for src_node '1382'
Added 8 bits to 'mem_top_track_16' under 'sb_2__1_'
Added 'mem_top_track_24' under 'sb_2__1_'
Prev node '4294967295' for src_node '1384'
Added 8 bits to 'mem_top_track_24' under 'sb_2__1_'
Added 'mem_top_track_32' under 'sb_2__1_'
Prev node '4294967295' for src_node '1386'
Added 8 bits to 'mem_top_track_32' under 'sb_2__1_'
Added 'mem_right_track_0' under 'sb_2__1_'
Prev node '4294967295' for src_node '968'
Added 8 bits to 'mem_right_track_0' under 'sb_2__1_'
Added 'mem_right_track_8' under 'sb_2__1_'
Prev node '4294967295' for src_node '970'
Added 8 bits to 'mem_right_track_8' under 'sb_2__1_'
Added 'mem_right_track_16' under 'sb_2__1_'
Prev node '4294967295' for src_node '972'
Added 8 bits to 'mem_right_track_16' under 'sb_2__1_'
Added 'mem_right_track_24' under 'sb_2__1_'
Prev node '4294967295' for src_node '974'
Added 8 bits to 'mem_right_track_24' under 'sb_2__1_'
Added 'mem_right_track_32' under 'sb_2__1_'
Prev node '4294967295' for src_node '976'
Added 8 bits to 'mem_right_track_32' under 'sb_2__1_'
Added 'mem_bottom_track_1' under 'sb_2__1_'
Prev node '4294967295' for src_node '1339'
Added 8 bits to 'mem_bottom_track_1' under 'sb_2__1_'
Added 'mem_bottom_track_9' under 'sb_2__1_'
Prev node '4294967295' for src_node '1347'
Added 8 bits to 'mem_bottom_track_9' under 'sb_2__1_'
Added 'mem_bottom_track_17' under 'sb_2__1_'
Prev node '4294967295' for src_node '1355'
Added 8 bits to 'mem_bottom_track_17' under 'sb_2__1_'
Added 'mem_bottom_track_25' under 'sb_2__1_'
Prev node '4294967295' for src_node '1363'
Added 8 bits to 'mem_bottom_track_25' under 'sb_2__1_'
Added 'mem_bottom_track_33' under 'sb_2__1_'
Prev node '4294967295' for src_node '1371'
Added 8 bits to 'mem_bottom_track_33' under 'sb_2__1_'
Added 'mem_left_track_1' under 'sb_2__1_'
Prev node '4294967295' for src_node '921'
Added 8 bits to 'mem_left_track_1' under 'sb_2__1_'
Added 'mem_left_track_9' under 'sb_2__1_'
Prev node '4294967295' for src_node '929'
Added 8 bits to 'mem_left_track_9' under 'sb_2__1_'
Added 'mem_left_track_17' under 'sb_2__1_'
Prev node '4294967295' for src_node '937'
Added 8 bits to 'mem_left_track_17' under 'sb_2__1_'
Added 'mem_left_track_25' under 'sb_2__1_'
Prev node '4294967295' for src_node '945'
Added 8 bits to 'mem_left_track_25' under 'sb_2__1_'
Added 'mem_left_track_33' under 'sb_2__1_'
Prev node '4294967295' for src_node '953'
Added 8 bits to 'mem_left_track_33' under 'sb_2__1_'
	Done

	Generating bitstream for Switch blocks[2][2]...
Added 'mem_top_track_0' under 'sb_2__2_'
Prev node '4294967295' for src_node '1388'
Added 8 bits to 'mem_top_track_0' under 'sb_2__2_'
Added 'mem_top_track_8' under 'sb_2__2_'
Prev node '4294967295' for src_node '1390'
Added 8 bits to 'mem_top_track_8' under 'sb_2__2_'
Added 'mem_top_track_16' under 'sb_2__2_'
Prev node '4294967295' for src_node '1392'
Added 8 bits to 'mem_top_track_16' under 'sb_2__2_'
Added 'mem_top_track_24' under 'sb_2__2_'
Prev node '4294967295' for src_node '1394'
Added 8 bits to 'mem_top_track_24' under 'sb_2__2_'
Added 'mem_top_track_32' under 'sb_2__2_'
Prev node '4294967295' for src_node '1396'
Added 8 bits to 'mem_top_track_32' under 'sb_2__2_'
Added 'mem_right_track_0' under 'sb_2__2_'
Prev node '4294967295' for src_node '1038'
Added 8 bits to 'mem_right_track_0' under 'sb_2__2_'
Added 'mem_right_track_8' under 'sb_2__2_'
Prev node '4294967295' for src_node '1040'
Added 8 bits to 'mem_right_track_8' under 'sb_2__2_'
Added 'mem_right_track_16' under 'sb_2__2_'
Prev node '4294967295' for src_node '1042'
Added 8 bits to 'mem_right_track_16' under 'sb_2__2_'
Added 'mem_right_track_24' under 'sb_2__2_'
Prev node '4294967295' for src_node '1044'
Added 8 bits to 'mem_right_track_24' under 'sb_2__2_'
Added 'mem_right_track_32' under 'sb_2__2_'
Prev node '4294967295' for src_node '1046'
Added 8 bits to 'mem_right_track_32' under 'sb_2__2_'
Added 'mem_bottom_track_1' under 'sb_2__2_'
Prev node '4294967295' for src_node '1341'
Added 8 bits to 'mem_bottom_track_1' under 'sb_2__2_'
Added 'mem_bottom_track_9' under 'sb_2__2_'
Prev node '4294967295' for src_node '1349'
Added 8 bits to 'mem_bottom_track_9' under 'sb_2__2_'
Added 'mem_bottom_track_17' under 'sb_2__2_'
Prev node '4294967295' for src_node '1357'
Added 8 bits to 'mem_bottom_track_17' under 'sb_2__2_'
Added 'mem_bottom_track_25' under 'sb_2__2_'
Prev node '4294967295' for src_node '1365'
Added 8 bits to 'mem_bottom_track_25' under 'sb_2__2_'
Added 'mem_bottom_track_33' under 'sb_2__2_'
Prev node '4294967295' for src_node '1373'
Added 8 bits to 'mem_bottom_track_33' under 'sb_2__2_'
Added 'mem_left_track_1' under 'sb_2__2_'
Prev node '4294967295' for src_node '991'
Added 8 bits to 'mem_left_track_1' under 'sb_2__2_'
Added 'mem_left_track_9' under 'sb_2__2_'
Prev node '4294967295' for src_node '999'
Added 8 bits to 'mem_left_track_9' under 'sb_2__2_'
Added 'mem_left_track_17' under 'sb_2__2_'
Prev node '4294967295' for src_node '1007'
Added 8 bits to 'mem_left_track_17' under 'sb_2__2_'
Added 'mem_left_track_25' under 'sb_2__2_'
Prev node '4294967295' for src_node '1015'
Added 8 bits to 'mem_left_track_25' under 'sb_2__2_'
Added 'mem_left_track_33' under 'sb_2__2_'
Prev node '4294967295' for src_node '1023'
Added 8 bits to 'mem_left_track_33' under 'sb_2__2_'
	Done

	Generating bitstream for Switch blocks[2][3]...
Added 'mem_top_track_0' under 'sb_2__3_'
Prev node '4294967295' for src_node '1398'
Added 8 bits to 'mem_top_track_0' under 'sb_2__3_'
Added 'mem_top_track_8' under 'sb_2__3_'
Prev node '4294967295' for src_node '1400'
Added 8 bits to 'mem_top_track_8' under 'sb_2__3_'
Added 'mem_top_track_16' under 'sb_2__3_'
Prev node '4294967295' for src_node '1402'
Added 8 bits to 'mem_top_track_16' under 'sb_2__3_'
Added 'mem_top_track_24' under 'sb_2__3_'
Prev node '4294967295' for src_node '1404'
Added 8 bits to 'mem_top_track_24' under 'sb_2__3_'
Added 'mem_top_track_32' under 'sb_2__3_'
Prev node '4294967295' for src_node '1406'
Added 8 bits to 'mem_top_track_32' under 'sb_2__3_'
Added 'mem_right_track_0' under 'sb_2__3_'
Prev node '4294967295' for src_node '1108'
Added 8 bits to 'mem_right_track_0' under 'sb_2__3_'
Added 'mem_right_track_8' under 'sb_2__3_'
Prev node '4294967295' for src_node '1110'
Added 8 bits to 'mem_right_track_8' under 'sb_2__3_'
Added 'mem_right_track_16' under 'sb_2__3_'
Prev node '4294967295' for src_node '1112'
Added 8 bits to 'mem_right_track_16' under 'sb_2__3_'
Added 'mem_right_track_24' under 'sb_2__3_'
Prev node '4294967295' for src_node '1114'
Added 8 bits to 'mem_right_track_24' under 'sb_2__3_'
Added 'mem_right_track_32' under 'sb_2__3_'
Prev node '4294967295' for src_node '1116'
Added 8 bits to 'mem_right_track_32' under 'sb_2__3_'
Added 'mem_bottom_track_1' under 'sb_2__3_'
Prev node '4294967295' for src_node '1343'
Added 8 bits to 'mem_bottom_track_1' under 'sb_2__3_'
Added 'mem_bottom_track_9' under 'sb_2__3_'
Prev node '4294967295' for src_node '1351'
Added 8 bits to 'mem_bottom_track_9' under 'sb_2__3_'
Added 'mem_bottom_track_17' under 'sb_2__3_'
Prev node '4294967295' for src_node '1359'
Added 8 bits to 'mem_bottom_track_17' under 'sb_2__3_'
Added 'mem_bottom_track_25' under 'sb_2__3_'
Prev node '4294967295' for src_node '1367'
Added 8 bits to 'mem_bottom_track_25' under 'sb_2__3_'
Added 'mem_bottom_track_33' under 'sb_2__3_'
Prev node '4294967295' for src_node '1375'
Added 8 bits to 'mem_bottom_track_33' under 'sb_2__3_'
Added 'mem_left_track_1' under 'sb_2__3_'
Prev node '4294967295' for src_node '1061'
Added 8 bits to 'mem_left_track_1' under 'sb_2__3_'
Added 'mem_left_track_9' under 'sb_2__3_'
Prev node '4294967295' for src_node '1069'
Added 8 bits to 'mem_left_track_9' under 'sb_2__3_'
Added 'mem_left_track_17' under 'sb_2__3_'
Prev node '1099' for src_node '1077'
Path: 0 -> Driver node '1353' for src_node '1077'
Path: 1 -> Driver node '1393' for src_node '1077'
Path: 2 -> Driver node '1405' for src_node '1077'
Path: 3 -> Driver node '1387' for src_node '1077'
Path: 4 -> Driver node '1099' for src_node '1077'
Added 8 bits to 'mem_left_track_17' under 'sb_2__3_'
Added 'mem_left_track_25' under 'sb_2__3_'
Prev node '4294967295' for src_node '1085'
Added 8 bits to 'mem_left_track_25' under 'sb_2__3_'
Added 'mem_left_track_33' under 'sb_2__3_'
Prev node '4294967295' for src_node '1093'
Added 8 bits to 'mem_left_track_33' under 'sb_2__3_'
	Done

	Generating bitstream for Switch blocks[2][4]...
Added 'mem_right_track_0' under 'sb_2__4_'
Prev node '4294967295' for src_node '1178'
Added 8 bits to 'mem_right_track_0' under 'sb_2__4_'
Added 'mem_right_track_8' under 'sb_2__4_'
Prev node '4294967295' for src_node '1180'
Added 8 bits to 'mem_right_track_8' under 'sb_2__4_'
Added 'mem_right_track_16' under 'sb_2__4_'
Prev node '4294967295' for src_node '1182'
Added 8 bits to 'mem_right_track_16' under 'sb_2__4_'
Added 'mem_right_track_24' under 'sb_2__4_'
Prev node '4294967295' for src_node '1184'
Added 8 bits to 'mem_right_track_24' under 'sb_2__4_'
Added 'mem_right_track_32' under 'sb_2__4_'
Prev node '4294967295' for src_node '1186'
Added 6 bits to 'mem_right_track_32' under 'sb_2__4_'
Added 'mem_bottom_track_1' under 'sb_2__4_'
Prev node '4294967295' for src_node '1345'
Added 2 bits to 'mem_bottom_track_1' under 'sb_2__4_'
Added 'mem_bottom_track_3' under 'sb_2__4_'
Prev node '4294967295' for src_node '1379'
Added 2 bits to 'mem_bottom_track_3' under 'sb_2__4_'
Added 'mem_bottom_track_5' under 'sb_2__4_'
Prev node '4294967295' for src_node '1389'
Added 2 bits to 'mem_bottom_track_5' under 'sb_2__4_'
Added 'mem_bottom_track_7' under 'sb_2__4_'
Prev node '4294967295' for src_node '1399'
Added 2 bits to 'mem_bottom_track_7' under 'sb_2__4_'
Added 'mem_bottom_track_9' under 'sb_2__4_'
Prev node '4294967295' for src_node '1353'
Added 2 bits to 'mem_bottom_track_9' under 'sb_2__4_'
Added 'mem_bottom_track_11' under 'sb_2__4_'
Prev node '4294967295' for src_node '1381'
Added 2 bits to 'mem_bottom_track_11' under 'sb_2__4_'
Added 'mem_bottom_track_13' under 'sb_2__4_'
Prev node '4294967295' for src_node '1391'
Added 2 bits to 'mem_bottom_track_13' under 'sb_2__4_'
Added 'mem_bottom_track_15' under 'sb_2__4_'
Prev node '4294967295' for src_node '1401'
Added 2 bits to 'mem_bottom_track_15' under 'sb_2__4_'
Added 'mem_bottom_track_17' under 'sb_2__4_'
Prev node '4294967295' for src_node '1361'
Added 2 bits to 'mem_bottom_track_17' under 'sb_2__4_'
Added 'mem_bottom_track_19' under 'sb_2__4_'
Prev node '4294967295' for src_node '1383'
Added 2 bits to 'mem_bottom_track_19' under 'sb_2__4_'
Added 'mem_bottom_track_21' under 'sb_2__4_'
Prev node '4294967295' for src_node '1393'
Added 2 bits to 'mem_bottom_track_21' under 'sb_2__4_'
Added 'mem_bottom_track_23' under 'sb_2__4_'
Prev node '4294967295' for src_node '1403'
Added 2 bits to 'mem_bottom_track_23' under 'sb_2__4_'
Added 'mem_bottom_track_25' under 'sb_2__4_'
Prev node '4294967295' for src_node '1369'
Added 2 bits to 'mem_bottom_track_25' under 'sb_2__4_'
Added 'mem_bottom_track_27' under 'sb_2__4_'
Prev node '4294967295' for src_node '1385'
Added 2 bits to 'mem_bottom_track_27' under 'sb_2__4_'
Added 'mem_bottom_track_29' under 'sb_2__4_'
Prev node '4294967295' for src_node '1395'
Added 2 bits to 'mem_bottom_track_29' under 'sb_2__4_'
Added 'mem_bottom_track_31' under 'sb_2__4_'
Prev node '4294967295' for src_node '1405'
Added 2 bits to 'mem_bottom_track_31' under 'sb_2__4_'
Added 'mem_bottom_track_33' under 'sb_2__4_'
Prev node '4294967295' for src_node '1377'
Added 2 bits to 'mem_bottom_track_33' under 'sb_2__4_'
Added 'mem_bottom_track_35' under 'sb_2__4_'
Prev node '4294967295' for src_node '1387'
Added 2 bits to 'mem_bottom_track_35' under 'sb_2__4_'
Added 'mem_bottom_track_37' under 'sb_2__4_'
Prev node '4294967295' for src_node '1397'
Added 2 bits to 'mem_bottom_track_37' under 'sb_2__4_'
Added 'mem_bottom_track_39' under 'sb_2__4_'
Prev node '4294967295' for src_node '1407'
Added 2 bits to 'mem_bottom_track_39' under 'sb_2__4_'
Added 'mem_left_track_1' under 'sb_2__4_'
Prev node '4294967295' for src_node '1131'
Added 8 bits to 'mem_left_track_1' under 'sb_2__4_'
Added 'mem_left_track_9' under 'sb_2__4_'
Prev node '4294967295' for src_node '1139'
Added 8 bits to 'mem_left_track_9' under 'sb_2__4_'
Added 'mem_left_track_17' under 'sb_2__4_'
Prev node '4294967295' for src_node '1147'
Added 8 bits to 'mem_left_track_17' under 'sb_2__4_'
Added 'mem_left_track_25' under 'sb_2__4_'
Prev node '4294967295' for src_node '1155'
Added 8 bits to 'mem_left_track_25' under 'sb_2__4_'
Added 'mem_left_track_33' under 'sb_2__4_'
Prev node '4294967295' for src_node '1163'
Added 6 bits to 'mem_left_track_33' under 'sb_2__4_'
	Done

	Generating bitstream for Switch blocks[3][0]...
Added 'mem_top_track_0' under 'sb_3__0_'
Prev node '4294967295' for src_node '1408'
Added 6 bits to 'mem_top_track_0' under 'sb_3__0_'
Added 'mem_top_track_2' under 'sb_3__0_'
Prev node '4294967295' for src_node '1410'
Added 2 bits to 'mem_top_track_2' under 'sb_3__0_'
Added 'mem_top_track_4' under 'sb_3__0_'
Prev node '4294967295' for src_node '1412'
Added 2 bits to 'mem_top_track_4' under 'sb_3__0_'
Added 'mem_top_track_6' under 'sb_3__0_'
Prev node '4294967295' for src_node '1414'
Added 2 bits to 'mem_top_track_6' under 'sb_3__0_'
Added 'mem_top_track_12' under 'sb_3__0_'
Prev node '4294967295' for src_node '1420'
Added 2 bits to 'mem_top_track_12' under 'sb_3__0_'
Added 'mem_top_track_14' under 'sb_3__0_'
Prev node '4294967295' for src_node '1422'
Added 2 bits to 'mem_top_track_14' under 'sb_3__0_'
Added 'mem_top_track_16' under 'sb_3__0_'
Prev node '4294967295' for src_node '1424'
Added 2 bits to 'mem_top_track_16' under 'sb_3__0_'
Added 'mem_top_track_18' under 'sb_3__0_'
Prev node '4294967295' for src_node '1426'
Added 2 bits to 'mem_top_track_18' under 'sb_3__0_'
Added 'mem_top_track_20' under 'sb_3__0_'
Prev node '4294967295' for src_node '1428'
Added 2 bits to 'mem_top_track_20' under 'sb_3__0_'
Added 'mem_top_track_22' under 'sb_3__0_'
Prev node '4294967295' for src_node '1430'
Added 2 bits to 'mem_top_track_22' under 'sb_3__0_'
Added 'mem_top_track_24' under 'sb_3__0_'
Prev node '4294967295' for src_node '1432'
Added 2 bits to 'mem_top_track_24' under 'sb_3__0_'
Added 'mem_top_track_26' under 'sb_3__0_'
Prev node '4294967295' for src_node '1434'
Added 2 bits to 'mem_top_track_26' under 'sb_3__0_'
Added 'mem_top_track_32' under 'sb_3__0_'
Prev node '4294967295' for src_node '1440'
Added 2 bits to 'mem_top_track_32' under 'sb_3__0_'
Added 'mem_top_track_34' under 'sb_3__0_'
Prev node '4294967295' for src_node '1442'
Added 2 bits to 'mem_top_track_34' under 'sb_3__0_'
Added 'mem_top_track_36' under 'sb_3__0_'
Prev node '4294967295' for src_node '1444'
Added 2 bits to 'mem_top_track_36' under 'sb_3__0_'
Added 'mem_top_track_38' under 'sb_3__0_'
Prev node '4294967295' for src_node '1446'
Added 6 bits to 'mem_top_track_38' under 'sb_3__0_'
Added 'mem_right_track_0' under 'sb_3__0_'
Prev node '4294967295' for src_node '908'
Added 8 bits to 'mem_right_track_0' under 'sb_3__0_'
Added 'mem_right_track_8' under 'sb_3__0_'
Prev node '4294967295' for src_node '910'
Added 8 bits to 'mem_right_track_8' under 'sb_3__0_'
Added 'mem_right_track_16' under 'sb_3__0_'
Prev node '4294967295' for src_node '912'
Added 8 bits to 'mem_right_track_16' under 'sb_3__0_'
Added 'mem_right_track_24' under 'sb_3__0_'
Prev node '4294967295' for src_node '914'
Added 8 bits to 'mem_right_track_24' under 'sb_3__0_'
Added 'mem_right_track_32' under 'sb_3__0_'
Prev node '4294967295' for src_node '916'
Added 6 bits to 'mem_right_track_32' under 'sb_3__0_'
Added 'mem_left_track_1' under 'sb_3__0_'
Prev node '4294967295' for src_node '853'
Added 8 bits to 'mem_left_track_1' under 'sb_3__0_'
Added 'mem_left_track_9' under 'sb_3__0_'
Prev node '4294967295' for src_node '861'
Added 8 bits to 'mem_left_track_9' under 'sb_3__0_'
Added 'mem_left_track_17' under 'sb_3__0_'
Prev node '4294967295' for src_node '869'
Added 8 bits to 'mem_left_track_17' under 'sb_3__0_'
Added 'mem_left_track_25' under 'sb_3__0_'
Prev node '4294967295' for src_node '877'
Added 8 bits to 'mem_left_track_25' under 'sb_3__0_'
Added 'mem_left_track_33' under 'sb_3__0_'
Prev node '4294967295' for src_node '885'
Added 6 bits to 'mem_left_track_33' under 'sb_3__0_'
	Done

	Generating bitstream for Switch blocks[3][1]...
Added 'mem_top_track_0' under 'sb_3__1_'
Prev node '4294967295' for src_node '1448'
Added 8 bits to 'mem_top_track_0' under 'sb_3__1_'
Added 'mem_top_track_8' under 'sb_3__1_'
Prev node '4294967295' for src_node '1450'
Added 8 bits to 'mem_top_track_8' under 'sb_3__1_'
Added 'mem_top_track_16' under 'sb_3__1_'
Prev node '4294967295' for src_node '1452'
Added 8 bits to 'mem_top_track_16' under 'sb_3__1_'
Added 'mem_top_track_24' under 'sb_3__1_'
Prev node '4294967295' for src_node '1454'
Added 8 bits to 'mem_top_track_24' under 'sb_3__1_'
Added 'mem_top_track_32' under 'sb_3__1_'
Prev node '4294967295' for src_node '1456'
Added 8 bits to 'mem_top_track_32' under 'sb_3__1_'
Added 'mem_right_track_0' under 'sb_3__1_'
Prev node '4294967295' for src_node '978'
Added 8 bits to 'mem_right_track_0' under 'sb_3__1_'
Added 'mem_right_track_8' under 'sb_3__1_'
Prev node '4294967295' for src_node '980'
Added 8 bits to 'mem_right_track_8' under 'sb_3__1_'
Added 'mem_right_track_16' under 'sb_3__1_'
Prev node '4294967295' for src_node '982'
Added 8 bits to 'mem_right_track_16' under 'sb_3__1_'
Added 'mem_right_track_24' under 'sb_3__1_'
Prev node '4294967295' for src_node '984'
Added 8 bits to 'mem_right_track_24' under 'sb_3__1_'
Added 'mem_right_track_32' under 'sb_3__1_'
Prev node '4294967295' for src_node '986'
Added 8 bits to 'mem_right_track_32' under 'sb_3__1_'
Added 'mem_bottom_track_1' under 'sb_3__1_'
Prev node '4294967295' for src_node '1409'
Added 8 bits to 'mem_bottom_track_1' under 'sb_3__1_'
Added 'mem_bottom_track_9' under 'sb_3__1_'
Prev node '4294967295' for src_node '1417'
Added 8 bits to 'mem_bottom_track_9' under 'sb_3__1_'
Added 'mem_bottom_track_17' under 'sb_3__1_'
Prev node '4294967295' for src_node '1425'
Added 8 bits to 'mem_bottom_track_17' under 'sb_3__1_'
Added 'mem_bottom_track_25' under 'sb_3__1_'
Prev node '4294967295' for src_node '1433'
Added 8 bits to 'mem_bottom_track_25' under 'sb_3__1_'
Added 'mem_bottom_track_33' under 'sb_3__1_'
Prev node '4294967295' for src_node '1441'
Added 8 bits to 'mem_bottom_track_33' under 'sb_3__1_'
Added 'mem_left_track_1' under 'sb_3__1_'
Prev node '4294967295' for src_node '923'
Added 8 bits to 'mem_left_track_1' under 'sb_3__1_'
Added 'mem_left_track_9' under 'sb_3__1_'
Prev node '4294967295' for src_node '931'
Added 8 bits to 'mem_left_track_9' under 'sb_3__1_'
Added 'mem_left_track_17' under 'sb_3__1_'
Prev node '4294967295' for src_node '939'
Added 8 bits to 'mem_left_track_17' under 'sb_3__1_'
Added 'mem_left_track_25' under 'sb_3__1_'
Prev node '4294967295' for src_node '947'
Added 8 bits to 'mem_left_track_25' under 'sb_3__1_'
Added 'mem_left_track_33' under 'sb_3__1_'
Prev node '4294967295' for src_node '955'
Added 8 bits to 'mem_left_track_33' under 'sb_3__1_'
	Done

	Generating bitstream for Switch blocks[3][2]...
Added 'mem_top_track_0' under 'sb_3__2_'
Prev node '4294967295' for src_node '1458'
Added 8 bits to 'mem_top_track_0' under 'sb_3__2_'
Added 'mem_top_track_8' under 'sb_3__2_'
Prev node '4294967295' for src_node '1460'
Added 8 bits to 'mem_top_track_8' under 'sb_3__2_'
Added 'mem_top_track_16' under 'sb_3__2_'
Prev node '4294967295' for src_node '1462'
Added 8 bits to 'mem_top_track_16' under 'sb_3__2_'
Added 'mem_top_track_24' under 'sb_3__2_'
Prev node '4294967295' for src_node '1464'
Added 8 bits to 'mem_top_track_24' under 'sb_3__2_'
Added 'mem_top_track_32' under 'sb_3__2_'
Prev node '4294967295' for src_node '1466'
Added 8 bits to 'mem_top_track_32' under 'sb_3__2_'
Added 'mem_right_track_0' under 'sb_3__2_'
Prev node '4294967295' for src_node '1048'
Added 8 bits to 'mem_right_track_0' under 'sb_3__2_'
Added 'mem_right_track_8' under 'sb_3__2_'
Prev node '4294967295' for src_node '1050'
Added 8 bits to 'mem_right_track_8' under 'sb_3__2_'
Added 'mem_right_track_16' under 'sb_3__2_'
Prev node '4294967295' for src_node '1052'
Added 8 bits to 'mem_right_track_16' under 'sb_3__2_'
Added 'mem_right_track_24' under 'sb_3__2_'
Prev node '4294967295' for src_node '1054'
Added 8 bits to 'mem_right_track_24' under 'sb_3__2_'
Added 'mem_right_track_32' under 'sb_3__2_'
Prev node '4294967295' for src_node '1056'
Added 8 bits to 'mem_right_track_32' under 'sb_3__2_'
Added 'mem_bottom_track_1' under 'sb_3__2_'
Prev node '4294967295' for src_node '1411'
Added 8 bits to 'mem_bottom_track_1' under 'sb_3__2_'
Added 'mem_bottom_track_9' under 'sb_3__2_'
Prev node '4294967295' for src_node '1419'
Added 8 bits to 'mem_bottom_track_9' under 'sb_3__2_'
Added 'mem_bottom_track_17' under 'sb_3__2_'
Prev node '4294967295' for src_node '1427'
Added 8 bits to 'mem_bottom_track_17' under 'sb_3__2_'
Added 'mem_bottom_track_25' under 'sb_3__2_'
Prev node '4294967295' for src_node '1435'
Added 8 bits to 'mem_bottom_track_25' under 'sb_3__2_'
Added 'mem_bottom_track_33' under 'sb_3__2_'
Prev node '4294967295' for src_node '1443'
Added 8 bits to 'mem_bottom_track_33' under 'sb_3__2_'
Added 'mem_left_track_1' under 'sb_3__2_'
Prev node '4294967295' for src_node '993'
Added 8 bits to 'mem_left_track_1' under 'sb_3__2_'
Added 'mem_left_track_9' under 'sb_3__2_'
Prev node '4294967295' for src_node '1001'
Added 8 bits to 'mem_left_track_9' under 'sb_3__2_'
Added 'mem_left_track_17' under 'sb_3__2_'
Prev node '4294967295' for src_node '1009'
Added 8 bits to 'mem_left_track_17' under 'sb_3__2_'
Added 'mem_left_track_25' under 'sb_3__2_'
Prev node '4294967295' for src_node '1017'
Added 8 bits to 'mem_left_track_25' under 'sb_3__2_'
Added 'mem_left_track_33' under 'sb_3__2_'
Prev node '4294967295' for src_node '1025'
Added 8 bits to 'mem_left_track_33' under 'sb_3__2_'
	Done

	Generating bitstream for Switch blocks[3][3]...
Added 'mem_top_track_0' under 'sb_3__3_'
Prev node '4294967295' for src_node '1468'
Added 8 bits to 'mem_top_track_0' under 'sb_3__3_'
Added 'mem_top_track_8' under 'sb_3__3_'
Prev node '4294967295' for src_node '1470'
Added 8 bits to 'mem_top_track_8' under 'sb_3__3_'
Added 'mem_top_track_16' under 'sb_3__3_'
Prev node '4294967295' for src_node '1472'
Added 8 bits to 'mem_top_track_16' under 'sb_3__3_'
Added 'mem_top_track_24' under 'sb_3__3_'
Prev node '4294967295' for src_node '1474'
Added 8 bits to 'mem_top_track_24' under 'sb_3__3_'
Added 'mem_top_track_32' under 'sb_3__3_'
Prev node '4294967295' for src_node '1476'
Added 8 bits to 'mem_top_track_32' under 'sb_3__3_'
Added 'mem_right_track_0' under 'sb_3__3_'
Prev node '4294967295' for src_node '1118'
Added 8 bits to 'mem_right_track_0' under 'sb_3__3_'
Added 'mem_right_track_8' under 'sb_3__3_'
Prev node '4294967295' for src_node '1120'
Added 8 bits to 'mem_right_track_8' under 'sb_3__3_'
Added 'mem_right_track_16' under 'sb_3__3_'
Prev node '4294967295' for src_node '1122'
Added 8 bits to 'mem_right_track_16' under 'sb_3__3_'
Added 'mem_right_track_24' under 'sb_3__3_'
Prev node '4294967295' for src_node '1124'
Added 8 bits to 'mem_right_track_24' under 'sb_3__3_'
Added 'mem_right_track_32' under 'sb_3__3_'
Prev node '4294967295' for src_node '1126'
Added 8 bits to 'mem_right_track_32' under 'sb_3__3_'
Added 'mem_bottom_track_1' under 'sb_3__3_'
Prev node '4294967295' for src_node '1413'
Added 8 bits to 'mem_bottom_track_1' under 'sb_3__3_'
Added 'mem_bottom_track_9' under 'sb_3__3_'
Prev node '4294967295' for src_node '1421'
Added 8 bits to 'mem_bottom_track_9' under 'sb_3__3_'
Added 'mem_bottom_track_17' under 'sb_3__3_'
Prev node '4294967295' for src_node '1429'
Added 8 bits to 'mem_bottom_track_17' under 'sb_3__3_'
Added 'mem_bottom_track_25' under 'sb_3__3_'
Prev node '4294967295' for src_node '1437'
Added 8 bits to 'mem_bottom_track_25' under 'sb_3__3_'
Added 'mem_bottom_track_33' under 'sb_3__3_'
Prev node '4294967295' for src_node '1445'
Added 8 bits to 'mem_bottom_track_33' under 'sb_3__3_'
Added 'mem_left_track_1' under 'sb_3__3_'
Prev node '4294967295' for src_node '1063'
Added 8 bits to 'mem_left_track_1' under 'sb_3__3_'
Added 'mem_left_track_9' under 'sb_3__3_'
Prev node '4294967295' for src_node '1071'
Added 8 bits to 'mem_left_track_9' under 'sb_3__3_'
Added 'mem_left_track_17' under 'sb_3__3_'
Prev node '4294967295' for src_node '1079'
Added 8 bits to 'mem_left_track_17' under 'sb_3__3_'
Added 'mem_left_track_25' under 'sb_3__3_'
Prev node '4294967295' for src_node '1087'
Added 8 bits to 'mem_left_track_25' under 'sb_3__3_'
Added 'mem_left_track_33' under 'sb_3__3_'
Prev node '4294967295' for src_node '1095'
Added 8 bits to 'mem_left_track_33' under 'sb_3__3_'
	Done

	Generating bitstream for Switch blocks[3][4]...
Added 'mem_right_track_0' under 'sb_3__4_'
Prev node '4294967295' for src_node '1188'
Added 8 bits to 'mem_right_track_0' under 'sb_3__4_'
Added 'mem_right_track_8' under 'sb_3__4_'
Prev node '4294967295' for src_node '1190'
Added 8 bits to 'mem_right_track_8' under 'sb_3__4_'
Added 'mem_right_track_16' under 'sb_3__4_'
Prev node '4294967295' for src_node '1192'
Added 8 bits to 'mem_right_track_16' under 'sb_3__4_'
Added 'mem_right_track_24' under 'sb_3__4_'
Prev node '4294967295' for src_node '1194'
Added 8 bits to 'mem_right_track_24' under 'sb_3__4_'
Added 'mem_right_track_32' under 'sb_3__4_'
Prev node '4294967295' for src_node '1196'
Added 6 bits to 'mem_right_track_32' under 'sb_3__4_'
Added 'mem_bottom_track_1' under 'sb_3__4_'
Prev node '4294967295' for src_node '1415'
Added 2 bits to 'mem_bottom_track_1' under 'sb_3__4_'
Added 'mem_bottom_track_3' under 'sb_3__4_'
Prev node '4294967295' for src_node '1449'
Added 2 bits to 'mem_bottom_track_3' under 'sb_3__4_'
Added 'mem_bottom_track_5' under 'sb_3__4_'
Prev node '4294967295' for src_node '1459'
Added 2 bits to 'mem_bottom_track_5' under 'sb_3__4_'
Added 'mem_bottom_track_7' under 'sb_3__4_'
Prev node '4294967295' for src_node '1469'
Added 2 bits to 'mem_bottom_track_7' under 'sb_3__4_'
Added 'mem_bottom_track_9' under 'sb_3__4_'
Prev node '4294967295' for src_node '1423'
Added 2 bits to 'mem_bottom_track_9' under 'sb_3__4_'
Added 'mem_bottom_track_11' under 'sb_3__4_'
Prev node '4294967295' for src_node '1451'
Added 2 bits to 'mem_bottom_track_11' under 'sb_3__4_'
Added 'mem_bottom_track_13' under 'sb_3__4_'
Prev node '4294967295' for src_node '1461'
Added 2 bits to 'mem_bottom_track_13' under 'sb_3__4_'
Added 'mem_bottom_track_15' under 'sb_3__4_'
Prev node '4294967295' for src_node '1471'
Added 2 bits to 'mem_bottom_track_15' under 'sb_3__4_'
Added 'mem_bottom_track_17' under 'sb_3__4_'
Prev node '4294967295' for src_node '1431'
Added 2 bits to 'mem_bottom_track_17' under 'sb_3__4_'
Added 'mem_bottom_track_19' under 'sb_3__4_'
Prev node '4294967295' for src_node '1453'
Added 2 bits to 'mem_bottom_track_19' under 'sb_3__4_'
Added 'mem_bottom_track_21' under 'sb_3__4_'
Prev node '4294967295' for src_node '1463'
Added 2 bits to 'mem_bottom_track_21' under 'sb_3__4_'
Added 'mem_bottom_track_23' under 'sb_3__4_'
Prev node '4294967295' for src_node '1473'
Added 2 bits to 'mem_bottom_track_23' under 'sb_3__4_'
Added 'mem_bottom_track_25' under 'sb_3__4_'
Prev node '4294967295' for src_node '1439'
Added 2 bits to 'mem_bottom_track_25' under 'sb_3__4_'
Added 'mem_bottom_track_27' under 'sb_3__4_'
Prev node '4294967295' for src_node '1455'
Added 2 bits to 'mem_bottom_track_27' under 'sb_3__4_'
Added 'mem_bottom_track_29' under 'sb_3__4_'
Prev node '4294967295' for src_node '1465'
Added 2 bits to 'mem_bottom_track_29' under 'sb_3__4_'
Added 'mem_bottom_track_31' under 'sb_3__4_'
Prev node '4294967295' for src_node '1475'
Added 2 bits to 'mem_bottom_track_31' under 'sb_3__4_'
Added 'mem_bottom_track_33' under 'sb_3__4_'
Prev node '4294967295' for src_node '1447'
Added 2 bits to 'mem_bottom_track_33' under 'sb_3__4_'
Added 'mem_bottom_track_35' under 'sb_3__4_'
Prev node '4294967295' for src_node '1457'
Added 2 bits to 'mem_bottom_track_35' under 'sb_3__4_'
Added 'mem_bottom_track_37' under 'sb_3__4_'
Prev node '4294967295' for src_node '1467'
Added 2 bits to 'mem_bottom_track_37' under 'sb_3__4_'
Added 'mem_bottom_track_39' under 'sb_3__4_'
Prev node '4294967295' for src_node '1477'
Added 2 bits to 'mem_bottom_track_39' under 'sb_3__4_'
Added 'mem_left_track_1' under 'sb_3__4_'
Prev node '4294967295' for src_node '1133'
Added 8 bits to 'mem_left_track_1' under 'sb_3__4_'
Added 'mem_left_track_9' under 'sb_3__4_'
Prev node '4294967295' for src_node '1141'
Added 8 bits to 'mem_left_track_9' under 'sb_3__4_'
Added 'mem_left_track_17' under 'sb_3__4_'
Prev node '4294967295' for src_node '1149'
Added 8 bits to 'mem_left_track_17' under 'sb_3__4_'
Added 'mem_left_track_25' under 'sb_3__4_'
Prev node '4294967295' for src_node '1157'
Added 8 bits to 'mem_left_track_25' under 'sb_3__4_'
Added 'mem_left_track_33' under 'sb_3__4_'
Prev node '4294967295' for src_node '1165'
Added 6 bits to 'mem_left_track_33' under 'sb_3__4_'
	Done

	Generating bitstream for Switch blocks[4][0]...
Added 'mem_top_track_0' under 'sb_4__0_'
Prev node '4294967295' for src_node '1478'
Added 2 bits to 'mem_top_track_0' under 'sb_4__0_'
Added 'mem_top_track_2' under 'sb_4__0_'
Prev node '4294967295' for src_node '1480'
Added 2 bits to 'mem_top_track_2' under 'sb_4__0_'
Added 'mem_top_track_4' under 'sb_4__0_'
Prev node '4294967295' for src_node '1482'
Added 2 bits to 'mem_top_track_4' under 'sb_4__0_'
Added 'mem_top_track_6' under 'sb_4__0_'
Prev node '4294967295' for src_node '1484'
Added 2 bits to 'mem_top_track_6' under 'sb_4__0_'
Added 'mem_top_track_8' under 'sb_4__0_'
Prev node '4294967295' for src_node '1486'
Added 2 bits to 'mem_top_track_8' under 'sb_4__0_'
Added 'mem_top_track_10' under 'sb_4__0_'
Prev node '4294967295' for src_node '1488'
Added 2 bits to 'mem_top_track_10' under 'sb_4__0_'
Added 'mem_top_track_12' under 'sb_4__0_'
Prev node '4294967295' for src_node '1490'
Added 2 bits to 'mem_top_track_12' under 'sb_4__0_'
Added 'mem_top_track_14' under 'sb_4__0_'
Prev node '4294967295' for src_node '1492'
Added 2 bits to 'mem_top_track_14' under 'sb_4__0_'
Added 'mem_top_track_16' under 'sb_4__0_'
Prev node '4294967295' for src_node '1494'
Added 2 bits to 'mem_top_track_16' under 'sb_4__0_'
Added 'mem_top_track_20' under 'sb_4__0_'
Prev node '4294967295' for src_node '1498'
Added 2 bits to 'mem_top_track_20' under 'sb_4__0_'
Added 'mem_top_track_22' under 'sb_4__0_'
Prev node '4294967295' for src_node '1500'
Added 2 bits to 'mem_top_track_22' under 'sb_4__0_'
Added 'mem_top_track_24' under 'sb_4__0_'
Prev node '4294967295' for src_node '1502'
Added 2 bits to 'mem_top_track_24' under 'sb_4__0_'
Added 'mem_top_track_26' under 'sb_4__0_'
Prev node '262' for src_node '1504'
Path: 0 -> Driver node '262' for src_node '1504'
Added 2 bits to 'mem_top_track_26' under 'sb_4__0_'
Added 'mem_top_track_28' under 'sb_4__0_'
Prev node '4294967295' for src_node '1506'
Added 2 bits to 'mem_top_track_28' under 'sb_4__0_'
Added 'mem_top_track_30' under 'sb_4__0_'
Prev node '4294967295' for src_node '1508'
Added 2 bits to 'mem_top_track_30' under 'sb_4__0_'
Added 'mem_top_track_32' under 'sb_4__0_'
Prev node '4294967295' for src_node '1510'
Added 2 bits to 'mem_top_track_32' under 'sb_4__0_'
Added 'mem_top_track_34' under 'sb_4__0_'
Prev node '4294967295' for src_node '1512'
Added 2 bits to 'mem_top_track_34' under 'sb_4__0_'
Added 'mem_top_track_36' under 'sb_4__0_'
Prev node '4294967295' for src_node '1514'
Added 2 bits to 'mem_top_track_36' under 'sb_4__0_'
Added 'mem_left_track_1' under 'sb_4__0_'
Prev node '4294967295' for src_node '855'
Added 2 bits to 'mem_left_track_1' under 'sb_4__0_'
Added 'mem_left_track_3' under 'sb_4__0_'
Prev node '4294967295' for src_node '889'
Added 2 bits to 'mem_left_track_3' under 'sb_4__0_'
Added 'mem_left_track_5' under 'sb_4__0_'
Prev node '4294967295' for src_node '899'
Added 2 bits to 'mem_left_track_5' under 'sb_4__0_'
Added 'mem_left_track_7' under 'sb_4__0_'
Prev node '4294967295' for src_node '909'
Added 2 bits to 'mem_left_track_7' under 'sb_4__0_'
Added 'mem_left_track_9' under 'sb_4__0_'
Prev node '4294967295' for src_node '863'
Added 2 bits to 'mem_left_track_9' under 'sb_4__0_'
Added 'mem_left_track_11' under 'sb_4__0_'
Prev node '4294967295' for src_node '891'
Added 2 bits to 'mem_left_track_11' under 'sb_4__0_'
Added 'mem_left_track_13' under 'sb_4__0_'
Prev node '4294967295' for src_node '901'
Added 2 bits to 'mem_left_track_13' under 'sb_4__0_'
Added 'mem_left_track_15' under 'sb_4__0_'
Prev node '4294967295' for src_node '911'
Added 2 bits to 'mem_left_track_15' under 'sb_4__0_'
Added 'mem_left_track_17' under 'sb_4__0_'
Prev node '4294967295' for src_node '871'
Added 2 bits to 'mem_left_track_17' under 'sb_4__0_'
Added 'mem_left_track_21' under 'sb_4__0_'
Prev node '4294967295' for src_node '903'
Added 2 bits to 'mem_left_track_21' under 'sb_4__0_'
Added 'mem_left_track_23' under 'sb_4__0_'
Prev node '4294967295' for src_node '913'
Added 2 bits to 'mem_left_track_23' under 'sb_4__0_'
Added 'mem_left_track_25' under 'sb_4__0_'
Prev node '4294967295' for src_node '879'
Added 2 bits to 'mem_left_track_25' under 'sb_4__0_'
Added 'mem_left_track_27' under 'sb_4__0_'
Prev node '4294967295' for src_node '895'
Added 2 bits to 'mem_left_track_27' under 'sb_4__0_'
Added 'mem_left_track_29' under 'sb_4__0_'
Prev node '4294967295' for src_node '905'
Added 2 bits to 'mem_left_track_29' under 'sb_4__0_'
Added 'mem_left_track_31' under 'sb_4__0_'
Prev node '4294967295' for src_node '915'
Added 2 bits to 'mem_left_track_31' under 'sb_4__0_'
Added 'mem_left_track_33' under 'sb_4__0_'
Prev node '4294967295' for src_node '887'
Added 2 bits to 'mem_left_track_33' under 'sb_4__0_'
Added 'mem_left_track_35' under 'sb_4__0_'
Prev node '4294967295' for src_node '897'
Added 2 bits to 'mem_left_track_35' under 'sb_4__0_'
Added 'mem_left_track_37' under 'sb_4__0_'
Prev node '4294967295' for src_node '907'
Added 2 bits to 'mem_left_track_37' under 'sb_4__0_'
	Done

	Generating bitstream for Switch blocks[4][1]...
Added 'mem_top_track_0' under 'sb_4__1_'
Prev node '4294967295' for src_node '1518'
Added 8 bits to 'mem_top_track_0' under 'sb_4__1_'
Added 'mem_top_track_8' under 'sb_4__1_'
Prev node '4294967295' for src_node '1520'
Added 8 bits to 'mem_top_track_8' under 'sb_4__1_'
Added 'mem_top_track_16' under 'sb_4__1_'
Prev node '4294967295' for src_node '1522'
Added 8 bits to 'mem_top_track_16' under 'sb_4__1_'
Added 'mem_top_track_24' under 'sb_4__1_'
Prev node '4294967295' for src_node '1524'
Added 8 bits to 'mem_top_track_24' under 'sb_4__1_'
Added 'mem_top_track_32' under 'sb_4__1_'
Prev node '4294967295' for src_node '1526'
Added 6 bits to 'mem_top_track_32' under 'sb_4__1_'
Added 'mem_bottom_track_1' under 'sb_4__1_'
Prev node '4294967295' for src_node '1479'
Added 8 bits to 'mem_bottom_track_1' under 'sb_4__1_'
Added 'mem_bottom_track_9' under 'sb_4__1_'
Prev node '4294967295' for src_node '1487'
Added 8 bits to 'mem_bottom_track_9' under 'sb_4__1_'
Added 'mem_bottom_track_17' under 'sb_4__1_'
Prev node '4294967295' for src_node '1495'
Added 8 bits to 'mem_bottom_track_17' under 'sb_4__1_'
Added 'mem_bottom_track_25' under 'sb_4__1_'
Prev node '4294967295' for src_node '1503'
Added 8 bits to 'mem_bottom_track_25' under 'sb_4__1_'
Added 'mem_bottom_track_33' under 'sb_4__1_'
Prev node '4294967295' for src_node '1511'
Added 6 bits to 'mem_bottom_track_33' under 'sb_4__1_'
Added 'mem_left_track_1' under 'sb_4__1_'
Prev node '4294967295' for src_node '925'
Added 2 bits to 'mem_left_track_1' under 'sb_4__1_'
Added 'mem_left_track_3' under 'sb_4__1_'
Prev node '4294967295' for src_node '959'
Added 2 bits to 'mem_left_track_3' under 'sb_4__1_'
Added 'mem_left_track_5' under 'sb_4__1_'
Prev node '4294967295' for src_node '969'
Added 2 bits to 'mem_left_track_5' under 'sb_4__1_'
Added 'mem_left_track_7' under 'sb_4__1_'
Prev node '4294967295' for src_node '979'
Added 2 bits to 'mem_left_track_7' under 'sb_4__1_'
Added 'mem_left_track_9' under 'sb_4__1_'
Prev node '4294967295' for src_node '933'
Added 2 bits to 'mem_left_track_9' under 'sb_4__1_'
Added 'mem_left_track_11' under 'sb_4__1_'
Prev node '4294967295' for src_node '961'
Added 2 bits to 'mem_left_track_11' under 'sb_4__1_'
Added 'mem_left_track_13' under 'sb_4__1_'
Prev node '4294967295' for src_node '971'
Added 2 bits to 'mem_left_track_13' under 'sb_4__1_'
Added 'mem_left_track_15' under 'sb_4__1_'
Prev node '4294967295' for src_node '981'
Added 2 bits to 'mem_left_track_15' under 'sb_4__1_'
Added 'mem_left_track_17' under 'sb_4__1_'
Prev node '4294967295' for src_node '941'
Added 2 bits to 'mem_left_track_17' under 'sb_4__1_'
Added 'mem_left_track_19' under 'sb_4__1_'
Prev node '4294967295' for src_node '963'
Added 2 bits to 'mem_left_track_19' under 'sb_4__1_'
Added 'mem_left_track_21' under 'sb_4__1_'
Prev node '4294967295' for src_node '973'
Added 2 bits to 'mem_left_track_21' under 'sb_4__1_'
Added 'mem_left_track_23' under 'sb_4__1_'
Prev node '4294967295' for src_node '983'
Added 2 bits to 'mem_left_track_23' under 'sb_4__1_'
Added 'mem_left_track_25' under 'sb_4__1_'
Prev node '4294967295' for src_node '949'
Added 2 bits to 'mem_left_track_25' under 'sb_4__1_'
Added 'mem_left_track_27' under 'sb_4__1_'
Prev node '4294967295' for src_node '965'
Added 2 bits to 'mem_left_track_27' under 'sb_4__1_'
Added 'mem_left_track_29' under 'sb_4__1_'
Prev node '4294967295' for src_node '975'
Added 2 bits to 'mem_left_track_29' under 'sb_4__1_'
Added 'mem_left_track_31' under 'sb_4__1_'
Prev node '4294967295' for src_node '985'
Added 2 bits to 'mem_left_track_31' under 'sb_4__1_'
Added 'mem_left_track_33' under 'sb_4__1_'
Prev node '4294967295' for src_node '957'
Added 2 bits to 'mem_left_track_33' under 'sb_4__1_'
Added 'mem_left_track_35' under 'sb_4__1_'
Prev node '4294967295' for src_node '967'
Added 2 bits to 'mem_left_track_35' under 'sb_4__1_'
Added 'mem_left_track_37' under 'sb_4__1_'
Prev node '4294967295' for src_node '977'
Added 2 bits to 'mem_left_track_37' under 'sb_4__1_'
Added 'mem_left_track_39' under 'sb_4__1_'
Prev node '4294967295' for src_node '987'
Added 2 bits to 'mem_left_track_39' under 'sb_4__1_'
	Done

	Generating bitstream for Switch blocks[4][2]...
Added 'mem_top_track_0' under 'sb_4__2_'
Prev node '526' for src_node '1528'
Path: 0 -> Driver node '526' for src_node '1528'
Added 8 bits to 'mem_top_track_0' under 'sb_4__2_'
Added 'mem_top_track_8' under 'sb_4__2_'
Prev node '4294967295' for src_node '1530'
Added 8 bits to 'mem_top_track_8' under 'sb_4__2_'
Added 'mem_top_track_16' under 'sb_4__2_'
Prev node '4294967295' for src_node '1532'
Added 8 bits to 'mem_top_track_16' under 'sb_4__2_'
Added 'mem_top_track_24' under 'sb_4__2_'
Prev node '4294967295' for src_node '1534'
Added 8 bits to 'mem_top_track_24' under 'sb_4__2_'
Added 'mem_top_track_32' under 'sb_4__2_'
Prev node '4294967295' for src_node '1536'
Added 6 bits to 'mem_top_track_32' under 'sb_4__2_'
Added 'mem_bottom_track_1' under 'sb_4__2_'
Prev node '4294967295' for src_node '1481'
Added 8 bits to 'mem_bottom_track_1' under 'sb_4__2_'
Added 'mem_bottom_track_9' under 'sb_4__2_'
Prev node '4294967295' for src_node '1489'
Added 8 bits to 'mem_bottom_track_9' under 'sb_4__2_'
Added 'mem_bottom_track_17' under 'sb_4__2_'
Prev node '4294967295' for src_node '1497'
Added 8 bits to 'mem_bottom_track_17' under 'sb_4__2_'
Added 'mem_bottom_track_25' under 'sb_4__2_'
Prev node '4294967295' for src_node '1505'
Added 8 bits to 'mem_bottom_track_25' under 'sb_4__2_'
Added 'mem_bottom_track_33' under 'sb_4__2_'
Prev node '4294967295' for src_node '1513'
Added 6 bits to 'mem_bottom_track_33' under 'sb_4__2_'
Added 'mem_left_track_1' under 'sb_4__2_'
Prev node '4294967295' for src_node '995'
Added 2 bits to 'mem_left_track_1' under 'sb_4__2_'
Added 'mem_left_track_3' under 'sb_4__2_'
Prev node '4294967295' for src_node '1029'
Added 2 bits to 'mem_left_track_3' under 'sb_4__2_'
Added 'mem_left_track_5' under 'sb_4__2_'
Prev node '4294967295' for src_node '1039'
Added 2 bits to 'mem_left_track_5' under 'sb_4__2_'
Added 'mem_left_track_7' under 'sb_4__2_'
Prev node '4294967295' for src_node '1049'
Added 2 bits to 'mem_left_track_7' under 'sb_4__2_'
Added 'mem_left_track_9' under 'sb_4__2_'
Prev node '4294967295' for src_node '1003'
Added 2 bits to 'mem_left_track_9' under 'sb_4__2_'
Added 'mem_left_track_11' under 'sb_4__2_'
Prev node '4294967295' for src_node '1031'
Added 2 bits to 'mem_left_track_11' under 'sb_4__2_'
Added 'mem_left_track_13' under 'sb_4__2_'
Prev node '4294967295' for src_node '1041'
Added 2 bits to 'mem_left_track_13' under 'sb_4__2_'
Added 'mem_left_track_15' under 'sb_4__2_'
Prev node '4294967295' for src_node '1051'
Added 2 bits to 'mem_left_track_15' under 'sb_4__2_'
Added 'mem_left_track_17' under 'sb_4__2_'
Prev node '4294967295' for src_node '1011'
Added 2 bits to 'mem_left_track_17' under 'sb_4__2_'
Added 'mem_left_track_19' under 'sb_4__2_'
Prev node '4294967295' for src_node '1033'
Added 2 bits to 'mem_left_track_19' under 'sb_4__2_'
Added 'mem_left_track_21' under 'sb_4__2_'
Prev node '4294967295' for src_node '1043'
Added 2 bits to 'mem_left_track_21' under 'sb_4__2_'
Added 'mem_left_track_23' under 'sb_4__2_'
Prev node '4294967295' for src_node '1053'
Added 2 bits to 'mem_left_track_23' under 'sb_4__2_'
Added 'mem_left_track_25' under 'sb_4__2_'
Prev node '4294967295' for src_node '1019'
Added 2 bits to 'mem_left_track_25' under 'sb_4__2_'
Added 'mem_left_track_27' under 'sb_4__2_'
Prev node '4294967295' for src_node '1035'
Added 2 bits to 'mem_left_track_27' under 'sb_4__2_'
Added 'mem_left_track_29' under 'sb_4__2_'
Prev node '4294967295' for src_node '1045'
Added 2 bits to 'mem_left_track_29' under 'sb_4__2_'
Added 'mem_left_track_31' under 'sb_4__2_'
Prev node '4294967295' for src_node '1055'
Added 2 bits to 'mem_left_track_31' under 'sb_4__2_'
Added 'mem_left_track_33' under 'sb_4__2_'
Prev node '4294967295' for src_node '1027'
Added 2 bits to 'mem_left_track_33' under 'sb_4__2_'
Added 'mem_left_track_35' under 'sb_4__2_'
Prev node '4294967295' for src_node '1037'
Added 2 bits to 'mem_left_track_35' under 'sb_4__2_'
Added 'mem_left_track_37' under 'sb_4__2_'
Prev node '4294967295' for src_node '1047'
Added 2 bits to 'mem_left_track_37' under 'sb_4__2_'
Added 'mem_left_track_39' under 'sb_4__2_'
Prev node '4294967295' for src_node '1057'
Added 2 bits to 'mem_left_track_39' under 'sb_4__2_'
	Done

	Generating bitstream for Switch blocks[4][3]...
Added 'mem_top_track_0' under 'sb_4__3_'
Prev node '4294967295' for src_node '1538'
Added 8 bits to 'mem_top_track_0' under 'sb_4__3_'
Added 'mem_top_track_8' under 'sb_4__3_'
Prev node '4294967295' for src_node '1540'
Added 8 bits to 'mem_top_track_8' under 'sb_4__3_'
Added 'mem_top_track_16' under 'sb_4__3_'
Prev node '4294967295' for src_node '1542'
Added 8 bits to 'mem_top_track_16' under 'sb_4__3_'
Added 'mem_top_track_24' under 'sb_4__3_'
Prev node '4294967295' for src_node '1544'
Added 8 bits to 'mem_top_track_24' under 'sb_4__3_'
Added 'mem_top_track_32' under 'sb_4__3_'
Prev node '4294967295' for src_node '1546'
Added 6 bits to 'mem_top_track_32' under 'sb_4__3_'
Added 'mem_bottom_track_1' under 'sb_4__3_'
Prev node '4294967295' for src_node '1483'
Added 8 bits to 'mem_bottom_track_1' under 'sb_4__3_'
Added 'mem_bottom_track_9' under 'sb_4__3_'
Prev node '4294967295' for src_node '1491'
Added 8 bits to 'mem_bottom_track_9' under 'sb_4__3_'
Added 'mem_bottom_track_17' under 'sb_4__3_'
Prev node '4294967295' for src_node '1499'
Added 8 bits to 'mem_bottom_track_17' under 'sb_4__3_'
Added 'mem_bottom_track_25' under 'sb_4__3_'
Prev node '4294967295' for src_node '1507'
Added 8 bits to 'mem_bottom_track_25' under 'sb_4__3_'
Added 'mem_bottom_track_33' under 'sb_4__3_'
Prev node '4294967295' for src_node '1515'
Added 6 bits to 'mem_bottom_track_33' under 'sb_4__3_'
Added 'mem_left_track_1' under 'sb_4__3_'
Prev node '4294967295' for src_node '1065'
Added 2 bits to 'mem_left_track_1' under 'sb_4__3_'
Added 'mem_left_track_3' under 'sb_4__3_'
Prev node '1528' for src_node '1099'
Path: 0 -> Driver node '1528' for src_node '1099'
Added 2 bits to 'mem_left_track_3' under 'sb_4__3_'
Added 'mem_left_track_5' under 'sb_4__3_'
Prev node '4294967295' for src_node '1109'
Added 2 bits to 'mem_left_track_5' under 'sb_4__3_'
Added 'mem_left_track_7' under 'sb_4__3_'
Prev node '4294967295' for src_node '1119'
Added 2 bits to 'mem_left_track_7' under 'sb_4__3_'
Added 'mem_left_track_9' under 'sb_4__3_'
Prev node '4294967295' for src_node '1073'
Added 2 bits to 'mem_left_track_9' under 'sb_4__3_'
Added 'mem_left_track_11' under 'sb_4__3_'
Prev node '4294967295' for src_node '1101'
Added 2 bits to 'mem_left_track_11' under 'sb_4__3_'
Added 'mem_left_track_13' under 'sb_4__3_'
Prev node '4294967295' for src_node '1111'
Added 2 bits to 'mem_left_track_13' under 'sb_4__3_'
Added 'mem_left_track_15' under 'sb_4__3_'
Prev node '4294967295' for src_node '1121'
Added 2 bits to 'mem_left_track_15' under 'sb_4__3_'
Added 'mem_left_track_17' under 'sb_4__3_'
Prev node '4294967295' for src_node '1081'
Added 2 bits to 'mem_left_track_17' under 'sb_4__3_'
Added 'mem_left_track_19' under 'sb_4__3_'
Prev node '4294967295' for src_node '1103'
Added 2 bits to 'mem_left_track_19' under 'sb_4__3_'
Added 'mem_left_track_21' under 'sb_4__3_'
Prev node '4294967295' for src_node '1113'
Added 2 bits to 'mem_left_track_21' under 'sb_4__3_'
Added 'mem_left_track_23' under 'sb_4__3_'
Prev node '4294967295' for src_node '1123'
Added 2 bits to 'mem_left_track_23' under 'sb_4__3_'
Added 'mem_left_track_25' under 'sb_4__3_'
Prev node '4294967295' for src_node '1089'
Added 2 bits to 'mem_left_track_25' under 'sb_4__3_'
Added 'mem_left_track_27' under 'sb_4__3_'
Prev node '4294967295' for src_node '1105'
Added 2 bits to 'mem_left_track_27' under 'sb_4__3_'
Added 'mem_left_track_29' under 'sb_4__3_'
Prev node '4294967295' for src_node '1115'
Added 2 bits to 'mem_left_track_29' under 'sb_4__3_'
Added 'mem_left_track_31' under 'sb_4__3_'
Prev node '1531' for src_node '1125'
Path: 0 -> Driver node '1531' for src_node '1125'
Added 2 bits to 'mem_left_track_31' under 'sb_4__3_'
Added 'mem_left_track_33' under 'sb_4__3_'
Prev node '4294967295' for src_node '1097'
Added 2 bits to 'mem_left_track_33' under 'sb_4__3_'
Added 'mem_left_track_35' under 'sb_4__3_'
Prev node '4294967295' for src_node '1107'
Added 2 bits to 'mem_left_track_35' under 'sb_4__3_'
Added 'mem_left_track_37' under 'sb_4__3_'
Prev node '4294967295' for src_node '1117'
Added 2 bits to 'mem_left_track_37' under 'sb_4__3_'
Added 'mem_left_track_39' under 'sb_4__3_'
Prev node '4294967295' for src_node '1127'
Added 2 bits to 'mem_left_track_39' under 'sb_4__3_'
	Done

	Generating bitstream for Switch blocks[4][4]...
Added 'mem_bottom_track_1' under 'sb_4__4_'
Prev node '4294967295' for src_node '1485'
Added 2 bits to 'mem_bottom_track_1' under 'sb_4__4_'
Added 'mem_bottom_track_3' under 'sb_4__4_'
Prev node '4294967295' for src_node '1519'
Added 2 bits to 'mem_bottom_track_3' under 'sb_4__4_'
Added 'mem_bottom_track_5' under 'sb_4__4_'
Prev node '4294967295' for src_node '1529'
Added 2 bits to 'mem_bottom_track_5' under 'sb_4__4_'
Added 'mem_bottom_track_7' under 'sb_4__4_'
Prev node '4294967295' for src_node '1539'
Added 2 bits to 'mem_bottom_track_7' under 'sb_4__4_'
Added 'mem_bottom_track_9' under 'sb_4__4_'
Prev node '4294967295' for src_node '1493'
Added 2 bits to 'mem_bottom_track_9' under 'sb_4__4_'
Added 'mem_bottom_track_11' under 'sb_4__4_'
Prev node '4294967295' for src_node '1521'
Added 2 bits to 'mem_bottom_track_11' under 'sb_4__4_'
Added 'mem_bottom_track_13' under 'sb_4__4_'
Prev node '710' for src_node '1531'
Path: 0 -> Driver node '710' for src_node '1531'
Added 2 bits to 'mem_bottom_track_13' under 'sb_4__4_'
Added 'mem_bottom_track_15' under 'sb_4__4_'
Prev node '4294967295' for src_node '1541'
Added 2 bits to 'mem_bottom_track_15' under 'sb_4__4_'
Added 'mem_bottom_track_17' under 'sb_4__4_'
Prev node '4294967295' for src_node '1501'
Added 2 bits to 'mem_bottom_track_17' under 'sb_4__4_'
Added 'mem_bottom_track_21' under 'sb_4__4_'
Prev node '4294967295' for src_node '1533'
Added 2 bits to 'mem_bottom_track_21' under 'sb_4__4_'
Added 'mem_bottom_track_23' under 'sb_4__4_'
Prev node '4294967295' for src_node '1543'
Added 2 bits to 'mem_bottom_track_23' under 'sb_4__4_'
Added 'mem_bottom_track_25' under 'sb_4__4_'
Prev node '4294967295' for src_node '1509'
Added 2 bits to 'mem_bottom_track_25' under 'sb_4__4_'
Added 'mem_bottom_track_27' under 'sb_4__4_'
Prev node '4294967295' for src_node '1525'
Added 2 bits to 'mem_bottom_track_27' under 'sb_4__4_'
Added 'mem_bottom_track_29' under 'sb_4__4_'
Prev node '4294967295' for src_node '1535'
Added 2 bits to 'mem_bottom_track_29' under 'sb_4__4_'
Added 'mem_bottom_track_31' under 'sb_4__4_'
Prev node '4294967295' for src_node '1545'
Added 2 bits to 'mem_bottom_track_31' under 'sb_4__4_'
Added 'mem_bottom_track_33' under 'sb_4__4_'
Prev node '4294967295' for src_node '1517'
Added 2 bits to 'mem_bottom_track_33' under 'sb_4__4_'
Added 'mem_bottom_track_35' under 'sb_4__4_'
Prev node '4294967295' for src_node '1527'
Added 2 bits to 'mem_bottom_track_35' under 'sb_4__4_'
Added 'mem_bottom_track_37' under 'sb_4__4_'
Prev node '4294967295' for src_node '1537'
Added 2 bits to 'mem_bottom_track_37' under 'sb_4__4_'
Added 'mem_left_track_1' under 'sb_4__4_'
Prev node '4294967295' for src_node '1135'
Added 2 bits to 'mem_left_track_1' under 'sb_4__4_'
Added 'mem_left_track_3' under 'sb_4__4_'
Prev node '4294967295' for src_node '1169'
Added 2 bits to 'mem_left_track_3' under 'sb_4__4_'
Added 'mem_left_track_5' under 'sb_4__4_'
Prev node '4294967295' for src_node '1179'
Added 2 bits to 'mem_left_track_5' under 'sb_4__4_'
Added 'mem_left_track_7' under 'sb_4__4_'
Prev node '4294967295' for src_node '1189'
Added 2 bits to 'mem_left_track_7' under 'sb_4__4_'
Added 'mem_left_track_9' under 'sb_4__4_'
Prev node '4294967295' for src_node '1143'
Added 2 bits to 'mem_left_track_9' under 'sb_4__4_'
Added 'mem_left_track_11' under 'sb_4__4_'
Prev node '4294967295' for src_node '1171'
Added 2 bits to 'mem_left_track_11' under 'sb_4__4_'
Added 'mem_left_track_13' under 'sb_4__4_'
Prev node '4294967295' for src_node '1181'
Added 2 bits to 'mem_left_track_13' under 'sb_4__4_'
Added 'mem_left_track_15' under 'sb_4__4_'
Prev node '4294967295' for src_node '1191'
Added 2 bits to 'mem_left_track_15' under 'sb_4__4_'
Added 'mem_left_track_17' under 'sb_4__4_'
Prev node '4294967295' for src_node '1151'
Added 2 bits to 'mem_left_track_17' under 'sb_4__4_'
Added 'mem_left_track_21' under 'sb_4__4_'
Prev node '4294967295' for src_node '1183'
Added 2 bits to 'mem_left_track_21' under 'sb_4__4_'
Added 'mem_left_track_23' under 'sb_4__4_'
Prev node '4294967295' for src_node '1193'
Added 2 bits to 'mem_left_track_23' under 'sb_4__4_'
Added 'mem_left_track_25' under 'sb_4__4_'
Prev node '4294967295' for src_node '1159'
Added 2 bits to 'mem_left_track_25' under 'sb_4__4_'
Added 'mem_left_track_27' under 'sb_4__4_'
Prev node '4294967295' for src_node '1175'
Added 2 bits to 'mem_left_track_27' under 'sb_4__4_'
Added 'mem_left_track_29' under 'sb_4__4_'
Prev node '4294967295' for src_node '1185'
Added 2 bits to 'mem_left_track_29' under 'sb_4__4_'
Added 'mem_left_track_31' under 'sb_4__4_'
Prev node '4294967295' for src_node '1195'
Added 2 bits to 'mem_left_track_31' under 'sb_4__4_'
Added 'mem_left_track_33' under 'sb_4__4_'
Prev node '4294967295' for src_node '1167'
Added 2 bits to 'mem_left_track_33' under 'sb_4__4_'
Added 'mem_left_track_35' under 'sb_4__4_'
Prev node '4294967295' for src_node '1177'
Added 2 bits to 'mem_left_track_35' under 'sb_4__4_'
Added 'mem_left_track_37' under 'sb_4__4_'
Prev node '4294967295' for src_node '1187'
Added 2 bits to 'mem_left_track_37' under 'sb_4__4_'
	Done
Done
Generating bitstream for X-direction Connection blocks ...
	Generating bitstream for X-direction Connection Block [1][0]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:176 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_0' under 'cbx_1__0_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:177 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_1' under 'cbx_1__0_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:24 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_0' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:25 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_1' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:26 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_2' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '3'. Details: IPIN:27 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_3' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_3' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '4'. Details: IPIN:28 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_4' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_4' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '5'. Details: IPIN:29 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_5' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_5' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '6'. Details: IPIN:30 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_6' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_6' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '7'. Details: IPIN:31 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_7' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_7' under 'cbx_1__0_'
	Done

	Generating bitstream for X-direction Connection Block [1][1]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:324 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_0' under 'cbx_1__1_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:325 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_1' under 'cbx_1__1_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:170 side: (TOP,) (1,1,0)
Added 'mem_top_ipin_0' under 'cbx_1__1_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:171 side: (TOP,) (1,1,0)
Added 'mem_top_ipin_1' under 'cbx_1__1_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:172 side: (TOP,) (1,1,0)
Added 'mem_top_ipin_2' under 'cbx_1__1_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_1__1_'
	Done

	Generating bitstream for X-direction Connection Block [1][2]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:472 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_0' under 'cbx_1__2_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:473 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_1' under 'cbx_1__2_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:318 side: (TOP,) (1,2,0)
Added 'mem_top_ipin_0' under 'cbx_1__2_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:319 side: (TOP,) (1,2,0)
Added 'mem_top_ipin_1' under 'cbx_1__2_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:320 side: (TOP,) (1,2,0)
Added 'mem_top_ipin_2' under 'cbx_1__2_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_1__2_'
	Done

	Generating bitstream for X-direction Connection Block [1][3]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:620 side: (BOTTOM,) (1,4,0)
Added 'mem_bottom_ipin_0' under 'cbx_1__3_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_1__3_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:621 side: (BOTTOM,) (1,4,0)
Added 'mem_bottom_ipin_1' under 'cbx_1__3_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_1__3_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:466 side: (TOP,) (1,3,0)
Added 'mem_top_ipin_0' under 'cbx_1__3_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_1__3_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:467 side: (TOP,) (1,3,0)
Added 'mem_top_ipin_1' under 'cbx_1__3_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_1__3_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:468 side: (TOP,) (1,3,0)
Added 'mem_top_ipin_2' under 'cbx_1__3_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_1__3_'
	Done

	Generating bitstream for X-direction Connection Block [1][4]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:744 side: (BOTTOM,) (1,5,0)
Added 'mem_bottom_ipin_0' under 'cbx_1__4_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_1__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:745 side: (BOTTOM,) (1,5,0)
Added 'mem_bottom_ipin_1' under 'cbx_1__4_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_1__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:746 side: (BOTTOM,) (1,5,0)
Added 'mem_bottom_ipin_2' under 'cbx_1__4_'
Added 6 bits to 'mem_bottom_ipin_2' under 'cbx_1__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:747 side: (BOTTOM,) (1,5,0)
Added 'mem_bottom_ipin_3' under 'cbx_1__4_'
Added 6 bits to 'mem_bottom_ipin_3' under 'cbx_1__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:748 side: (BOTTOM,) (1,5,0)
Added 'mem_bottom_ipin_4' under 'cbx_1__4_'
Added 6 bits to 'mem_bottom_ipin_4' under 'cbx_1__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:749 side: (BOTTOM,) (1,5,0)
Added 'mem_bottom_ipin_5' under 'cbx_1__4_'
Added 6 bits to 'mem_bottom_ipin_5' under 'cbx_1__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:750 side: (BOTTOM,) (1,5,0)
Added 'mem_bottom_ipin_6' under 'cbx_1__4_'
Added 6 bits to 'mem_bottom_ipin_6' under 'cbx_1__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:751 side: (BOTTOM,) (1,5,0)
Added 'mem_bottom_ipin_7' under 'cbx_1__4_'
Added 6 bits to 'mem_bottom_ipin_7' under 'cbx_1__4_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:614 side: (TOP,) (1,4,0)
Added 'mem_top_ipin_0' under 'cbx_1__4_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_1__4_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:615 side: (TOP,) (1,4,0)
Added 'mem_top_ipin_1' under 'cbx_1__4_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_1__4_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:616 side: (TOP,) (1,4,0)
Added 'mem_top_ipin_2' under 'cbx_1__4_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_1__4_'
	Done

	Generating bitstream for X-direction Connection Block [2][0]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:197 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_0' under 'cbx_2__0_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:198 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_1' under 'cbx_2__0_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:56 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_0' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:57 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_1' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:58 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_2' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '3'. Details: IPIN:59 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_3' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_3' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '4'. Details: IPIN:60 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_4' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_4' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '5'. Details: IPIN:61 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_5' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_5' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '6'. Details: IPIN:62 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_6' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_6' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '7'. Details: IPIN:63 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_7' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_7' under 'cbx_2__0_'
	Done

	Generating bitstream for X-direction Connection Block [2][1]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:345 side: (BOTTOM,) (2,2,0)
Added 'mem_bottom_ipin_0' under 'cbx_2__1_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:346 side: (BOTTOM,) (2,2,0)
Added 'mem_bottom_ipin_1' under 'cbx_2__1_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:191 side: (TOP,) (2,1,0)
Added 'mem_top_ipin_0' under 'cbx_2__1_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:192 side: (TOP,) (2,1,0)
Added 'mem_top_ipin_1' under 'cbx_2__1_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_2__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:193 side: (TOP,) (2,1,0)
Added 'mem_top_ipin_2' under 'cbx_2__1_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_2__1_'
	Done

	Generating bitstream for X-direction Connection Block [2][2]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:493 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_0' under 'cbx_2__2_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:494 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_1' under 'cbx_2__2_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:339 side: (TOP,) (2,2,0)
Added 'mem_top_ipin_0' under 'cbx_2__2_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:340 side: (TOP,) (2,2,0)
Added 'mem_top_ipin_1' under 'cbx_2__2_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:341 side: (TOP,) (2,2,0)
Added 'mem_top_ipin_2' under 'cbx_2__2_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_2__2_'
	Done

	Generating bitstream for X-direction Connection Block [2][3]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:641 side: (BOTTOM,) (2,4,0)
Added 'mem_bottom_ipin_0' under 'cbx_2__3_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_2__3_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:642 side: (BOTTOM,) (2,4,0)
Added 'mem_bottom_ipin_1' under 'cbx_2__3_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_2__3_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:487 side: (TOP,) (2,3,0)
Added 'mem_top_ipin_0' under 'cbx_2__3_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_2__3_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:488 side: (TOP,) (2,3,0)
Added 'mem_top_ipin_1' under 'cbx_2__3_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_2__3_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:489 side: (TOP,) (2,3,0)
Added 'mem_top_ipin_2' under 'cbx_2__3_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_2__3_'
	Done

	Generating bitstream for X-direction Connection Block [2][4]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:776 side: (BOTTOM,) (2,5,0)
Added 'mem_bottom_ipin_0' under 'cbx_2__4_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_2__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:777 side: (BOTTOM,) (2,5,0)
Added 'mem_bottom_ipin_1' under 'cbx_2__4_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_2__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:778 side: (BOTTOM,) (2,5,0)
Added 'mem_bottom_ipin_2' under 'cbx_2__4_'
Added 6 bits to 'mem_bottom_ipin_2' under 'cbx_2__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:779 side: (BOTTOM,) (2,5,0)
Added 'mem_bottom_ipin_3' under 'cbx_2__4_'
Added 6 bits to 'mem_bottom_ipin_3' under 'cbx_2__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:780 side: (BOTTOM,) (2,5,0)
Added 'mem_bottom_ipin_4' under 'cbx_2__4_'
Added 6 bits to 'mem_bottom_ipin_4' under 'cbx_2__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:781 side: (BOTTOM,) (2,5,0)
Added 'mem_bottom_ipin_5' under 'cbx_2__4_'
Added 6 bits to 'mem_bottom_ipin_5' under 'cbx_2__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:782 side: (BOTTOM,) (2,5,0)
Added 'mem_bottom_ipin_6' under 'cbx_2__4_'
Added 6 bits to 'mem_bottom_ipin_6' under 'cbx_2__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:783 side: (BOTTOM,) (2,5,0)
Added 'mem_bottom_ipin_7' under 'cbx_2__4_'
Added 6 bits to 'mem_bottom_ipin_7' under 'cbx_2__4_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:635 side: (TOP,) (2,4,0)
Added 'mem_top_ipin_0' under 'cbx_2__4_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_2__4_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:636 side: (TOP,) (2,4,0)
Added 'mem_top_ipin_1' under 'cbx_2__4_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_2__4_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:637 side: (TOP,) (2,4,0)
Added 'mem_top_ipin_2' under 'cbx_2__4_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_2__4_'
	Done

	Generating bitstream for X-direction Connection Block [3][0]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:218 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_0' under 'cbx_3__0_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:219 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_1' under 'cbx_3__0_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:88 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_0' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:89 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_1' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:90 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_2' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '3'. Details: IPIN:91 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_3' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_3' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '4'. Details: IPIN:92 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_4' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_4' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '5'. Details: IPIN:93 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_5' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_5' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '6'. Details: IPIN:94 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_6' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_6' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '7'. Details: IPIN:95 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_7' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_7' under 'cbx_3__0_'
	Done

	Generating bitstream for X-direction Connection Block [3][1]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:366 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_0' under 'cbx_3__1_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:367 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_1' under 'cbx_3__1_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:212 side: (TOP,) (3,1,0)
Added 'mem_top_ipin_0' under 'cbx_3__1_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:213 side: (TOP,) (3,1,0)
Added 'mem_top_ipin_1' under 'cbx_3__1_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:214 side: (TOP,) (3,1,0)
Added 'mem_top_ipin_2' under 'cbx_3__1_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_3__1_'
	Done

	Generating bitstream for X-direction Connection Block [3][2]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:514 side: (BOTTOM,) (3,3,0)
Added 'mem_bottom_ipin_0' under 'cbx_3__2_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_3__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:515 side: (BOTTOM,) (3,3,0)
Added 'mem_bottom_ipin_1' under 'cbx_3__2_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_3__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:360 side: (TOP,) (3,2,0)
Added 'mem_top_ipin_0' under 'cbx_3__2_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_3__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:361 side: (TOP,) (3,2,0)
Added 'mem_top_ipin_1' under 'cbx_3__2_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_3__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:362 side: (TOP,) (3,2,0)
Added 'mem_top_ipin_2' under 'cbx_3__2_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_3__2_'
	Done

	Generating bitstream for X-direction Connection Block [3][3]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:662 side: (BOTTOM,) (3,4,0)
Added 'mem_bottom_ipin_0' under 'cbx_3__3_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_3__3_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:663 side: (BOTTOM,) (3,4,0)
Added 'mem_bottom_ipin_1' under 'cbx_3__3_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_3__3_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:508 side: (TOP,) (3,3,0)
Added 'mem_top_ipin_0' under 'cbx_3__3_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_3__3_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:509 side: (TOP,) (3,3,0)
Added 'mem_top_ipin_1' under 'cbx_3__3_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_3__3_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:510 side: (TOP,) (3,3,0)
Added 'mem_top_ipin_2' under 'cbx_3__3_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_3__3_'
	Done

	Generating bitstream for X-direction Connection Block [3][4]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:808 side: (BOTTOM,) (3,5,0)
Added 'mem_bottom_ipin_0' under 'cbx_3__4_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_3__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:809 side: (BOTTOM,) (3,5,0)
Added 'mem_bottom_ipin_1' under 'cbx_3__4_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_3__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:810 side: (BOTTOM,) (3,5,0)
Added 'mem_bottom_ipin_2' under 'cbx_3__4_'
Added 6 bits to 'mem_bottom_ipin_2' under 'cbx_3__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:811 side: (BOTTOM,) (3,5,0)
Added 'mem_bottom_ipin_3' under 'cbx_3__4_'
Added 6 bits to 'mem_bottom_ipin_3' under 'cbx_3__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:812 side: (BOTTOM,) (3,5,0)
Added 'mem_bottom_ipin_4' under 'cbx_3__4_'
Added 6 bits to 'mem_bottom_ipin_4' under 'cbx_3__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:813 side: (BOTTOM,) (3,5,0)
Added 'mem_bottom_ipin_5' under 'cbx_3__4_'
Added 6 bits to 'mem_bottom_ipin_5' under 'cbx_3__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:814 side: (BOTTOM,) (3,5,0)
Added 'mem_bottom_ipin_6' under 'cbx_3__4_'
Added 6 bits to 'mem_bottom_ipin_6' under 'cbx_3__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:815 side: (BOTTOM,) (3,5,0)
Added 'mem_bottom_ipin_7' under 'cbx_3__4_'
Added 6 bits to 'mem_bottom_ipin_7' under 'cbx_3__4_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:656 side: (TOP,) (3,4,0)
Added 'mem_top_ipin_0' under 'cbx_3__4_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_3__4_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:657 side: (TOP,) (3,4,0)
Added 'mem_top_ipin_1' under 'cbx_3__4_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_3__4_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:658 side: (TOP,) (3,4,0)
Added 'mem_top_ipin_2' under 'cbx_3__4_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_3__4_'
	Done

	Generating bitstream for X-direction Connection Block [4][0]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:239 side: (BOTTOM,) (4,1,0)
Added 'mem_bottom_ipin_0' under 'cbx_4__0_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_4__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:240 side: (BOTTOM,) (4,1,0)
Added 'mem_bottom_ipin_1' under 'cbx_4__0_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_4__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:120 side: (TOP,) (4,0,0)
Added 'mem_top_ipin_0' under 'cbx_4__0_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_4__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:121 side: (TOP,) (4,0,0)
Added 'mem_top_ipin_1' under 'cbx_4__0_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_4__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:122 side: (TOP,) (4,0,0)
Added 'mem_top_ipin_2' under 'cbx_4__0_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_4__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '3'. Details: IPIN:123 side: (TOP,) (4,0,0)
Added 'mem_top_ipin_3' under 'cbx_4__0_'
Added 6 bits to 'mem_top_ipin_3' under 'cbx_4__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '4'. Details: IPIN:124 side: (TOP,) (4,0,0)
Added 'mem_top_ipin_4' under 'cbx_4__0_'
Added 6 bits to 'mem_top_ipin_4' under 'cbx_4__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '5'. Details: IPIN:125 side: (TOP,) (4,0,0)
Added 'mem_top_ipin_5' under 'cbx_4__0_'
Added 6 bits to 'mem_top_ipin_5' under 'cbx_4__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '6'. Details: IPIN:126 side: (TOP,) (4,0,0)
Added 'mem_top_ipin_6' under 'cbx_4__0_'
Added 6 bits to 'mem_top_ipin_6' under 'cbx_4__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '7'. Details: IPIN:127 side: (TOP,) (4,0,0)
Added 'mem_top_ipin_7' under 'cbx_4__0_'
Added 6 bits to 'mem_top_ipin_7' under 'cbx_4__0_'
	Done

	Generating bitstream for X-direction Connection Block [4][1]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:387 side: (BOTTOM,) (4,2,0)
Added 'mem_bottom_ipin_0' under 'cbx_4__1_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_4__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:388 side: (BOTTOM,) (4,2,0)
Added 'mem_bottom_ipin_1' under 'cbx_4__1_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_4__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:233 side: (TOP,) (4,1,0)
Added 'mem_top_ipin_0' under 'cbx_4__1_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_4__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:234 side: (TOP,) (4,1,0)
Added 'mem_top_ipin_1' under 'cbx_4__1_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_4__1_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:235 side: (TOP,) (4,1,0)
Added 'mem_top_ipin_2' under 'cbx_4__1_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_4__1_'
	Done

	Generating bitstream for X-direction Connection Block [4][2]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:535 side: (BOTTOM,) (4,3,0)
Added 'mem_bottom_ipin_0' under 'cbx_4__2_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_4__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:536 side: (BOTTOM,) (4,3,0)
Added 'mem_bottom_ipin_1' under 'cbx_4__2_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_4__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:381 side: (TOP,) (4,2,0)
Added 'mem_top_ipin_0' under 'cbx_4__2_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_4__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:382 side: (TOP,) (4,2,0)
Added 'mem_top_ipin_1' under 'cbx_4__2_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_4__2_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:383 side: (TOP,) (4,2,0)
Added 'mem_top_ipin_2' under 'cbx_4__2_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_4__2_'
	Done

	Generating bitstream for X-direction Connection Block [4][3]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:683 side: (BOTTOM,) (4,4,0)
Added 'mem_bottom_ipin_0' under 'cbx_4__3_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_4__3_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:684 side: (BOTTOM,) (4,4,0)
Added 'mem_bottom_ipin_1' under 'cbx_4__3_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_4__3_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:529 side: (TOP,) (4,3,0)
Added 'mem_top_ipin_0' under 'cbx_4__3_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_4__3_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:530 side: (TOP,) (4,3,0)
Added 'mem_top_ipin_1' under 'cbx_4__3_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_4__3_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:531 side: (TOP,) (4,3,0)
Added 'mem_top_ipin_2' under 'cbx_4__3_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_4__3_'
	Done

	Generating bitstream for X-direction Connection Block [4][4]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:840 side: (BOTTOM,) (4,5,0)
Added 'mem_bottom_ipin_0' under 'cbx_4__4_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_4__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:841 side: (BOTTOM,) (4,5,0)
Added 'mem_bottom_ipin_1' under 'cbx_4__4_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_4__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:842 side: (BOTTOM,) (4,5,0)
Added 'mem_bottom_ipin_2' under 'cbx_4__4_'
Added 6 bits to 'mem_bottom_ipin_2' under 'cbx_4__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:843 side: (BOTTOM,) (4,5,0)
Added 'mem_bottom_ipin_3' under 'cbx_4__4_'
Added 6 bits to 'mem_bottom_ipin_3' under 'cbx_4__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:844 side: (BOTTOM,) (4,5,0)
Added 'mem_bottom_ipin_4' under 'cbx_4__4_'
Added 6 bits to 'mem_bottom_ipin_4' under 'cbx_4__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:845 side: (BOTTOM,) (4,5,0)
Added 'mem_bottom_ipin_5' under 'cbx_4__4_'
Added 6 bits to 'mem_bottom_ipin_5' under 'cbx_4__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:846 side: (BOTTOM,) (4,5,0)
Added 'mem_bottom_ipin_6' under 'cbx_4__4_'
Added 6 bits to 'mem_bottom_ipin_6' under 'cbx_4__4_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:847 side: (BOTTOM,) (4,5,0)
Added 'mem_bottom_ipin_7' under 'cbx_4__4_'
Added 6 bits to 'mem_bottom_ipin_7' under 'cbx_4__4_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:677 side: (TOP,) (4,4,0)
Added 'mem_top_ipin_0' under 'cbx_4__4_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_4__4_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:678 side: (TOP,) (4,4,0)
Added 'mem_top_ipin_1' under 'cbx_4__4_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_4__4_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:679 side: (TOP,) (4,4,0)
Added 'mem_top_ipin_2' under 'cbx_4__4_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_4__4_'
	Done
Done
Generating bitstream for Y-direction Connection blocks ...
	Generating bitstream for Y-direction Connection Block [0][1]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:179 side: (LEFT,) (1,1,0)
Added 'mem_left_ipin_0' under 'cby_0__1_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_0__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:180 side: (LEFT,) (1,1,0)
Added 'mem_left_ipin_1' under 'cby_0__1_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:152 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_0' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:153 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_1' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:154 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_2' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:155 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_3' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_3' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:156 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_4' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_4' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:157 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_5' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_5' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:158 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_6' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_6' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:159 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_7' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_7' under 'cby_0__1_'
	Done

	Generating bitstream for Y-direction Connection Block [0][2]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:327 side: (LEFT,) (1,2,0)
Added 'mem_left_ipin_0' under 'cby_0__2_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_0__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:328 side: (LEFT,) (1,2,0)
Added 'mem_left_ipin_1' under 'cby_0__2_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:300 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_0' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:301 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_1' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:302 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_2' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:303 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_3' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_3' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:304 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_4' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_4' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:305 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_5' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_5' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:306 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_6' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_6' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:307 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_7' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_7' under 'cby_0__2_'
	Done

	Generating bitstream for Y-direction Connection Block [0][3]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:475 side: (LEFT,) (1,3,0)
Added 'mem_left_ipin_0' under 'cby_0__3_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_0__3_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:476 side: (LEFT,) (1,3,0)
Added 'mem_left_ipin_1' under 'cby_0__3_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_0__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:448 side: (RIGHT,) (0,3,0)
Added 'mem_right_ipin_0' under 'cby_0__3_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_0__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:449 side: (RIGHT,) (0,3,0)
Added 'mem_right_ipin_1' under 'cby_0__3_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_0__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:450 side: (RIGHT,) (0,3,0)
Added 'mem_right_ipin_2' under 'cby_0__3_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_0__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:451 side: (RIGHT,) (0,3,0)
Added 'mem_right_ipin_3' under 'cby_0__3_'
Added 6 bits to 'mem_right_ipin_3' under 'cby_0__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:452 side: (RIGHT,) (0,3,0)
Added 'mem_right_ipin_4' under 'cby_0__3_'
Added 6 bits to 'mem_right_ipin_4' under 'cby_0__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:453 side: (RIGHT,) (0,3,0)
Added 'mem_right_ipin_5' under 'cby_0__3_'
Added 6 bits to 'mem_right_ipin_5' under 'cby_0__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:454 side: (RIGHT,) (0,3,0)
Added 'mem_right_ipin_6' under 'cby_0__3_'
Added 6 bits to 'mem_right_ipin_6' under 'cby_0__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:455 side: (RIGHT,) (0,3,0)
Added 'mem_right_ipin_7' under 'cby_0__3_'
Added 6 bits to 'mem_right_ipin_7' under 'cby_0__3_'
	Done

	Generating bitstream for Y-direction Connection Block [0][4]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:623 side: (LEFT,) (1,4,0)
Added 'mem_left_ipin_0' under 'cby_0__4_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_0__4_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:624 side: (LEFT,) (1,4,0)
Added 'mem_left_ipin_1' under 'cby_0__4_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_0__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:596 side: (RIGHT,) (0,4,0)
Added 'mem_right_ipin_0' under 'cby_0__4_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_0__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:597 side: (RIGHT,) (0,4,0)
Added 'mem_right_ipin_1' under 'cby_0__4_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_0__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:598 side: (RIGHT,) (0,4,0)
Added 'mem_right_ipin_2' under 'cby_0__4_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_0__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:599 side: (RIGHT,) (0,4,0)
Added 'mem_right_ipin_3' under 'cby_0__4_'
Added 6 bits to 'mem_right_ipin_3' under 'cby_0__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:600 side: (RIGHT,) (0,4,0)
Added 'mem_right_ipin_4' under 'cby_0__4_'
Added 6 bits to 'mem_right_ipin_4' under 'cby_0__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:601 side: (RIGHT,) (0,4,0)
Added 'mem_right_ipin_5' under 'cby_0__4_'
Added 6 bits to 'mem_right_ipin_5' under 'cby_0__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:602 side: (RIGHT,) (0,4,0)
Added 'mem_right_ipin_6' under 'cby_0__4_'
Added 6 bits to 'mem_right_ipin_6' under 'cby_0__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:603 side: (RIGHT,) (0,4,0)
Added 'mem_right_ipin_7' under 'cby_0__4_'
Added 6 bits to 'mem_right_ipin_7' under 'cby_0__4_'
	Done

	Generating bitstream for Y-direction Connection Block [1][1]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:200 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_0' under 'cby_1__1_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:201 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_1' under 'cby_1__1_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:173 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_0' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:174 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_1' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:175 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_2' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_1__1_'
	Done

	Generating bitstream for Y-direction Connection Block [1][2]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:348 side: (LEFT,) (2,2,0)
Added 'mem_left_ipin_0' under 'cby_1__2_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_1__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:349 side: (LEFT,) (2,2,0)
Added 'mem_left_ipin_1' under 'cby_1__2_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:321 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_0' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:322 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_1' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:323 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_2' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_1__2_'
	Done

	Generating bitstream for Y-direction Connection Block [1][3]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:496 side: (LEFT,) (2,3,0)
Added 'mem_left_ipin_0' under 'cby_1__3_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_1__3_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:497 side: (LEFT,) (2,3,0)
Added 'mem_left_ipin_1' under 'cby_1__3_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_1__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:469 side: (RIGHT,) (1,3,0)
Added 'mem_right_ipin_0' under 'cby_1__3_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_1__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:470 side: (RIGHT,) (1,3,0)
Added 'mem_right_ipin_1' under 'cby_1__3_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_1__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:471 side: (RIGHT,) (1,3,0)
Added 'mem_right_ipin_2' under 'cby_1__3_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_1__3_'
	Done

	Generating bitstream for Y-direction Connection Block [1][4]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:644 side: (LEFT,) (2,4,0)
Added 'mem_left_ipin_0' under 'cby_1__4_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_1__4_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:645 side: (LEFT,) (2,4,0)
Added 'mem_left_ipin_1' under 'cby_1__4_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_1__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:617 side: (RIGHT,) (1,4,0)
Added 'mem_right_ipin_0' under 'cby_1__4_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_1__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:618 side: (RIGHT,) (1,4,0)
Added 'mem_right_ipin_1' under 'cby_1__4_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_1__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:619 side: (RIGHT,) (1,4,0)
Added 'mem_right_ipin_2' under 'cby_1__4_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_1__4_'
	Done

	Generating bitstream for Y-direction Connection Block [2][1]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:221 side: (LEFT,) (3,1,0)
Added 'mem_left_ipin_0' under 'cby_2__1_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_2__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:222 side: (LEFT,) (3,1,0)
Added 'mem_left_ipin_1' under 'cby_2__1_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:194 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_0' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:195 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_1' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:196 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_2' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_2__1_'
	Done

	Generating bitstream for Y-direction Connection Block [2][2]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:369 side: (LEFT,) (3,2,0)
Added 'mem_left_ipin_0' under 'cby_2__2_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_2__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:370 side: (LEFT,) (3,2,0)
Added 'mem_left_ipin_1' under 'cby_2__2_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_2__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:342 side: (RIGHT,) (2,2,0)
Added 'mem_right_ipin_0' under 'cby_2__2_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_2__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:343 side: (RIGHT,) (2,2,0)
Added 'mem_right_ipin_1' under 'cby_2__2_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_2__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:344 side: (RIGHT,) (2,2,0)
Added 'mem_right_ipin_2' under 'cby_2__2_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_2__2_'
	Done

	Generating bitstream for Y-direction Connection Block [2][3]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:517 side: (LEFT,) (3,3,0)
Added 'mem_left_ipin_0' under 'cby_2__3_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_2__3_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:518 side: (LEFT,) (3,3,0)
Added 'mem_left_ipin_1' under 'cby_2__3_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_2__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:490 side: (RIGHT,) (2,3,0)
Added 'mem_right_ipin_0' under 'cby_2__3_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_2__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:491 side: (RIGHT,) (2,3,0)
Added 'mem_right_ipin_1' under 'cby_2__3_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_2__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:492 side: (RIGHT,) (2,3,0)
Added 'mem_right_ipin_2' under 'cby_2__3_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_2__3_'
	Done

	Generating bitstream for Y-direction Connection Block [2][4]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:665 side: (LEFT,) (3,4,0)
Added 'mem_left_ipin_0' under 'cby_2__4_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_2__4_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:666 side: (LEFT,) (3,4,0)
Added 'mem_left_ipin_1' under 'cby_2__4_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_2__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:638 side: (RIGHT,) (2,4,0)
Added 'mem_right_ipin_0' under 'cby_2__4_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_2__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:639 side: (RIGHT,) (2,4,0)
Added 'mem_right_ipin_1' under 'cby_2__4_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_2__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:640 side: (RIGHT,) (2,4,0)
Added 'mem_right_ipin_2' under 'cby_2__4_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_2__4_'
	Done

	Generating bitstream for Y-direction Connection Block [3][1]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:242 side: (LEFT,) (4,1,0)
Added 'mem_left_ipin_0' under 'cby_3__1_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_3__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:243 side: (LEFT,) (4,1,0)
Added 'mem_left_ipin_1' under 'cby_3__1_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:215 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_0' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:216 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_1' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:217 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_2' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_3__1_'
	Done

	Generating bitstream for Y-direction Connection Block [3][2]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:390 side: (LEFT,) (4,2,0)
Added 'mem_left_ipin_0' under 'cby_3__2_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_3__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:391 side: (LEFT,) (4,2,0)
Added 'mem_left_ipin_1' under 'cby_3__2_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:363 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_0' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:364 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_1' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:365 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_2' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_3__2_'
	Done

	Generating bitstream for Y-direction Connection Block [3][3]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:538 side: (LEFT,) (4,3,0)
Added 'mem_left_ipin_0' under 'cby_3__3_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_3__3_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:539 side: (LEFT,) (4,3,0)
Added 'mem_left_ipin_1' under 'cby_3__3_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_3__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:511 side: (RIGHT,) (3,3,0)
Added 'mem_right_ipin_0' under 'cby_3__3_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_3__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:512 side: (RIGHT,) (3,3,0)
Added 'mem_right_ipin_1' under 'cby_3__3_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_3__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:513 side: (RIGHT,) (3,3,0)
Added 'mem_right_ipin_2' under 'cby_3__3_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_3__3_'
	Done

	Generating bitstream for Y-direction Connection Block [3][4]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:686 side: (LEFT,) (4,4,0)
Added 'mem_left_ipin_0' under 'cby_3__4_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_3__4_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:687 side: (LEFT,) (4,4,0)
Added 'mem_left_ipin_1' under 'cby_3__4_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_3__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:659 side: (RIGHT,) (3,4,0)
Added 'mem_right_ipin_0' under 'cby_3__4_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_3__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:660 side: (RIGHT,) (3,4,0)
Added 'mem_right_ipin_1' under 'cby_3__4_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_3__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:661 side: (RIGHT,) (3,4,0)
Added 'mem_right_ipin_2' under 'cby_3__4_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_3__4_'
	Done

	Generating bitstream for Y-direction Connection Block [4][1]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:268 side: (LEFT,) (5,1,0)
Added 'mem_left_ipin_0' under 'cby_4__1_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_4__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:269 side: (LEFT,) (5,1,0)
Added 'mem_left_ipin_1' under 'cby_4__1_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_4__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '2'. Details: IPIN:270 side: (LEFT,) (5,1,0)
Added 'mem_left_ipin_2' under 'cby_4__1_'
Added 6 bits to 'mem_left_ipin_2' under 'cby_4__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '3'. Details: IPIN:271 side: (LEFT,) (5,1,0)
Added 'mem_left_ipin_3' under 'cby_4__1_'
Added 6 bits to 'mem_left_ipin_3' under 'cby_4__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '4'. Details: IPIN:272 side: (LEFT,) (5,1,0)
Added 'mem_left_ipin_4' under 'cby_4__1_'
Added 6 bits to 'mem_left_ipin_4' under 'cby_4__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '5'. Details: IPIN:273 side: (LEFT,) (5,1,0)
Added 'mem_left_ipin_5' under 'cby_4__1_'
Added 6 bits to 'mem_left_ipin_5' under 'cby_4__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '6'. Details: IPIN:274 side: (LEFT,) (5,1,0)
Added 'mem_left_ipin_6' under 'cby_4__1_'
Added 6 bits to 'mem_left_ipin_6' under 'cby_4__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '7'. Details: IPIN:275 side: (LEFT,) (5,1,0)
Added 'mem_left_ipin_7' under 'cby_4__1_'
Added 6 bits to 'mem_left_ipin_7' under 'cby_4__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:236 side: (RIGHT,) (4,1,0)
Added 'mem_right_ipin_0' under 'cby_4__1_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_4__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:237 side: (RIGHT,) (4,1,0)
Added 'mem_right_ipin_1' under 'cby_4__1_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_4__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:238 side: (RIGHT,) (4,1,0)
Added 'mem_right_ipin_2' under 'cby_4__1_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_4__1_'
	Done

	Generating bitstream for Y-direction Connection Block [4][2]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:416 side: (LEFT,) (5,2,0)
Added 'mem_left_ipin_0' under 'cby_4__2_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_4__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:417 side: (LEFT,) (5,2,0)
Added 'mem_left_ipin_1' under 'cby_4__2_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_4__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '2'. Details: IPIN:418 side: (LEFT,) (5,2,0)
Added 'mem_left_ipin_2' under 'cby_4__2_'
Added 6 bits to 'mem_left_ipin_2' under 'cby_4__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '3'. Details: IPIN:419 side: (LEFT,) (5,2,0)
Added 'mem_left_ipin_3' under 'cby_4__2_'
Added 6 bits to 'mem_left_ipin_3' under 'cby_4__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '4'. Details: IPIN:420 side: (LEFT,) (5,2,0)
Added 'mem_left_ipin_4' under 'cby_4__2_'
Added 6 bits to 'mem_left_ipin_4' under 'cby_4__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '5'. Details: IPIN:421 side: (LEFT,) (5,2,0)
Added 'mem_left_ipin_5' under 'cby_4__2_'
Added 6 bits to 'mem_left_ipin_5' under 'cby_4__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '6'. Details: IPIN:422 side: (LEFT,) (5,2,0)
Added 'mem_left_ipin_6' under 'cby_4__2_'
Added 6 bits to 'mem_left_ipin_6' under 'cby_4__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '7'. Details: IPIN:423 side: (LEFT,) (5,2,0)
Added 'mem_left_ipin_7' under 'cby_4__2_'
Added 6 bits to 'mem_left_ipin_7' under 'cby_4__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:384 side: (RIGHT,) (4,2,0)
Added 'mem_right_ipin_0' under 'cby_4__2_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_4__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:385 side: (RIGHT,) (4,2,0)
Added 'mem_right_ipin_1' under 'cby_4__2_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_4__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:386 side: (RIGHT,) (4,2,0)
Added 'mem_right_ipin_2' under 'cby_4__2_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_4__2_'
	Done

	Generating bitstream for Y-direction Connection Block [4][3]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:564 side: (LEFT,) (5,3,0)
Added 'mem_left_ipin_0' under 'cby_4__3_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_4__3_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:565 side: (LEFT,) (5,3,0)
Added 'mem_left_ipin_1' under 'cby_4__3_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_4__3_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '2'. Details: IPIN:566 side: (LEFT,) (5,3,0)
Added 'mem_left_ipin_2' under 'cby_4__3_'
Added 6 bits to 'mem_left_ipin_2' under 'cby_4__3_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '3'. Details: IPIN:567 side: (LEFT,) (5,3,0)
Added 'mem_left_ipin_3' under 'cby_4__3_'
Added 6 bits to 'mem_left_ipin_3' under 'cby_4__3_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '4'. Details: IPIN:568 side: (LEFT,) (5,3,0)
Added 'mem_left_ipin_4' under 'cby_4__3_'
Added 6 bits to 'mem_left_ipin_4' under 'cby_4__3_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '5'. Details: IPIN:569 side: (LEFT,) (5,3,0)
Added 'mem_left_ipin_5' under 'cby_4__3_'
Added 6 bits to 'mem_left_ipin_5' under 'cby_4__3_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '6'. Details: IPIN:570 side: (LEFT,) (5,3,0)
Added 'mem_left_ipin_6' under 'cby_4__3_'
Added 6 bits to 'mem_left_ipin_6' under 'cby_4__3_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '7'. Details: IPIN:571 side: (LEFT,) (5,3,0)
Added 'mem_left_ipin_7' under 'cby_4__3_'
Added 6 bits to 'mem_left_ipin_7' under 'cby_4__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:532 side: (RIGHT,) (4,3,0)
Added 'mem_right_ipin_0' under 'cby_4__3_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_4__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:533 side: (RIGHT,) (4,3,0)
Added 'mem_right_ipin_1' under 'cby_4__3_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_4__3_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:534 side: (RIGHT,) (4,3,0)
Added 'mem_right_ipin_2' under 'cby_4__3_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_4__3_'
	Done

	Generating bitstream for Y-direction Connection Block [4][4]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:712 side: (LEFT,) (5,4,0)
Added 'mem_left_ipin_0' under 'cby_4__4_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_4__4_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:713 side: (LEFT,) (5,4,0)
Added 'mem_left_ipin_1' under 'cby_4__4_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_4__4_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '2'. Details: IPIN:714 side: (LEFT,) (5,4,0)
Added 'mem_left_ipin_2' under 'cby_4__4_'
Added 6 bits to 'mem_left_ipin_2' under 'cby_4__4_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '3'. Details: IPIN:715 side: (LEFT,) (5,4,0)
Added 'mem_left_ipin_3' under 'cby_4__4_'
Added 6 bits to 'mem_left_ipin_3' under 'cby_4__4_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '4'. Details: IPIN:716 side: (LEFT,) (5,4,0)
Added 'mem_left_ipin_4' under 'cby_4__4_'
Added 6 bits to 'mem_left_ipin_4' under 'cby_4__4_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '5'. Details: IPIN:717 side: (LEFT,) (5,4,0)
Added 'mem_left_ipin_5' under 'cby_4__4_'
Added 6 bits to 'mem_left_ipin_5' under 'cby_4__4_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '6'. Details: IPIN:718 side: (LEFT,) (5,4,0)
Added 'mem_left_ipin_6' under 'cby_4__4_'
Added 6 bits to 'mem_left_ipin_6' under 'cby_4__4_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '7'. Details: IPIN:719 side: (LEFT,) (5,4,0)
Added 'mem_left_ipin_7' under 'cby_4__4_'
Added 6 bits to 'mem_left_ipin_7' under 'cby_4__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:680 side: (RIGHT,) (4,4,0)
Added 'mem_right_ipin_0' under 'cby_4__4_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_4__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:681 side: (RIGHT,) (4,4,0)
Added 'mem_right_ipin_1' under 'cby_4__4_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_4__4_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:682 side: (RIGHT,) (4,4,0)
Added 'mem_right_ipin_2' under 'cby_4__4_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_4__4_'
	Done
Done
Done
Decoded 8228 configuration bits into 2028 blocks

Build fabric-independent bitstream for implementation 'or2'
 took 0.01 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Overwrite Bitstream


Overwrite Bitstream
 took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Warning 21: Directory path is empty and nothing will be created.
Write 8228 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml'
Write 8228 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml' took 0.02 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Build non-fabric bitstream for implementation 'or2'

Done

Build non-fabric bitstream for implementation 'or2'
 took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream --verbose

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: on

Build fabric dependent bitstream

Built 8228 configuration bits for fabric

Build fabric dependent bitstream
 took 0.01 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_bitstream --file fabric_bitstream.bit --format plain_text

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--filter_value: off
--path_only: off
--value_only: off
--trim_path: off
--fast_configuration: off
--keep_dont_care_bits: off
--wl_decremental_order: off
--no_time_stamp: off
--verbose: off
Warning 22: Directory path is empty and nothing will be created.
Write 8228 fabric bitstream into plain text file 'fabric_bitstream.bit'
Warning 23: None of global reset and set ports are defined for programming purpose. Fast configuration is not applicable
Write 8228 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.01 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_verilog --file ./SRC --explicit_port_mapping --include_timing --print_user_defined_template --verbose

Confirm selected options when call command 'write_fabric_verilog':
--file, -f: ./SRC
--constant_undriven_inputs: off
--explicit_port_mapping: on
--include_timing: on
--print_user_defined_template: on
--default_net_type: off
--no_time_stamp: off
--use_relative_path: off
--verbose: on
Write Verilog netlists for FPGA fabric

Succeed to create directory './SRC'
Succeed to create directory './SRC/sub_module'
Succeed to create directory './SRC/lb'
Succeed to create directory './SRC/routing'
Generating Verilog netlist './SRC/sub_module/inv_buf_passgate.v' for essential gates...Done
Writing Verilog netlist for configuration decoders './SRC/sub_module/arch_encoder.v'...Done
Writing Verilog netlist for local decoders for multiplexers './SRC/sub_module/local_encoder.v'...Done
Writing Verilog netlist for Multiplexer primitives './SRC/sub_module/mux_primitives.v' ...Done
Writing Verilog netlist for Multiplexers './SRC/sub_module/muxes.v' ...Done
Writing Verilog netlist for LUTs './SRC/sub_module/luts.v'...Done
Writing Verilog netlist for wires './SRC/sub_module/wires.v'...Done
Writing Verilog netlist for memories './SRC/sub_module/memories.v' ...Done
Writing Verilog netlist for shift register banks './SRC/sub_module/shift_register_banks.v' ...Done
Creating template for user-defined Verilog modules './SRC/sub_module/user_defined_templates.v'...Done

Writing logical tiles...
Writing Verilog netlists for logic tile 'io' ...
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_physical__iopad.v' for primitive pb_type 'iopad' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_io_mode_physical__iopad'...Done
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_io_.v' for pb_type 'io' ...
Writing Verilog codes of pb_type 'logical_tile_io_mode_io_'...Done
Done

Writing Verilog netlists for logic tile 'clb' ...
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4.v' for primitive pb_type 'lut4' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff.v' for primitive pb_type 'ff' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4.v' for pb_type 'ble4' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle.v' for pb_type 'fle' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_clb_.v' for pb_type 'clb' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_clb_'...Done
Done

Writing logical tiles...Done

Building physical tiles...
Writing Verilog Netlist './SRC/lb/grid_io_top.v' for physical tile 'io' at top side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_right.v' for physical tile 'io' at right side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_bottom.v' for physical tile 'io' at bottom side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_left.v' for physical tile 'io' at left side ...Done
Writing Verilog Netlist './SRC/lb/grid_clb.v' for physical_tile 'clb'...Done
Building physical tiles...Done

Writing Verilog netlist for top-level module of FPGA fabric './SRC/fpga_top.v'...Done
Written 85 Verilog modules in total
Write Verilog netlists for FPGA fabric
 took 0.05 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_full_testbench --file ./SRC --reference_benchmark_file_path or2_output_verilog.v --include_signal_init --explicit_port_mapping --bitstream fabric_bitstream.bit

Confirm selected options when call command 'write_full_testbench':
--file, -f: ./SRC
--dut_module: off
--bitstream: fabric_bitstream.bit
--simulator: off
--fabric_netlist_file_path: off
--pin_constraints_file, -pcf: off
--bus_group_file, -bgf: off
--reference_benchmark_file_path: or2_output_verilog.v
--fast_configuration: off
--explicit_port_mapping: on
--default_net_type: off
--no_self_checking: off
--include_signal_init: on
--no_time_stamp: off
--use_relative_path: off
--verbose: off
Write Verilog full testbenches for FPGA fabric

Warning 24: Directory './SRC' already exists. Will overwrite contents
# Write autocheck testbench for FPGA top-level Verilog netlist for 'or2'
Will use 8229 configuration clock cycles to top testbench
# Write autocheck testbench for FPGA top-level Verilog netlist for 'or2' took 0.08 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Write Verilog full testbenches for FPGA fabric
 took 0.08 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_pnr_sdc --file ./SDC

Confirm selected options when call command 'write_pnr_sdc':
--file, -f: ./SDC
--flatten_names: off
--hierarchical: off
--output_hierarchy: off
--time_unit: off
--constrain_global_port: off
--constrain_non_clock_global_port: off
--constrain_grid: off
--constrain_sb: off
--constrain_cb: off
--constrain_configurable_memory_outputs: off
--constrain_routing_multiplexer_outputs: off
--constrain_switch_block_outputs: off
--constrain_zero_delay_paths: off
--no_time_stamp: off
--verbose: off
Succeed to create directory './SDC'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc' took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc'
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc' took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc'
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc' took 0.01 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc'
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc' took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Switch Block timing for P&R flow
Write SDC for constrain Switch Block timing for P&R flow took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Connection Block timing for P&R flow
Write SDC for constrain Connection Block timing for P&R flow took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Write SDC for constraining grid timing for P&R flow
Write SDC for constraining grid timing for P&R flow took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_sdc_disable_timing_configure_ports --file ./SDC/disable_configure_ports.sdc

Confirm selected options when call command 'write_sdc_disable_timing_configure_ports':
--file, -f: ./SDC/disable_configure_ports.sdc
--flatten_names: off
--no_time_stamp: off
--verbose: off
Warning 25: Directory './SDC' already exists. Will overwrite contents
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc'
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc' took 0.02 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_analysis_sdc --file ./SDC_analysis

Confirm selected options when call command 'write_analysis_sdc':
--file, -f: ./SDC_analysis
--verbose: off
--flatten_names: off
--time_unit: off
--no_time_stamp: off
Succeed to create directory './SDC_analysis'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/or2_fpga_top_analysis.sdc'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/or2_fpga_top_analysis.sdc' took 0.04 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 0.399621 seconds

Thank you for using OpenFPGA!
Incr Slack updates 15 in 1.148e-05 sec
Full Max Req/Worst Slack updates 1 in 1.04e-06 sec
Incr Max Req/Worst Slack updates 14 in 6.28e-06 sec
Incr Criticality updates 12 in 7.04e-06 sec
Full Criticality updates 3 in 2.4e-06 sec
