*$
* TPS62200
*****************************************************************************
* (C) Copyright 2011 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: Analog eLab Design Center, Texas Instruments Inc.
* Part: TPS62200
* Date: 01SEP2011
* Model Type: Transient
* Simulator: PSpice
* Simulator Version: 16.0.0.p001
* EVM Order Number: TPS62200EVM-211 
* EVM Users Guide: SLVU069 - July 2002
* Datasheet: SLVS417E - MARCH 2002 - REVISED MAY 2006
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.10
* Fixed disabling of device issue
*
* Final 1.00
* Release to Web.
*
***************************************************************************
.SUBCKT TPS62200 EN FB SW VI GND
E_U2_ABM4         U2_N00835 0 VALUE { {V(VREF)*0.984}    }
X_U2_U6         FB U2_N00835 U2_N86787 U2_N93036 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U2_V1         U2_N86787 0 0.5m
X_U2_U9         U2_N93036 SHUTDOWN_N COMP_LO AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_E1         U2_VREF_FILTER_INT 0 VREF U2_FB_INT 100000
X_U2_U7         U2_N63252 SHUTDOWN_N COMP_HI AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_SUM2         U2_N64787 0 VALUE {V(U2_N88340)+V(U2_N88611)}
E_U2_ABM2         U2_VREF_FILTER_OUT 0 VALUE { V(U2_VREF_FILTER_INT) - V(VREF) 
+    }
D_U2_D1         U2_N06748 VIN D_D1 
R_U2_R1         0 U2_N06748  1  
E_U2_ABM7         U2_N88340 0 VALUE { { IF (V(U2_N88336) > 0.5, 0.5m, 0) }    }
E_U2_ABM6         U2_N88547 0 VALUE { {V(VREF)*1.016}    }
E_U2_ABM3         U2_N66559 0 VALUE { { IF (V(U2_N63252) > 0.5, 0.5m, 0) }    }
E_U2_ABM5         U2_N88611 0 VALUE { {V(VREF)*1.024}    }
C_U2_C3         U2_FB_INT U2_VREF_FILTER_INT  2.8p  
X_U2_U4         U2_N64787 FB U2_N88336 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U2_R4         U2_FB_INT U2_VREF_FILTER_INT  213k  
X_U2_U8         U2_N88336 SHUTDOWN_N COMP_HI2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U2_R5         U2_N26981 U2_FB_INT  213k  
G_U2_ABM3I1         VIN U2_N06748 VALUE { ( V(VIN) * 110uA * (V(FB) -
+  V(U2_VREF_FILTER_INT)) )    }
C_U2_C4         U2_N26981 U2_FB_INT  20p  
E_U2_GAIN4         U2_N26981 0 VALUE {1 * V(FB)}
E_U2_SUM1         U2_N39322 0 VALUE {V(U2_N66559)+V(U2_N88547)}
X_U2_U1         U2_N39322 FB U2_N63252 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U2_ABM1         V_IGM 0 VALUE { IF (V(U2_N06748) < -20u, -20u, (IF
+  (V(U2_N06748) > 20u, 20u, V(U2_N06748) )))       }
D_U1_D2         U1_N185751 U1_N00371 D_D1 
R_U1_R2         U1_N00628 U1_N05859  1  
E_U1_GAIN1         U1_N00058 0 VALUE {0.2 * V(U1_N00053)}
C_U1_C3         0 U1_N05859  1n  
V_U1_V13         U1_N185751 0 71m
C_U1_C1         0 U1_N00371  1n  
X_U1_U5         SHUTDOWN_N U1_N05859 CLK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U1_D1         U1_N00371 U1_N00053 D_D1 
E_U1_MULT1         U1_N00053 0 VALUE {V(SHUTDOWN_N)*V(VIN)}
G_U1_G1         U1_N00053 U1_N00371 U1_N00053 0 215u
X_U1_U1         U1_N00058 U1_N00371 U1_N00628 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U1_U3         U1_N00371 U1_N01298 U1_N09389 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U1_U6         U1_N09389 U1_N02623 delay PARAMS: PARAMS:  T=20  
X_U1_S1    U1_N02623 0 U1_N00371 0 OSC_U1_S1 
E_U1_GAIN2         U1_N01298 0 VALUE {0.211 * V(U1_N00053)}
E_U7_GAIN14         U7_N28169 0 VALUE {1.01u * V(VIN)}
E_U7_ABM11         U7_N32833 0 VALUE { ( V(U7_V_IAMP_BASE)  
+ +V(U7_V_IAMP0)  
+ +V(U7_V_IAMP1) )  }
E_U7_GAIN15         U7_N28231 0 VALUE {1.52u * V(VIN)}
E_U7_MULT7         U7_V_IGEN2 0 VALUE {V(U7_QB2)*V(U7_N21939)}
X_U7_U2         Q1 U7_QB1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U7_ABM14         N03825 0 VALUE { ( V(U7_V_IGEN_TOT)  
+ +V(U7_V_IAMP_TOT) )   }
E_U7_MULT11         U7_V_IAMP2 0 VALUE {V(U7_QB2)*V(U7_N28231)}
X_U7_U3         Q2 U7_QB2 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U7_ABM13         U7_V_IAMP_TOT 0 VALUE { IF( V(U7_N32833) + V(U7_V_IAMP2) +
+  V(V_IGM)  < 0, 0 ,  V(U7_N32833) + V(U7_V_IAMP2) + V(V_IGM)  )    }
E_U7_GAIN11         U7_V_IGEN_BASE 0 VALUE {1.01u * V(VIN)}
E_U7_GAIN12         U7_V_IAMP_BASE 0 VALUE {1.52u * V(VIN)}
E_U7_MULT9         U7_V_IAMP0 0 VALUE {V(U7_QB0)*V(U7_N28135)}
E_U7_ABM10         U7_V_IGEN_TOT 0 VALUE { ( V(U7_N32296)  
+ +V(U7_V_IGEN2) )   }
E_U7_MULT6         U7_V_IGEN1 0 VALUE {V(U7_QB1)*V(U7_N21883)}
E_U7_ABM8         U7_N32296 0 VALUE { ( V(U7_V_IGEN_BASE)  
+ +V(0)  
+ +V(U7_V_IGEN1) )  }
E_U7_GAIN13         U7_N28135 0 VALUE {0.718u * V(VIN)}
E_U7_GAIN8         U7_N21883 0 VALUE {0.505u * V(VIN)}
E_U7_MULT10         U7_V_IAMP1 0 VALUE {V(U7_QB1)*V(U7_N28169)}
X_U7_U1         Q0 U7_QB0 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U7_GAIN9         U7_N21939 0 VALUE {1.01u * V(VIN)}
X_U6_U26         U6_N111383 U6_N112523 U6_EN_ON AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U6_V5         U6_N1156900 0 75m
V_U6_V7         U6_N91311 0 2
D_U6_D1         U6_N90291 U6_N91311 D_D1 
E_U6_ABM1         VREF 0 VALUE { MIN (V(U6_N90291), {VREF})    }
V_U6_V2         U6_N08065 0 1.3
X_U6_U8         EN U6_N08065 U6_N111383 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U28         U6_N112523 U6_N114864 U6_UVLO_OFF AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U6_G1         U6_N91311 U6_N90291 SHUTDOWN_N 0 575u
X_U6_U27         U6_EN_ON U6_UVLO_OFF SHUTDOWN_N AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U6_V11         U6_N112523 0  
+PULSE 0 1 1u 20n 20n 1000 2000
X_U6_U7         VIN U6_N07767 U6_N1156900 U6_N114864 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U6_V1         U6_N07767 0 1.75
C_U6_C1         0 U6_N90291  1n  
X_U4_U173         SKIP U4_END_BURST U4_N159490 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U4_V3         U4_N93494 0 {1.008 * VREF}
D_U4_D2         U4_N272379 U4_N00500 D_D1 
X_U4_U147         U4_N81248 CLK U4_N17130084 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM10         U4_CLIMIT 0 VALUE { IF ( V(U4_FULL_CL) > 0.5, 480m, IF
+  (V(U4_CL3) > 0.5, 240m, IF (V(U4_CL2) > 0.5, 120m, IF (V(U4_CL1) > 0.5, 61m,
+  480m) ) ) )    }
X_U4_S1    U4_N16402772 0 U4_N00500 0 PWM_U4_S1 
X_U4_U169         U4_N123442 U4_T500U U4_CL2 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM4         U4_N81306 0 VALUE { IF(V(U4_N81130) > 0.5,1,0)    }
V_U4_V11         U4_N79720 0 3.85
X_U4_U6         CLK U4_CLK_PULSE_20N N64403 MONOPOS_PS PARAMS: PW=20n
X_U4_U17         V_IHS U4_N16933765 U4_SKIP_OFF COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U4_V2         U4_N86531 0 {VREF}
X_U4_U634         U4_SKIP_ON_LATCHED N17110431 CLK U4_SKIP_ON U4_1VDC U4_1VDC
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U635         U4_N17246162 U4_N17249302 U4_N17242272 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U170         U4_N124942 U4_T750U U4_CL3 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM12         U4_LOAD_COMP_THRESH 0 VALUE { IF(V(SKIP) < 0.5 & V(COMP_HI)
+  < 0.5, -0.5, 40m)    }
X_U4_U607         U4_N17348899 COMP_HI2 U4_N17348943 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U4_V13         U4_N272379 0 71m
G_U4_ABM2I2         0 U4_VCOUNTER VALUE { (V(U4_N17242272) - V(0)) *0.025 / 9.3
+     }
X_U4_U630         U4_N159490 U4_SHUTDOWN U4_SKIP_B U4_N151670 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U4_C29         0 U4_N17301712  10p  
X_U4_U642         STARTUPZ U4_N17367875 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U171         U4_T1000U U4_T1000U N202871 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U623         U4_TON_RESET U4_CLK_PULSE_20N U4_CLK_PULSE_20N U4_N16402772
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U4_C140         0 U4_N17348929  10n  
X_U4_U18         U4_N17087947 V_ISW U4_SKIP_ON COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U4_R4         U4_N00199 SW  50k  
E_U4_ABM1         U4_CSKIP_THRESH 0 VALUE { { LIMIT( (66m + (V(VIN) /160)), 0,
+  0.28 )  }    }
V_U4_V15         U4_N16530351 0 0.02
C_U4_C28         0 U4_N81248  1n  
X_U4_S8    U4_PD 0 U4_VCOUNTER 0 PWM_U4_S8 
X_U4_U14         U4_N149774 U4_N151670 U4_SKIP_BURST N153730
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U611         U4_SHUTDOWN U4_ONCE_OVER_VOUT_LO_B SKIP U4_N17153503
+  U4_N16373643 OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U4_G1         U4_N00619 U4_N00500 N03825 0 1
R_U4_R267         U4_N17348943 U4_N17348929  4.8k  
D_U4_D1         U4_N00500 U4_N00619 D_D1 
X_U4_U628         U4_PWM U4_PFM SKIP GATE_IN MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
G_U4_G2         VIN U4_VOUT_BY_2 U4_N16494800 0 1u
X_U4_U632         U4_N16373643 U4_N17155152 U4_PD OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U4_V5         U4_N17087947 0 40m
D_U4_D11         U4_COUNT16 U4_N81130 D_D1 
X_U4_S2    U4_SKIP_B 0 U4_N16737307 U4_N00199 PWM_U4_S2 
X_U4_U612         SKIP U4_SKIP_BURST U4_N16247305 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U177         U4_N16783362 U4_ILIMIT_REACHED U4_N16779719 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U159         SHUTDOWN_N U4_N113744 U4_CL1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U168         U4_T750U U4_CL4 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U167         U4_T500U U4_N124942 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U644         GATE_IN U4_GATE_IN_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U166         U4_CL1 U4_N123442 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U16         U4_N17304104 U4_SHUTDOWN STARTUPZ N175332 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U4_V4         U4_N97911 0 {1.016 * VREF}
X_U4_U81         U4_N16943008 U4_SKIP_OFF U4_SKIP_PMOS_ON N16927404
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U4_ABM2         U4_N16933765 0 VALUE { { LIMIT( (66m + (V(VIN) /80)), 0, 0.28
+  )  }    }
X_U4_U641         U4_N17301712 U4_N17304104 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U4_U633         COMP_HI2 COMP_LO U4_N17153503 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U156         U4_SKIP_ON_LATCHED CLK U4_N17246162 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U4_E7         U4_COUNT16 0 VALUE { {IF (V(U4_VCOUNTER) > V(U4_N79720), 1, 0)}
+  }
X_U4_U618         STARTUPZ U4_TON U4_N16783362 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U4         COMP_HI2 U4_N17348929 U4_SW_CAP OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U610         ONCE_OVER_VOUT_LO U4_ONCE_OVER_VOUT_LO_B INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U149         U4_N123 U4_N16954319 U4_N17395296 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U1         U4_N00500 U4_VOUT_BY_2 U4_TON COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U4_U640         U4_N17237331 U4_N17237841 U4_N17155152 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U162         SHUTDOWN_N U4_N117014 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=768u
C_U4_C11         0 U4_VCOUNTER  10n  
X_U4_U154         U4_OVER_THRESH CLK U4_N17249302 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U15         U4_IL_ZERO GATE_IN U4_N17365152 N16282680 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U4_D3         U4_VOUT_BY_2 VIN D_D1 
X_U4_U627         U4_SKIP_PMOS_ON U4_SKIP_BURST SKIP U4_PFM AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U615         U4_ENABLE_GATE U4_N16258300 U4_PWM AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U4_R44         COMP_LO U4_N17301712  10k  
X_U4_U160         SHUTDOWN_N U4_N116543 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=512u
X_U4_U150         U4_SKIP_BURST U4_N16966304 U4_N16939077 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U2         U4_CLK_PULSE_20N U4_N16779719 U4_N16258300 N07810
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U4_R1         U4_VOUT_BY_2 U4_N16737307  1E6  
X_U4_U9         U4_N86531 FB U4_N123 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U4_U608         COMP_HI2 U4_N17348899 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_U4_U631         U4_SKIP_BURST U4_N16966304 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=100n
D_U4_D7         0 U4_VCOUNTER D_D1 
X_U4_U620         U4_SKIP_ON U4_N16939077 U4_N16943008 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U4_ABM9         U4_N00619 0 VALUE { MIN(V(VIN),6)    }
X_U4_U11         FB U4_N97911 U4_END_BURST COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U4_U12         U4_LOAD_COMP_THRESH V_ISW U4_IL_ZERO COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U4_R2         0 U4_N00199  50k  
X_U4_U10         U4_N93494 FB U4_START_BURST COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U4_U5         V_IHS U4_CLIMIT U4_ILIMIT_REACHED COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U4_U637         U4_SKIP_ON_LATCHED U4_N17237841 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U163         SHUTDOWN_N U4_N117014 U4_T750U AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U3         U4_TON U4_N260357 U4_TON_RESET N260635 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U4_V14         U4_N165289791 0 0.1
C_U4_C4         0 U4_N16798752  7.5p  
X_U4_S3    U4_SW_CAP 0 U4_N00500 U4_N16798752 PWM_U4_S3 
X_U4_U622         U4_N16525360 U4_N16544136 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U161         SHUTDOWN_N U4_N116543 U4_T500U AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U626         U4_N17395734 U4_SHUTDOWN U4_ONCE_OVER_VOUT_LO_B U4_N16352818
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U645         U4_N16544136 SHUTDOWN_N U4_N16494800 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U4_C1         0 U4_VOUT_BY_2  73p  
D_U4_D8         U4_VCOUNTER U4_N79680 D_D1 
X_U4_U176         STARTUPZ ONCE_OVER_VOUT_LO delay PARAMS: PARAMS:  T=100  
V_U4_V27         U4_1VDC 0 1
X_U4_U164         SHUTDOWN_N U4_N118523 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=1024u
X_U4_U179         U4_CL4 ONCE_OVER_VOUT_LO U4_FULL_CL OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U4_R42         U4_COUNT16 U4_N81130  1k  
X_U4_U613         U4_SKIP_B U4_N16247305 U4_ENABLE_GATE OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U604         U4_N17348943 U4_N17348929 d_d PARAMS:
X_U4_U181         U4_OVER_THRESH U4_N17237331 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U151         U4_N17395296 U4_GATE_IN_B U4_N17395734 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U155         SHUTDOWN_N U4_SHUTDOWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U178         U4_SHUTDOWN U4_CLK_PULSE_20N U4_N260357 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U4_D12         U4_N17301712 COMP_LO D_D1 
X_U4_U172         U4_START_BURST SKIP U4_N149774 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U629         U4_N123 U4_N16954319 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=14u
X_U4_U165         SHUTDOWN_N U4_N118523 U4_T1000U AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U4_R3         U4_V_IAV V_ISW  500k  
X_U4_U639         U4_SKIP_ON_LATCHED U4_OVER_THRESH SKIP_REQ OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U4_C27         0 U4_N81130  700p  
C_U4_C2         0 U4_N00500  2p  
X_U4_U79         U4_N17130084 U4_N16352818 SKIP U4_SKIP_B SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U4_V10         U4_N79680 0 10
X_U4_U158         SHUTDOWN_N U4_N113744 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=256u
X_U4_U621         U4_VOUT_BY_2 U4_N165289791 U4_N16530351 U4_N16525360
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U4_C3         0 U4_V_IAV  27p  
X_U4_U7         U4_CSKIP_THRESH V_IHS U4_OVER_THRESH COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_U643         U4_N17367875 U4_N17365152 SHUT_LSD OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U4_R43         U4_N81306 U4_N81248  1  
E_U3_ABM4         U3_N14312693 0 VALUE { IF(V(U3_N14312521) > 0.5,1,0)    }
X_U3_U169         U3_STARTUP U3_QINT_2 Q2 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U5         COMP_LO U3_N14303822 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U168         STARTUPZ U3_STARTUP INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U3_D18         U3_COUNT16_2 U3_N14308899 D_D1 
X_U3_U79         U3_N14312635 U3_N14312709 U3_CHECK_16_BEFORE N14312703
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U3_C27         0 U3_N14312521  700p  
R_U3_R52         U3_N14308553 U3_COUNT16_EXIT  1  
C_U3_C28         0 U3_N14312635  1n  
X_U3_U151         GATE_IN U3_N14308789 N14308725 MONOPOS_PS PARAMS: PW=50n
R_U3_R51         U3_COUNT16_2 U3_N14308899  1k  
X_U3_U2_U28         U3_QINT_0 U3_QINT_1 U3_QINT_2 U3_U2_N14319523
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_U27         U3_U2_N14320262 U3_U2_UP_DOWN_B U3_U2_N14320481
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_TFLOP0_U1         U3_QINT_0 U3_U2_QB0 U3_U2_CLK_INT U3_U2_TFLOP0_N00087
+  U3_U2_IP0 STARTUPZ DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_TFLOP0_U2         U3_QINT_0 U3_U2_IP0 U3_U2_TFLOP0_N00087
+  XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_U14         COMP_HI U3_QINT_0 U3_U2_N05022 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U2_U12         COMP_HI U3_U2_UP_DOWN_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U3_U2_V1         U3_U2_IP0 0 1
X_U3_U2_U26         COMP_HI U3_U2_N14319523 U3_U2_N14319771 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_TFLOP2_U1         U3_QINT_2 U3_U2_QB2 U3_U2_CLK_INT U3_U2_TFLOP2_N00087
+  STARTUPZ U3_U2_IP0 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_TFLOP2_U2         U3_QINT_2 U3_U2_N06937 U3_U2_TFLOP2_N00087
+  XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_U25         U3_CLK U3_U2_N14314650 U3_U2_CLK_INT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_U24         U3_U2_N14319771 U3_U2_N14320481 U3_U2_N14314650
+  NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_U29         U3_U2_QB0 U3_U2_QB1 U3_U2_QB2 U3_U2_N14320262
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_U15         U3_U2_N05022 U3_U2_N05084 U3_U2_N06145 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_U16         U3_U2_QB1 U3_U2_N05084 U3_U2_N06453 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_TFLOP1_U1         U3_QINT_1 U3_U2_QB1 U3_U2_CLK_INT U3_U2_TFLOP1_N00087
+  U3_U2_IP0 STARTUPZ DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_TFLOP1_U2         U3_QINT_1 U3_U2_N06145 U3_U2_TFLOP1_N00087
+  XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_U17         U3_U2_N05022 U3_QINT_1 U3_U2_N06449 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_U18         U3_U2_N06449 U3_U2_N06453 U3_U2_N06937 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U2_U13         U3_U2_QB0 U3_U2_UP_DOWN_B U3_U2_N05084 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U167         U3_STARTUP U3_QINT_0 Q0 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U3_C35         0 U3_N14308899  144p  
E_U3_ABM8         U3_N14308553 0 VALUE { IF(V(U3_N14308899) > 0.5,1,0)    }
X_U3_U6         COMP_HI U3_N14303822 U3_U/D OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U3_V24         U3_N14308995 0 10
R_U3_R42         U3_COUNT16_2 U3_N14312521  1k  
X_U3_U165         COMP_HI COMP_LO U3_N16562048 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U173         STARTUPZ U3_QINT_1 Q1 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U3_C36         0 U3_COUNT16_EXIT  1n  
G_U3_ABM2I12         0 U3_VCOUNTER16 VALUE { (V(U3_N14308789) - V(0)) * 100e-3 
+    }
X_U3_U9         SKIP U3_SKIP_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U152         SHUTDOWN_N U3_SHUTDOWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U3_C17         0 U3_VCOUNTER16  10n  
D_U3_D17         U3_VCOUNTER16 U3_N14308995 D_D1 
X_U3_U176         U3_N16562920 U3_N16562048 U3_N16560627 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S11    U3_N14308741 0 U3_VCOUNTER16 0 HYPERCONTROL_U3_S11 
X_U3_U154         GATE_IN U3_N14312709 N14315471 MONOPOS_PS PARAMS: PW=20n
X_U3_U171         U3_CHECK_16_BEFORE U3_SKIP_B U3_CHECK_16 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U3_V25         U3_N14309049 0 7.75
X_U3_U153         U3_SHUTDOWN U3_COUNT16_EXIT U3_N14308741 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_E10         U3_COUNT16_2 0 VALUE { {IF (V(U3_VCOUNTER16) >
+  V(U3_N14309049), 1, 0)} }
V_U3_V27         U3_1VDC 0 1
D_U3_D16         0 U3_VCOUNTER16 D_D1 
X_U3_U172         SKIP_REQ U3_N16562920 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U7         COMP_HI2 U3_COMP_HI2_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_R43         U3_N14312693 U3_N14312635  1  
D_U3_D11         U3_COUNT16_2 U3_N14312521 D_D1 
X_U3_U175         U3_CLK N16555103 U3_CHECK_16 U3_N16560627 U3_CHECK_16 U3_1VDC
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_H3    U5_N56929 GND 0 V_ILS DRIVER_U5_H3 
X_U5_S4    U5_LS2 0 U5_N56861 U5_N56929 DRIVER_U5_S4 
X_U5_U8         0 U5_N144309 U5_LS U5_LS2 MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U5_H1    VIN U5_N57002 V_IHS 0 DRIVER_U5_H1 
X_U5_S3    U5_HS2 0 U5_N57002 U5_N56861 DRIVER_U5_S3 
X_U5_U14         U5_N56349 U5_N56358 U5_N140379 U5_LS AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U5_ABM4         U5_N144309 0 VALUE { 1m*((-138.059/(V(VIN)
+  -0.09375))+866.375)    }
R_U5_R2         U5_N169126 U5_N56929  50  
X_U5_U11         U5_N56349 U5_N56358 delay PARAMS: PARAMS:  T=10  
C_U5_C6         U5_N169126 U5_N56929  45p  
C_U5_C5         U5_N56861 U5_N172701  110p  
X_U5_U12         GATE_IN U5_N56431 delay PARAMS: PARAMS:  T=10  
E_U5_ABM3         U5_N144259 0 VALUE { 1m*((-76.99/(V(VIN) - 0.3371))+836.596) 
+    }
D_U5_D1         U5_N163674 U5_N56861 D_D1 
R_U5_R1         U5_N56861 U5_N172701  50  
X_U5_U2         SHUT_LSD U5_N140379 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U1         GATE_IN U5_N56349 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_H2    U5_N56861 SW V_ISW 0 DRIVER_U5_H2 
X_U5_U13         GATE_IN U5_N56431 U5_HS AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U5_D2         U5_N56861 U5_N164960 D_D1 
V_U5_V2         U5_N56929 U5_N163674 750m
X_U5_U7         0 U5_N144259 U5_HS U5_HS2 MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U5_V1         U5_N164960 U5_N57002 750m
V_V3         VIN VI 0Vdc
.IC         V(U1_N00371 )=0
.IC         V(U6_N90291 )=0
.IC         V(U4_N00500 )=0
.IC         V(U4_VOUT_BY_2 )=0
.IC         V(U4_VCOUNTER )=0
.IC         V(U3_VCOUNTER16 )=0
.PARAM  vref=0.5
.ENDS TPS62200
*$
.subckt OSC_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1e6 Ron=1.0m Voff=0.3 Von=0.7
.ends OSC_U1_S1
*$
.subckt PWM_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=10e6 Ron=1m Voff=0.2 Von=0.8
.ends PWM_U4_S1
*$
.subckt PWM_U4_S8 1 2 3 4  
S_U4_S8         3 4 1 2 _U4_S8
RS_U4_S8         1 2 1G
.MODEL         _U4_S8 VSWITCH Roff=10e6 Ron=10m Voff=0.2 Von=0.8
.ends PWM_U4_S8
*$
.subckt PWM_U4_S2 1 2 3 4  
S_U4_S2         3 4 1 2 _U4_S2
RS_U4_S2         1 2 1G
.MODEL         _U4_S2 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends PWM_U4_S2
*$
.subckt PWM_U4_S3 1 2 3 4  
S_U4_S3         3 4 1 2 _U4_S3
RS_U4_S3         1 2 1G
.MODEL         _U4_S3 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends PWM_U4_S3
*$
.subckt HYPERCONTROL_U3_S11 1 2 3 4  
S_U3_S11         3 4 1 2 _U3_S11
RS_U3_S11         1 2 1G
.MODEL         _U3_S11 VSWITCH Roff=10e6 Ron=10m Voff=0.2 Von=0.8
.ends HYPERCONTROL_U3_S11
*$
.subckt DRIVER_U5_H3 1 2 3 4  
H_U5_H3         3 4 VH_U5_H3 1
VH_U5_H3         1 2 0V
.ends DRIVER_U5_H3
*$
.subckt DRIVER_U5_S4 1 2 3 4  
S_U5_S4         3 4 1 2 _U5_S4
RS_U5_S4         1 2 1G
.MODEL         _U5_S4 VSWITCH Roff=10e6 Ron=100m Voff=0 Von=1
.ends DRIVER_U5_S4
*$
.subckt DRIVER_U5_H1 1 2 3 4  
H_U5_H1         3 4 VH_U5_H1 1
VH_U5_H1         1 2 0V
.ends DRIVER_U5_H1
*$
.subckt DRIVER_U5_S3 1 2 3 4  
S_U5_S3         3 4 1 2 _U5_S3
RS_U5_S3         1 2 1G
.MODEL         _U5_S3 VSWITCH Roff=10e6 Ron=100m Voff=0 Von=1
.ends DRIVER_U5_S3
*$
.subckt DRIVER_U5_H2 1 2 3 4  
H_U5_H2         3 4 VH_U5_H2 1
VH_U5_H2         1 2 0V
.ends DRIVER_U5_H2
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.44}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT OP_AMP P M OUT 
+ PARAMs:  Hlimit=5 Rin=10Meg BW=18Meg DC_Gain=100 Rout=100 Llimit=0 SRP=1 SRM=1
R_Rin         P M  {Rin}
E_E1          5 0 M P {-Gain}
E_LIMIT2      6 0 VALUE {LIMIT(V(5), {-Abs(SRM)*Ca*1Meg+V(1)/Ra},
+                 {SRP*Ca*1Meg+V(1)/Ra})}
G_G2          1 0 6 0 -1
R_Ra          0 1  {Ra} 
C_Ca          0 1  {Ca}   
E_LIMIT1      2 0 VALUE {LIMIT(V(1),{Llimit},{Hlimit})}
V_VL          3 0 {Llimit+200m}
V_VH          4 0 {Hlimit-200m}
D_D1          3 1 Dideal 
D_D2          1 4 Dideal 
R_Rout        OUT 2  {Rout}
.model Dideal D Is=1e-10 Cjo=.01pF Rs=1m  N=1
.PARAM  Ra=1k   Ca={exp(DC_gain*log(10)/20)/(2*3.14159*BW*Ra)} 
+ Gain={exp(DC_gain*log(10)/20)/Ra} 
.ENDS OP_AMP
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT DELAY IN OUT PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5,1,0)    }
E_ABM3         OUT 0 VALUE { if( V(MEAS)>0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
C_C2         0 RESET2  1.4427n  
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS 
*$
.SUBCKT MONOPOS_PS in Q Qn PARAMS: PW=1u 
VS VSUP 0 DC 1
GIN VSUP YA VALUE={IF(V(IN)>0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)>0.5,0, V(YA)/1m)}
CIN YA 0 1n IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 1, 0)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(IN)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONOPOS_PS
*$
.SUBCKT MONONEG_PS in Q Qn PARAMS: PW=1u 
VS VSUP 0 DC 1
GIN VSUP YA VALUE={IF(V(IN)<0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)<0.5,0, V(YA)/1m)}
CIN YA 0 1n IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 0, 1)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(YTD)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p IC=0
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONONEG_PS
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT UTD_TPS40007avg 1 2 PARAMS: K=1 TD=0.45U
RIN 1 0 1E15
E1 3 0 1 0 {K}
T1 3 0 2 0 Z0=1 TD={TD}
R1 2 0 1
.ENDS UTD_TPS40007avg
*$
.SUBCKT ONE_SHOT IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427n  
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT
*$
.SUBCKT D_D 1 2
D1 1 2 DD
.MODEL DD D( IS=1F N=0.01 TT = 10p )
.ENDS D_D
*$