Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sun May 18 10:52:21 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mrb3973_test_timing_summary_routed.rpt -pb mrb3973_test_timing_summary_routed.pb -rpx mrb3973_test_timing_summary_routed.rpx -warn_on_violation
| Design       : mrb3973_test
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       21          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (1)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.026        0.000                      0                  335        0.173        0.000                      0                  335        7.000        0.000                       0                   192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
lcd_clk_pll/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0      {0.000 8.000}      16.000          62.500          
  clkfbout_clk_wiz_0      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
lcd_clk_pll/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           10.026        0.000                      0                  335        0.173        0.000                      0                  335        7.500        0.000                       0                   188  
  clkfbout_clk_wiz_0                                                                                                                                                       17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_pll/inst/clk_in1
  To Clock:  lcd_clk_pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_clk_pll/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_clk_pll/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.026ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.184ns (20.876%)  route 4.488ns (79.124%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 13.057 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[4]/Q
                         net (fo=57, routed)          1.899    -0.058    cmd_data_writer/write_data[7]_i_3[2]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.124     0.066 f  cmd_data_writer/init_rom_addr[9]_i_8/O
                         net (fo=1, routed)           0.361     0.427    cmd_data_writer/init_rom_addr[9]_i_8_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     0.551 f  cmd_data_writer/init_rom_addr[9]_i_7/O
                         net (fo=4, routed)           0.656     1.206    cmd_data_writer/init_rom_addr_reg[9]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.153     1.359 r  cmd_data_writer/init_rom_addr[9]_i_4/O
                         net (fo=2, routed)           0.688     2.047    cmd_data_writer/state_reg[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.327     2.374 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.884     3.258    cmd_data_writer_n_10
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.441    13.057    lcd_clk_OBUF
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg[2]/C
                         clock pessimism              0.530    13.587    
                         clock uncertainty           -0.097    13.489    
    SLICE_X11Y95         FDCE (Setup_fdce_C_CE)      -0.205    13.284    init_rom_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.284    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 10.026    

Slack (MET) :             10.026ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.184ns (20.876%)  route 4.488ns (79.124%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 13.057 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[4]/Q
                         net (fo=57, routed)          1.899    -0.058    cmd_data_writer/write_data[7]_i_3[2]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.124     0.066 f  cmd_data_writer/init_rom_addr[9]_i_8/O
                         net (fo=1, routed)           0.361     0.427    cmd_data_writer/init_rom_addr[9]_i_8_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     0.551 f  cmd_data_writer/init_rom_addr[9]_i_7/O
                         net (fo=4, routed)           0.656     1.206    cmd_data_writer/init_rom_addr_reg[9]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.153     1.359 r  cmd_data_writer/init_rom_addr[9]_i_4/O
                         net (fo=2, routed)           0.688     2.047    cmd_data_writer/state_reg[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.327     2.374 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.884     3.258    cmd_data_writer_n_10
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.441    13.057    lcd_clk_OBUF
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg[3]/C
                         clock pessimism              0.530    13.587    
                         clock uncertainty           -0.097    13.489    
    SLICE_X11Y95         FDCE (Setup_fdce_C_CE)      -0.205    13.284    init_rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.284    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 10.026    

Slack (MET) :             10.026ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.184ns (20.876%)  route 4.488ns (79.124%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 13.057 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[4]/Q
                         net (fo=57, routed)          1.899    -0.058    cmd_data_writer/write_data[7]_i_3[2]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.124     0.066 f  cmd_data_writer/init_rom_addr[9]_i_8/O
                         net (fo=1, routed)           0.361     0.427    cmd_data_writer/init_rom_addr[9]_i_8_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     0.551 f  cmd_data_writer/init_rom_addr[9]_i_7/O
                         net (fo=4, routed)           0.656     1.206    cmd_data_writer/init_rom_addr_reg[9]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.153     1.359 r  cmd_data_writer/init_rom_addr[9]_i_4/O
                         net (fo=2, routed)           0.688     2.047    cmd_data_writer/state_reg[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.327     2.374 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.884     3.258    cmd_data_writer_n_10
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.441    13.057    lcd_clk_OBUF
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg[4]/C
                         clock pessimism              0.530    13.587    
                         clock uncertainty           -0.097    13.489    
    SLICE_X11Y95         FDCE (Setup_fdce_C_CE)      -0.205    13.284    init_rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.284    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 10.026    

Slack (MET) :             10.026ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg_rep[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.184ns (20.876%)  route 4.488ns (79.124%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 13.057 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[4]/Q
                         net (fo=57, routed)          1.899    -0.058    cmd_data_writer/write_data[7]_i_3[2]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.124     0.066 f  cmd_data_writer/init_rom_addr[9]_i_8/O
                         net (fo=1, routed)           0.361     0.427    cmd_data_writer/init_rom_addr[9]_i_8_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     0.551 f  cmd_data_writer/init_rom_addr[9]_i_7/O
                         net (fo=4, routed)           0.656     1.206    cmd_data_writer/init_rom_addr_reg[9]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.153     1.359 r  cmd_data_writer/init_rom_addr[9]_i_4/O
                         net (fo=2, routed)           0.688     2.047    cmd_data_writer/state_reg[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.327     2.374 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.884     3.258    cmd_data_writer_n_10
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.441    13.057    lcd_clk_OBUF
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg_rep[2]/C
                         clock pessimism              0.530    13.587    
                         clock uncertainty           -0.097    13.489    
    SLICE_X11Y95         FDCE (Setup_fdce_C_CE)      -0.205    13.284    init_rom_addr_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         13.284    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 10.026    

Slack (MET) :             10.026ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg_rep[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.184ns (20.876%)  route 4.488ns (79.124%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 13.057 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[4]/Q
                         net (fo=57, routed)          1.899    -0.058    cmd_data_writer/write_data[7]_i_3[2]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.124     0.066 f  cmd_data_writer/init_rom_addr[9]_i_8/O
                         net (fo=1, routed)           0.361     0.427    cmd_data_writer/init_rom_addr[9]_i_8_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     0.551 f  cmd_data_writer/init_rom_addr[9]_i_7/O
                         net (fo=4, routed)           0.656     1.206    cmd_data_writer/init_rom_addr_reg[9]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.153     1.359 r  cmd_data_writer/init_rom_addr[9]_i_4/O
                         net (fo=2, routed)           0.688     2.047    cmd_data_writer/state_reg[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.327     2.374 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.884     3.258    cmd_data_writer_n_10
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.441    13.057    lcd_clk_OBUF
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg_rep[3]/C
                         clock pessimism              0.530    13.587    
                         clock uncertainty           -0.097    13.489    
    SLICE_X11Y95         FDCE (Setup_fdce_C_CE)      -0.205    13.284    init_rom_addr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         13.284    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 10.026    

Slack (MET) :             10.026ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg_rep[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.184ns (20.876%)  route 4.488ns (79.124%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 13.057 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[4]/Q
                         net (fo=57, routed)          1.899    -0.058    cmd_data_writer/write_data[7]_i_3[2]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.124     0.066 f  cmd_data_writer/init_rom_addr[9]_i_8/O
                         net (fo=1, routed)           0.361     0.427    cmd_data_writer/init_rom_addr[9]_i_8_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     0.551 f  cmd_data_writer/init_rom_addr[9]_i_7/O
                         net (fo=4, routed)           0.656     1.206    cmd_data_writer/init_rom_addr_reg[9]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.153     1.359 r  cmd_data_writer/init_rom_addr[9]_i_4/O
                         net (fo=2, routed)           0.688     2.047    cmd_data_writer/state_reg[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.327     2.374 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.884     3.258    cmd_data_writer_n_10
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.441    13.057    lcd_clk_OBUF
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg_rep[4]/C
                         clock pessimism              0.530    13.587    
                         clock uncertainty           -0.097    13.489    
    SLICE_X11Y95         FDCE (Setup_fdce_C_CE)      -0.205    13.284    init_rom_addr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         13.284    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 10.026    

Slack (MET) :             10.047ns  (required time - arrival time)
  Source:                 delay_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            delay_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.138ns (20.220%)  route 4.490ns (79.780%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 13.119 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.618    -2.352    lcd_clk_OBUF
    SLICE_X2Y83          FDCE                                         r  delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.518    -1.834 r  delay_counter_reg[4]/Q
                         net (fo=3, routed)           1.016    -0.819    cmd_ndata_writer/delay_counter[31]_i_6_0[4]
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124    -0.695 r  cmd_ndata_writer/delay_counter[31]_i_16/O
                         net (fo=1, routed)           0.586    -0.108    cmd_ndata_writer/delay_counter[31]_i_16_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     0.016 r  cmd_ndata_writer/delay_counter[31]_i_9/O
                         net (fo=1, routed)           0.416     0.432    cmd_ndata_writer/delay_counter[31]_i_9_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     0.556 f  cmd_ndata_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          0.816     1.372    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.124     1.496 r  cmd_ndata_writer/delay_counter[31]_i_4/O
                         net (fo=1, routed)           0.689     2.186    cmd_ndata_writer/delay_counter[31]_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I4_O)        0.124     2.310 r  cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.966     3.276    delay_counter
    SLICE_X0Y84          FDCE                                         r  delay_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.503    13.119    lcd_clk_OBUF
    SLICE_X0Y84          FDCE                                         r  delay_counter_reg[6]/C
                         clock pessimism              0.505    13.625    
                         clock uncertainty           -0.097    13.527    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.205    13.322    delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 10.047    

Slack (MET) :             10.047ns  (required time - arrival time)
  Source:                 delay_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            delay_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.138ns (20.220%)  route 4.490ns (79.780%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 13.119 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.618    -2.352    lcd_clk_OBUF
    SLICE_X2Y83          FDCE                                         r  delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.518    -1.834 r  delay_counter_reg[4]/Q
                         net (fo=3, routed)           1.016    -0.819    cmd_ndata_writer/delay_counter[31]_i_6_0[4]
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124    -0.695 r  cmd_ndata_writer/delay_counter[31]_i_16/O
                         net (fo=1, routed)           0.586    -0.108    cmd_ndata_writer/delay_counter[31]_i_16_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     0.016 r  cmd_ndata_writer/delay_counter[31]_i_9/O
                         net (fo=1, routed)           0.416     0.432    cmd_ndata_writer/delay_counter[31]_i_9_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     0.556 f  cmd_ndata_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          0.816     1.372    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.124     1.496 r  cmd_ndata_writer/delay_counter[31]_i_4/O
                         net (fo=1, routed)           0.689     2.186    cmd_ndata_writer/delay_counter[31]_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I4_O)        0.124     2.310 r  cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.966     3.276    delay_counter
    SLICE_X0Y84          FDCE                                         r  delay_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.503    13.119    lcd_clk_OBUF
    SLICE_X0Y84          FDCE                                         r  delay_counter_reg[7]/C
                         clock pessimism              0.505    13.625    
                         clock uncertainty           -0.097    13.527    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.205    13.322    delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 10.047    

Slack (MET) :             10.047ns  (required time - arrival time)
  Source:                 delay_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            delay_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.138ns (20.220%)  route 4.490ns (79.780%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 13.119 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.618    -2.352    lcd_clk_OBUF
    SLICE_X2Y83          FDCE                                         r  delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.518    -1.834 r  delay_counter_reg[4]/Q
                         net (fo=3, routed)           1.016    -0.819    cmd_ndata_writer/delay_counter[31]_i_6_0[4]
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124    -0.695 r  cmd_ndata_writer/delay_counter[31]_i_16/O
                         net (fo=1, routed)           0.586    -0.108    cmd_ndata_writer/delay_counter[31]_i_16_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     0.016 r  cmd_ndata_writer/delay_counter[31]_i_9/O
                         net (fo=1, routed)           0.416     0.432    cmd_ndata_writer/delay_counter[31]_i_9_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     0.556 f  cmd_ndata_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          0.816     1.372    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.124     1.496 r  cmd_ndata_writer/delay_counter[31]_i_4/O
                         net (fo=1, routed)           0.689     2.186    cmd_ndata_writer/delay_counter[31]_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I4_O)        0.124     2.310 r  cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.966     3.276    delay_counter
    SLICE_X0Y84          FDCE                                         r  delay_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.503    13.119    lcd_clk_OBUF
    SLICE_X0Y84          FDCE                                         r  delay_counter_reg[8]/C
                         clock pessimism              0.505    13.625    
                         clock uncertainty           -0.097    13.527    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.205    13.322    delay_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 10.047    

Slack (MET) :             10.050ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 1.184ns (20.912%)  route 4.478ns (79.088%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 13.057 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X11Y95         FDCE                                         r  init_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[4]/Q
                         net (fo=57, routed)          1.899    -0.058    cmd_data_writer/write_data[7]_i_3[2]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.124     0.066 f  cmd_data_writer/init_rom_addr[9]_i_8/O
                         net (fo=1, routed)           0.361     0.427    cmd_data_writer/init_rom_addr[9]_i_8_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     0.551 f  cmd_data_writer/init_rom_addr[9]_i_7/O
                         net (fo=4, routed)           0.656     1.206    cmd_data_writer/init_rom_addr_reg[9]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.153     1.359 r  cmd_data_writer/init_rom_addr[9]_i_4/O
                         net (fo=2, routed)           0.688     2.047    cmd_data_writer/state_reg[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.327     2.374 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.874     3.249    cmd_data_writer_n_10
    SLICE_X10Y95         FDCE                                         r  init_rom_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.441    13.057    lcd_clk_OBUF
    SLICE_X10Y95         FDCE                                         r  init_rom_addr_reg[1]/C
                         clock pessimism              0.507    13.565    
                         clock uncertainty           -0.097    13.467    
    SLICE_X10Y95         FDCE (Setup_fdce_C_CE)      -0.169    13.298    init_rom_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.298    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                 10.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cmd_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/LCD_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.190ns (55.366%)  route 0.153ns (44.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.591    -0.817    lcd_clk_OBUF
    SLICE_X4Y96          FDCE                                         r  cmd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141    -0.676 r  cmd_data_reg[3]/Q
                         net (fo=2, routed)           0.153    -0.523    cmd_data_writer/LCD_DATA_reg[15]_1[3]
    SLICE_X2Y95          LUT3 (Prop_lut3_I2_O)        0.049    -0.474 r  cmd_data_writer/LCD_DATA[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.474    cmd_data_writer/LCD_DATA[3]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  cmd_data_writer/LCD_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.863    -1.240    cmd_data_writer/clk_out1
    SLICE_X2Y95          FDRE                                         r  cmd_data_writer/LCD_DATA_reg[3]/C
                         clock pessimism              0.462    -0.778    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.131    -0.647    cmd_data_writer/LCD_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 write_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/LCD_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.987%)  route 0.146ns (44.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.591    -0.817    lcd_clk_OBUF
    SLICE_X5Y93          FDCE                                         r  write_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.676 r  write_data_reg[4]/Q
                         net (fo=1, routed)           0.146    -0.529    cmd_data_writer/LCD_DATA_reg[7]_0[4]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.045    -0.484 r  cmd_data_writer/LCD_DATA[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.484    cmd_data_writer/LCD_DATA[4]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  cmd_data_writer/LCD_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.863    -1.240    cmd_data_writer/clk_out1
    SLICE_X2Y94          FDRE                                         r  cmd_data_writer/LCD_DATA_reg[4]/C
                         clock pessimism              0.462    -0.778    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.120    -0.658    cmd_data_writer/LCD_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 cmd_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_writer/LCD_DATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.912%)  route 0.188ns (57.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.591    -0.817    lcd_clk_OBUF
    SLICE_X5Y96          FDCE                                         r  cmd_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.141    -0.676 r  cmd_data_reg[9]/Q
                         net (fo=2, routed)           0.188    -0.488    cmd_writer/LCD_DATA_reg[15]_1[7]
    SLICE_X1Y94          FDRE                                         r  cmd_writer/LCD_DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.863    -1.240    cmd_writer/clk_out1
    SLICE_X1Y94          FDRE                                         r  cmd_writer/LCD_DATA_reg[9]/C
                         clock pessimism              0.462    -0.778    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.076    -0.702    cmd_writer/LCD_DATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 cmd_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_writer/LCD_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.853%)  route 0.188ns (57.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.591    -0.817    lcd_clk_OBUF
    SLICE_X4Y95          FDCE                                         r  cmd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.676 r  cmd_data_reg[4]/Q
                         net (fo=2, routed)           0.188    -0.488    cmd_writer/LCD_DATA_reg[15]_1[4]
    SLICE_X1Y94          FDRE                                         r  cmd_writer/LCD_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.863    -1.240    cmd_writer/clk_out1
    SLICE_X1Y94          FDRE                                         r  cmd_writer/LCD_DATA_reg[4]/C
                         clock pessimism              0.462    -0.778    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.072    -0.706    cmd_writer/LCD_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 cmd_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_start_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.883%)  route 0.147ns (44.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.592    -0.816    lcd_clk_OBUF
    SLICE_X3Y91          FDCE                                         r  cmd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  cmd_start_reg/Q
                         net (fo=9, routed)           0.147    -0.528    cmd_writer/cmd_start
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.045    -0.483 r  cmd_writer/cmd_start_i_1/O
                         net (fo=1, routed)           0.000    -0.483    cmd_writer_n_16
    SLICE_X3Y91          FDCE                                         r  cmd_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.862    -1.241    lcd_clk_OBUF
    SLICE_X3Y91          FDCE                                         r  cmd_start_reg/C
                         clock pessimism              0.425    -0.816    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.092    -0.724    cmd_start_reg
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cmd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_writer/LCD_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.167%)  route 0.186ns (56.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.591    -0.817    lcd_clk_OBUF
    SLICE_X5Y96          FDCE                                         r  cmd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.141    -0.676 r  cmd_data_reg[0]/Q
                         net (fo=2, routed)           0.186    -0.490    cmd_writer/LCD_DATA_reg[15]_1[0]
    SLICE_X5Y94          FDRE                                         r  cmd_writer/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.861    -1.242    cmd_writer/clk_out1
    SLICE_X5Y94          FDRE                                         r  cmd_writer/LCD_DATA_reg[0]/C
                         clock pessimism              0.441    -0.801    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.066    -0.735    cmd_writer/LCD_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cmd_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_writer/LCD_DATA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.583%)  route 0.167ns (50.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.593    -0.815    lcd_clk_OBUF
    SLICE_X2Y96          FDCE                                         r  cmd_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164    -0.651 r  cmd_data_reg[14]/Q
                         net (fo=2, routed)           0.167    -0.484    cmd_writer/LCD_DATA_reg[15]_1[12]
    SLICE_X1Y95          FDRE                                         r  cmd_writer/LCD_DATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.863    -1.240    cmd_writer/clk_out1
    SLICE_X1Y95          FDRE                                         r  cmd_writer/LCD_DATA_reg[14]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.070    -0.729    cmd_writer/LCD_DATA_reg[14]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 write_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/LCD_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.317%)  route 0.224ns (54.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.591    -0.817    lcd_clk_OBUF
    SLICE_X4Y94          FDCE                                         r  write_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.676 r  write_data_reg[5]/Q
                         net (fo=1, routed)           0.224    -0.451    cmd_data_writer/LCD_DATA_reg[7]_0[5]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.045    -0.406 r  cmd_data_writer/LCD_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.406    cmd_data_writer/LCD_DATA[5]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  cmd_data_writer/LCD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.863    -1.240    cmd_data_writer/clk_out1
    SLICE_X2Y94          FDRE                                         r  cmd_data_writer/LCD_DATA_reg[5]/C
                         clock pessimism              0.462    -0.778    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.121    -0.657    cmd_data_writer/LCD_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 cmd_writer/FSM_sequential_wr_substate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_writer/FSM_sequential_wr_substate_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.592    -0.816    cmd_writer/clk_out1
    SLICE_X0Y91          FDCE                                         r  cmd_writer/FSM_sequential_wr_substate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  cmd_writer/FSM_sequential_wr_substate_reg[0]/Q
                         net (fo=7, routed)           0.174    -0.501    cmd_writer/wr_substate[0]
    SLICE_X0Y91          LUT3 (Prop_lut3_I0_O)        0.043    -0.458 r  cmd_writer/FSM_sequential_wr_substate[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.458    cmd_writer/FSM_sequential_wr_substate[2]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  cmd_writer/FSM_sequential_wr_substate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.862    -1.241    cmd_writer/clk_out1
    SLICE_X0Y91          FDCE                                         r  cmd_writer/FSM_sequential_wr_substate_reg[2]/C
                         clock pessimism              0.425    -0.816    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.107    -0.709    cmd_writer/FSM_sequential_wr_substate_reg[2]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 write_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/LCD_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.295%)  route 0.199ns (51.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.591    -0.817    lcd_clk_OBUF
    SLICE_X4Y94          FDCE                                         r  write_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.676 r  write_data_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.477    cmd_data_writer/LCD_DATA_reg[7]_0[0]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.045    -0.432 r  cmd_data_writer/LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.432    cmd_data_writer/LCD_DATA[0]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  cmd_data_writer/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.863    -1.240    cmd_data_writer/clk_out1
    SLICE_X3Y94          FDRE                                         r  cmd_data_writer/LCD_DATA_reg[0]/C
                         clock pessimism              0.462    -0.778    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.091    -0.687    cmd_data_writer/LCD_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y0    lcd_clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X1Y89      LCD_BL_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X3Y90      LCD_DATA_OBUFT[15]_inst_i_2/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X1Y84      LCD_RESET_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X1Y91      active_writer_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X1Y91      active_writer_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X1Y91      active_writer_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X5Y96      cmd_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X4Y96      cmd_data_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y89      LCD_BL_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y89      LCD_BL_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y90      LCD_DATA_OBUFT[15]_inst_i_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y90      LCD_DATA_OBUFT[15]_inst_i_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y84      LCD_RESET_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y84      LCD_RESET_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y91      active_writer_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y91      active_writer_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y91      active_writer_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y91      active_writer_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y89      LCD_BL_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y89      LCD_BL_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y90      LCD_DATA_OBUFT[15]_inst_i_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y90      LCD_DATA_OBUFT[15]_inst_i_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y84      LCD_RESET_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y84      LCD_RESET_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y91      active_writer_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y91      active_writer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y91      active_writer_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X1Y91      active_writer_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    lcd_clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/key_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.926ns  (logic 4.070ns (68.674%)  route 1.856ns (31.326%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDCE                         0.000     0.000 r  keyboard/key_valid_reg/C
    SLICE_X7Y92          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  keyboard/key_valid_reg/Q
                         net (fo=1, routed)           1.856     2.312    led_1_OBUF
    C8                   OBUF (Prop_obuf_I_O)         3.614     5.926 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     5.926    led_1
    C8                                                                r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keyboard/scan_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.582ns  (logic 1.625ns (29.111%)  route 3.957ns (70.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.645     4.146    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.270 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         1.312     5.582    keyboard/key_valid_reg_0
    SLICE_X6Y88          FDCE                                         f  keyboard/scan_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keyboard/scan_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.582ns  (logic 1.625ns (29.111%)  route 3.957ns (70.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.645     4.146    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.270 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         1.312     5.582    keyboard/key_valid_reg_0
    SLICE_X6Y88          FDCE                                         f  keyboard/scan_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keyboard/scan_counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.582ns  (logic 1.625ns (29.111%)  route 3.957ns (70.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.645     4.146    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.270 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         1.312     5.582    keyboard/key_valid_reg_0
    SLICE_X6Y88          FDCE                                         f  keyboard/scan_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keyboard/scan_counter_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.582ns  (logic 1.625ns (29.111%)  route 3.957ns (70.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.645     4.146    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.270 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         1.312     5.582    keyboard/key_valid_reg_0
    SLICE_X6Y88          FDCE                                         f  keyboard/scan_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.487ns  (logic 2.064ns (37.615%)  route 3.423ns (62.385%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[11]/C
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[11]/Q
                         net (fo=2, routed)           0.807     1.325    keyboard/scan_counter_reg[11]
    SLICE_X7Y91          LUT4 (Prop_lut4_I2_O)        0.124     1.449 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.583     2.032    keyboard/key_valid_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     2.156 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.790     2.946    keyboard/key_valid_i_2_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124     3.070 f  keyboard/key_valid_i_1/O
                         net (fo=21, routed)          1.243     4.313    keyboard/p_0_in
    SLICE_X6Y88          LUT2 (Prop_lut2_I1_O)        0.124     4.437 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.437    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.813 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.813    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.930 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.930    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.047 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.047    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.164 r  keyboard/scan_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    keyboard/scan_counter_reg[12]_i_1_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.487 r  keyboard/scan_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.487    keyboard/scan_counter_reg[16]_i_1_n_6
    SLICE_X6Y92          FDCE                                         r  keyboard/scan_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.479ns  (logic 2.056ns (37.524%)  route 3.423ns (62.476%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[11]/C
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[11]/Q
                         net (fo=2, routed)           0.807     1.325    keyboard/scan_counter_reg[11]
    SLICE_X7Y91          LUT4 (Prop_lut4_I2_O)        0.124     1.449 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.583     2.032    keyboard/key_valid_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     2.156 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.790     2.946    keyboard/key_valid_i_2_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124     3.070 f  keyboard/key_valid_i_1/O
                         net (fo=21, routed)          1.243     4.313    keyboard/p_0_in
    SLICE_X6Y88          LUT2 (Prop_lut2_I1_O)        0.124     4.437 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.437    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.813 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.813    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.930 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.930    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.047 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.047    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.164 r  keyboard/scan_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    keyboard/scan_counter_reg[12]_i_1_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.479 r  keyboard/scan_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.479    keyboard/scan_counter_reg[16]_i_1_n_4
    SLICE_X6Y92          FDCE                                         r  keyboard/scan_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.403ns  (logic 1.980ns (36.645%)  route 3.423ns (63.355%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[11]/C
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[11]/Q
                         net (fo=2, routed)           0.807     1.325    keyboard/scan_counter_reg[11]
    SLICE_X7Y91          LUT4 (Prop_lut4_I2_O)        0.124     1.449 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.583     2.032    keyboard/key_valid_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     2.156 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.790     2.946    keyboard/key_valid_i_2_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124     3.070 f  keyboard/key_valid_i_1/O
                         net (fo=21, routed)          1.243     4.313    keyboard/p_0_in
    SLICE_X6Y88          LUT2 (Prop_lut2_I1_O)        0.124     4.437 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.437    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.813 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.813    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.930 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.930    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.047 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.047    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.164 r  keyboard/scan_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    keyboard/scan_counter_reg[12]_i_1_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.403 r  keyboard/scan_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.403    keyboard/scan_counter_reg[16]_i_1_n_5
    SLICE_X6Y92          FDCE                                         r  keyboard/scan_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.383ns  (logic 1.960ns (36.410%)  route 3.423ns (63.590%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[11]/C
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[11]/Q
                         net (fo=2, routed)           0.807     1.325    keyboard/scan_counter_reg[11]
    SLICE_X7Y91          LUT4 (Prop_lut4_I2_O)        0.124     1.449 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.583     2.032    keyboard/key_valid_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     2.156 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.790     2.946    keyboard/key_valid_i_2_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124     3.070 f  keyboard/key_valid_i_1/O
                         net (fo=21, routed)          1.243     4.313    keyboard/p_0_in
    SLICE_X6Y88          LUT2 (Prop_lut2_I1_O)        0.124     4.437 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.437    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.813 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.813    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.930 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.930    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.047 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.047    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.164 r  keyboard/scan_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    keyboard/scan_counter_reg[12]_i_1_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.383 r  keyboard/scan_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.383    keyboard/scan_counter_reg[16]_i_1_n_7
    SLICE_X6Y92          FDCE                                         r  keyboard/scan_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.370ns  (logic 1.947ns (36.256%)  route 3.423ns (63.744%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[11]/C
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[11]/Q
                         net (fo=2, routed)           0.807     1.325    keyboard/scan_counter_reg[11]
    SLICE_X7Y91          LUT4 (Prop_lut4_I2_O)        0.124     1.449 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.583     2.032    keyboard/key_valid_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     2.156 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.790     2.946    keyboard/key_valid_i_2_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124     3.070 f  keyboard/key_valid_i_1/O
                         net (fo=21, routed)          1.243     4.313    keyboard/p_0_in
    SLICE_X6Y88          LUT2 (Prop_lut2_I1_O)        0.124     4.437 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.437    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.813 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.813    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.930 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.930    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.047 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.047    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.370 r  keyboard/scan_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.370    keyboard/scan_counter_reg[12]_i_1_n_6
    SLICE_X6Y91          FDCE                                         r  keyboard/scan_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/scan_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[3]/C
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[3]/Q
                         net (fo=1, routed)           0.137     0.301    keyboard/scan_counter_reg_n_0_[3]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.045     0.346 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     0.346    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.410 r  keyboard/scan_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.410    keyboard/scan_counter_reg[0]_i_1_n_4
    SLICE_X6Y88          FDCE                                         r  keyboard/scan_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[15]/C
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[15]/Q
                         net (fo=2, routed)           0.148     0.312    keyboard/scan_counter_reg[15]
    SLICE_X6Y91          LUT5 (Prop_lut5_I0_O)        0.045     0.357 r  keyboard/scan_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.357    keyboard/scan_counter[12]_i_2_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  keyboard/scan_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    keyboard/scan_counter_reg[12]_i_1_n_4
    SLICE_X6Y91          FDCE                                         r  keyboard/scan_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[11]/C
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[11]/Q
                         net (fo=2, routed)           0.149     0.313    keyboard/scan_counter_reg[11]
    SLICE_X6Y90          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  keyboard/scan_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.358    keyboard/scan_counter[8]_i_2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  keyboard/scan_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    keyboard/scan_counter_reg[8]_i_1_n_4
    SLICE_X6Y90          FDCE                                         r  keyboard/scan_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[19]/C
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[19]/Q
                         net (fo=3, routed)           0.149     0.313    keyboard/scan_counter_reg[19]
    SLICE_X6Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  keyboard/scan_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.358    keyboard/scan_counter[16]_i_2_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  keyboard/scan_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    keyboard/scan_counter_reg[16]_i_1_n_4
    SLICE_X6Y92          FDCE                                         r  keyboard/scan_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[7]/C
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[7]/Q
                         net (fo=2, routed)           0.149     0.313    keyboard/scan_counter_reg[7]
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  keyboard/scan_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    keyboard/scan_counter[4]_i_2_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  keyboard/scan_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    keyboard/scan_counter_reg[4]_i_1_n_4
    SLICE_X6Y89          FDCE                                         r  keyboard/scan_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[0]/C
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  keyboard/scan_counter_reg[0]/Q
                         net (fo=2, routed)           0.163     0.327    keyboard/scan_counter_reg_n_0_[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.045     0.372 r  keyboard/scan_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.372    keyboard/scan_counter[0]_i_6_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.442 r  keyboard/scan_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.442    keyboard/scan_counter_reg[0]_i_1_n_7
    SLICE_X6Y88          FDCE                                         r  keyboard/scan_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[4]/C
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[4]/Q
                         net (fo=1, routed)           0.163     0.327    keyboard/scan_counter_reg_n_0_[4]
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.045     0.372 r  keyboard/scan_counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.372    keyboard/scan_counter[4]_i_5_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.442 r  keyboard/scan_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.442    keyboard/scan_counter_reg[4]_i_1_n_7
    SLICE_X6Y89          FDCE                                         r  keyboard/scan_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[12]/C
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[12]/Q
                         net (fo=2, routed)           0.174     0.338    keyboard/scan_counter_reg[12]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.383 r  keyboard/scan_counter[12]_i_5/O
                         net (fo=1, routed)           0.000     0.383    keyboard/scan_counter[12]_i_5_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.453 r  keyboard/scan_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.453    keyboard/scan_counter_reg[12]_i_1_n_7
    SLICE_X6Y91          FDCE                                         r  keyboard/scan_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[8]/C
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[8]/Q
                         net (fo=2, routed)           0.174     0.338    keyboard/scan_counter_reg[8]
    SLICE_X6Y90          LUT2 (Prop_lut2_I0_O)        0.045     0.383 r  keyboard/scan_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.383    keyboard/scan_counter[8]_i_5_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.453 r  keyboard/scan_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.453    keyboard/scan_counter_reg[8]_i_1_n_7
    SLICE_X6Y90          FDCE                                         r  keyboard/scan_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[16]/C
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[16]/Q
                         net (fo=3, routed)           0.175     0.339    keyboard/scan_counter_reg[16]
    SLICE_X6Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  keyboard/scan_counter[16]_i_5/O
                         net (fo=1, routed)           0.000     0.384    keyboard/scan_counter[16]_i_5_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.454 r  keyboard/scan_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.454    keyboard/scan_counter_reg[16]_i_1_n_7
    SLICE_X6Y92          FDCE                                         r  keyboard/scan_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.257ns  (logic 3.686ns (44.648%)  route 4.570ns (55.352%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.000     8.000 f  
    R2                   IBUF                         0.000     8.000 f  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     9.233    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     2.272 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.934    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.030 f  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         2.909     6.938    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.590    10.529 f  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    10.529    lcd_clk
    D14                                                               f  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.525ns  (logic 4.022ns (47.177%)  route 4.503ns (52.823%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X1Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.889 f  active_writer_reg[2]/Q
                         net (fo=22, routed)          4.503     2.614    LCD_DATA_TRI[0]
    F15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.566     6.179 r  LCD_DATA_OBUFT[13]_inst/O
                         net (fo=0)                   0.000     6.179    LCD_DATA[13]
    F15                                                               r  LCD_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.518ns  (logic 4.165ns (48.903%)  route 4.352ns (51.097%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X1Y91          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  active_writer_reg[0]/Q
                         net (fo=22, routed)          1.642    -0.248    cmd_writer/LCD_CS_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.124    -0.124 r  cmd_writer/LCD_DATA_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           2.711     2.587    LCD_DATA_OBUF[2]
    B17                  OBUFT (Prop_obuft_I_O)       3.585     6.173 r  LCD_DATA_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     6.173    LCD_DATA[2]
    B17                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.407ns  (logic 4.166ns (49.555%)  route 4.241ns (50.445%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X1Y91          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  active_writer_reg[0]/Q
                         net (fo=22, routed)          1.520    -0.370    cmd_ndata_writer/LCD_WR_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I3_O)        0.124    -0.246 r  cmd_ndata_writer/LCD_DATA_OBUFT[15]_inst_i_1/O
                         net (fo=1, routed)           2.721     2.475    LCD_DATA_OBUF[15]
    C17                  OBUFT (Prop_obuft_I_O)       3.586     6.061 r  LCD_DATA_OBUFT[15]_inst/O
                         net (fo=0)                   0.000     6.061    LCD_DATA[15]
    C17                                                               r  LCD_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.388ns  (logic 4.026ns (47.991%)  route 4.363ns (52.009%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X1Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.889 f  active_writer_reg[2]/Q
                         net (fo=22, routed)          4.363     2.473    LCD_DATA_TRI[0]
    G16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570     6.043 r  LCD_DATA_OBUFT[8]_inst/O
                         net (fo=0)                   0.000     6.043    LCD_DATA[8]
    G16                                                               r  LCD_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.357ns  (logic 4.134ns (49.466%)  route 4.223ns (50.534%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X1Y91          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  active_writer_reg[0]/Q
                         net (fo=22, routed)          1.301    -0.588    cmd_writer/LCD_CS_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.124    -0.464 r  cmd_writer/LCD_DATA_OBUFT[10]_inst_i_1/O
                         net (fo=1, routed)           2.922     2.458    LCD_DATA_OBUF[10]
    H16                  OBUFT (Prop_obuft_I_O)       3.554     6.011 r  LCD_DATA_OBUFT[10]_inst/O
                         net (fo=0)                   0.000     6.011    LCD_DATA[10]
    H16                                                               r  LCD_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.283ns  (logic 4.146ns (50.049%)  route 4.138ns (49.951%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X1Y91          FDCE                                         r  active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  active_writer_reg[1]/Q
                         net (fo=22, routed)          1.403    -0.487    cmd_writer/LCD_CS
    SLICE_X1Y95          LUT4 (Prop_lut4_I2_O)        0.124    -0.363 r  cmd_writer/LCD_DATA_OBUFT[14]_inst_i_1/O
                         net (fo=1, routed)           2.735     2.372    LCD_DATA_OBUF[14]
    E17                  OBUFT (Prop_obuft_I_O)       3.566     5.938 r  LCD_DATA_OBUFT[14]_inst/O
                         net (fo=0)                   0.000     5.938    LCD_DATA[14]
    E17                                                               r  LCD_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.156ns  (logic 4.157ns (50.972%)  route 3.999ns (49.028%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X1Y91          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  active_writer_reg[0]/Q
                         net (fo=22, routed)          1.139    -0.751    cmd_writer/LCD_CS_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.124    -0.627 r  cmd_writer/LCD_DATA_OBUFT[12]_inst_i_1/O
                         net (fo=1, routed)           2.860     2.234    LCD_DATA_OBUF[12]
    C18                  OBUFT (Prop_obuft_I_O)       3.577     5.811 r  LCD_DATA_OBUFT[12]_inst/O
                         net (fo=0)                   0.000     5.811    LCD_DATA[12]
    C18                                                               r  LCD_DATA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUFT[15]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.982ns  (logic 4.163ns (52.152%)  route 3.819ns (47.848%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.624    -2.346    lcd_clk_OBUF
    SLICE_X3Y90          FDCE                                         r  LCD_DATA_OBUFT[15]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456    -1.890 r  LCD_DATA_OBUFT[15]_inst_i_2/Q
                         net (fo=10, routed)          1.462    -0.429    cmd_ndata_writer/LCD_DATA[4]
    SLICE_X0Y95          LUT6 (Prop_lut6_I1_O)        0.124    -0.305 r  cmd_ndata_writer/LCD_DATA_OBUFT[11]_inst_i_1/O
                         net (fo=1, routed)           2.358     2.053    LCD_DATA_OBUF[11]
    E16                  OBUFT (Prop_obuft_I_O)       3.583     5.635 r  LCD_DATA_OBUFT[11]_inst/O
                         net (fo=0)                   0.000     5.635    LCD_DATA[11]
    E16                                                               r  LCD_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.901ns  (logic 4.166ns (52.724%)  route 3.735ns (47.276%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X1Y91          FDCE                                         r  active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  active_writer_reg[1]/Q
                         net (fo=22, routed)          1.174    -0.715    cmd_ndata_writer/LCD_WR
    SLICE_X2Y94          LUT6 (Prop_lut6_I4_O)        0.124    -0.591 r  cmd_ndata_writer/LCD_DATA_OBUFT[5]_inst_i_1/O
                         net (fo=1, routed)           2.562     1.970    LCD_DATA_OBUF[5]
    C16                  OBUFT (Prop_obuft_I_O)       3.586     5.556 r  LCD_DATA_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     5.556    LCD_DATA[5]
    C16                                                               r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.317ns (51.899%)  route 1.220ns (48.101%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.734    -0.673    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         1.291     0.618 r  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000     0.618    lcd_clk
    D14                                                               r  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 0.965ns (55.149%)  route 0.785ns (44.851%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.592    -0.816    lcd_clk_OBUF
    SLICE_X1Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.785     0.110    LCD_DATA_TRI[0]
    A14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.934 r  LCD_DATA_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     0.934    LCD_DATA[1]
    A14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.415ns (80.499%)  route 0.343ns (19.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.589    -0.819    lcd_clk_OBUF
    SLICE_X1Y84          FDCE                                         r  LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.678 r  LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           0.343    -0.335    LCD_RESET_OBUF
    C14                  OBUF (Prop_obuf_I_O)         1.274     0.938 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     0.938    LCD_RESET
    C14                                                               r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 0.965ns (51.355%)  route 0.914ns (48.645%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.592    -0.816    lcd_clk_OBUF
    SLICE_X1Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.914     0.239    LCD_DATA_TRI[0]
    A15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.063 r  LCD_DATA_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     1.063    LCD_DATA[3]
    A15                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_RDX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.465ns (72.511%)  route 0.555ns (27.489%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.592    -0.816    lcd_clk_OBUF
    SLICE_X1Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.675 f  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.108    -0.567    read_writer/LCD_DATA_TRI[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.045    -0.522 r  read_writer/LCD_RDX_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.447    -0.074    LCD_RDX_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.279     1.205 r  LCD_RDX_OBUF_inst/O
                         net (fo=0)                   0.000     1.205    LCD_RDX
    B15                                                               r  LCD_RDX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            la_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.481ns (73.230%)  route 0.541ns (26.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.591    -0.817    lcd_clk_OBUF
    SLICE_X4Y93          FDCE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.128    -0.689 r  state_reg[2]/Q
                         net (fo=47, routed)          0.541    -0.147    la_out_OBUF[2]
    C11                  OBUF (Prop_obuf_I_O)         1.353     1.206 r  la_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.206    la_out[2]
    C11                                                               r  la_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 0.965ns (46.484%)  route 1.111ns (53.516%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.592    -0.816    lcd_clk_OBUF
    SLICE_X1Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          1.111     0.436    LCD_DATA_TRI[0]
    E15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.260 r  LCD_DATA_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     1.260    LCD_DATA[6]
    E15                                                               r  LCD_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 0.965ns (46.308%)  route 1.119ns (53.692%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.592    -0.816    lcd_clk_OBUF
    SLICE_X1Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          1.119     0.444    LCD_DATA_TRI[0]
    E16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.268 r  LCD_DATA_OBUFT[11]_inst/O
                         net (fo=0)                   0.000     1.268    LCD_DATA[11]
    E16                                                               r  LCD_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.493ns (70.735%)  route 0.618ns (29.265%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.592    -0.816    lcd_clk_OBUF
    SLICE_X1Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.180    -0.495    cmd_writer/LCD_DATA_TRI[0]
    SLICE_X0Y92          LUT5 (Prop_lut5_I2_O)        0.045    -0.450 r  cmd_writer/LCD_CS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.438    -0.012    LCD_CS_OBUF
    A13                  OBUF (Prop_obuf_I_O)         1.307     1.295 r  LCD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     1.295    LCD_CS
    A13                                                               r  LCD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 0.965ns (45.417%)  route 1.160ns (54.583%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.592    -0.816    lcd_clk_OBUF
    SLICE_X1Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          1.160     0.485    LCD_DATA_TRI[0]
    D15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.309 r  LCD_DATA_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     1.309    LCD_DATA[4]
    D15                                                               r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    R2                   IBUF                         0.000    10.000 f  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480    10.480    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.338 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     7.867    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.896 f  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     8.713    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.926    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.555ns  (logic 1.625ns (24.793%)  route 4.930ns (75.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.645     4.146    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.270 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         2.284     6.555    cmd_ndata_writer_n_1
    SLICE_X4Y97          FDCE                                         f  cmd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.508    -2.876    lcd_clk_OBUF
    SLICE_X4Y97          FDCE                                         r  cmd_data_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.416ns  (logic 1.625ns (25.328%)  route 4.791ns (74.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.645     4.146    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.270 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         2.146     6.416    cmd_ndata_writer_n_1
    SLICE_X4Y96          FDCE                                         f  cmd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.507    -2.877    lcd_clk_OBUF
    SLICE_X4Y96          FDCE                                         r  cmd_data_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.416ns  (logic 1.625ns (25.328%)  route 4.791ns (74.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.645     4.146    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.270 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         2.146     6.416    cmd_ndata_writer_n_1
    SLICE_X4Y96          FDCE                                         f  cmd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.507    -2.877    lcd_clk_OBUF
    SLICE_X4Y96          FDCE                                         r  cmd_data_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 1.625ns (25.345%)  route 4.787ns (74.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.645     4.146    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.270 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         2.142     6.412    cmd_ndata_writer_n_1
    SLICE_X5Y96          FDCE                                         f  cmd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.507    -2.877    lcd_clk_OBUF
    SLICE_X5Y96          FDCE                                         r  cmd_data_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 1.625ns (25.345%)  route 4.787ns (74.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.645     4.146    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.270 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         2.142     6.412    cmd_ndata_writer_n_1
    SLICE_X5Y96          FDCE                                         f  cmd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.507    -2.877    lcd_clk_OBUF
    SLICE_X5Y96          FDCE                                         r  cmd_data_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 1.625ns (25.345%)  route 4.787ns (74.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.645     4.146    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.270 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         2.142     6.412    cmd_ndata_writer_n_1
    SLICE_X5Y96          FDCE                                         f  cmd_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.507    -2.877    lcd_clk_OBUF
    SLICE_X5Y96          FDCE                                         r  cmd_data_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 1.625ns (25.345%)  route 4.787ns (74.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.645     4.146    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.270 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         2.142     6.412    cmd_ndata_writer_n_1
    SLICE_X5Y96          FDCE                                         f  cmd_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.507    -2.877    lcd_clk_OBUF
    SLICE_X5Y96          FDCE                                         r  cmd_data_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            write_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.408ns  (logic 1.625ns (25.361%)  route 4.783ns (74.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.645     4.146    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.270 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         2.138     6.408    cmd_ndata_writer_n_1
    SLICE_X4Y94          FDCE                                         f  write_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.507    -2.877    lcd_clk_OBUF
    SLICE_X4Y94          FDCE                                         r  write_data_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            write_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.408ns  (logic 1.625ns (25.361%)  route 4.783ns (74.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.645     4.146    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.270 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         2.138     6.408    cmd_ndata_writer_n_1
    SLICE_X4Y94          FDCE                                         f  write_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.507    -2.877    lcd_clk_OBUF
    SLICE_X4Y94          FDCE                                         r  write_data_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            write_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.408ns  (logic 1.625ns (25.361%)  route 4.783ns (74.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.645     4.146    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.270 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         2.138     6.408    cmd_ndata_writer_n_1
    SLICE_X4Y94          FDCE                                         f  write_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.507    -2.877    lcd_clk_OBUF
    SLICE_X4Y94          FDCE                                         r  write_data_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fillcolor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.314ns (25.521%)  route 0.916ns (74.479%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.916     1.184    reset_n_IBUF
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.045     1.229 r  fillcolor[9]_i_1/O
                         net (fo=1, routed)           0.000     1.229    fillcolor[9]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  fillcolor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.862    -1.241    lcd_clk_OBUF
    SLICE_X0Y90          FDRE                                         r  fillcolor_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fillcolor_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.314ns (24.945%)  route 0.944ns (75.055%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.944     1.213    reset_n_IBUF
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.045     1.258 r  fillcolor[15]_i_1/O
                         net (fo=1, routed)           0.000     1.258    fillcolor[15]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  fillcolor_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.862    -1.241    lcd_clk_OBUF
    SLICE_X0Y90          FDRE                                         r  fillcolor_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.314ns (20.836%)  route 1.192ns (79.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.039     1.308    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.045     1.353 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.153     1.506    cmd_ndata_writer/reset_n
    SLICE_X5Y90          FDCE                                         f  cmd_ndata_writer/data_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.860    -1.243    cmd_ndata_writer/clk_out1
    SLICE_X5Y90          FDCE                                         r  cmd_ndata_writer/data_count_reg[25]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.314ns (20.836%)  route 1.192ns (79.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.039     1.308    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.045     1.353 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.153     1.506    cmd_ndata_writer/reset_n
    SLICE_X5Y90          FDCE                                         f  cmd_ndata_writer/data_count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.860    -1.243    cmd_ndata_writer/clk_out1
    SLICE_X5Y90          FDCE                                         r  cmd_ndata_writer/data_count_reg[27]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.594ns  (logic 0.314ns (19.685%)  route 1.280ns (80.315%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.039     1.308    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.045     1.353 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.241     1.594    cmd_ndata_writer/reset_n
    SLICE_X5Y88          FDCE                                         f  cmd_ndata_writer/data_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.860    -1.244    cmd_ndata_writer/clk_out1
    SLICE_X5Y88          FDCE                                         r  cmd_ndata_writer/data_count_reg[17]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.594ns  (logic 0.314ns (19.685%)  route 1.280ns (80.315%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.039     1.308    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.045     1.353 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.241     1.594    cmd_ndata_writer/reset_n
    SLICE_X5Y88          FDCE                                         f  cmd_ndata_writer/data_count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.860    -1.244    cmd_ndata_writer/clk_out1
    SLICE_X5Y88          FDCE                                         r  cmd_ndata_writer/data_count_reg[18]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.594ns  (logic 0.314ns (19.685%)  route 1.280ns (80.315%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.039     1.308    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.045     1.353 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.241     1.594    cmd_ndata_writer/reset_n
    SLICE_X5Y88          FDCE                                         f  cmd_ndata_writer/data_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.860    -1.244    cmd_ndata_writer/clk_out1
    SLICE_X5Y88          FDCE                                         r  cmd_ndata_writer/data_count_reg[19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.594ns  (logic 0.314ns (19.685%)  route 1.280ns (80.315%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.039     1.308    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.045     1.353 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.241     1.594    cmd_ndata_writer/reset_n
    SLICE_X5Y88          FDCE                                         f  cmd_ndata_writer/data_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.860    -1.244    cmd_ndata_writer/clk_out1
    SLICE_X5Y88          FDCE                                         r  cmd_ndata_writer/data_count_reg[20]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.314ns (19.657%)  route 1.282ns (80.343%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.039     1.308    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.045     1.353 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.243     1.596    cmd_ndata_writer_n_1
    SLICE_X2Y88          FDCE                                         f  delay_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.861    -1.242    lcd_clk_OBUF
    SLICE_X2Y88          FDCE                                         r  delay_counter_reg[23]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.314ns (19.629%)  route 1.285ns (80.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.039     1.308    cmd_ndata_writer/reset_n_IBUF
    SLICE_X5Y89          LUT1 (Prop_lut1_I0_O)        0.045     1.353 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.246     1.598    cmd_ndata_writer/reset_n
    SLICE_X5Y87          FDCE                                         f  cmd_ndata_writer/data_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -1.246    cmd_ndata_writer/clk_out1
    SLICE_X5Y87          FDCE                                         r  cmd_ndata_writer/data_count_reg[10]/C





