
RGBLed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e3c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08003fd8  08003fd8  00013fd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041c0  080041c0  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  080041c0  080041c0  000141c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080041c8  080041c8  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041c8  080041c8  000141c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080041cc  080041cc  000141cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080041d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  20000014  080041e4  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000080  080041e4  00020080  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008874  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001465  00000000  00000000  000288b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000948  00000000  00000000  00029d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008a0  00000000  00000000  0002a668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015050  00000000  00000000  0002af08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009a06  00000000  00000000  0003ff58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087739  00000000  00000000  0004995e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d1097  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a80  00000000  00000000  000d10e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000014 	.word	0x20000014
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08003fbc 	.word	0x08003fbc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000018 	.word	0x20000018
 80001d4:	08003fbc 	.word	0x08003fbc

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_uldivmod>:
 8000ad4:	b953      	cbnz	r3, 8000aec <__aeabi_uldivmod+0x18>
 8000ad6:	b94a      	cbnz	r2, 8000aec <__aeabi_uldivmod+0x18>
 8000ad8:	2900      	cmp	r1, #0
 8000ada:	bf08      	it	eq
 8000adc:	2800      	cmpeq	r0, #0
 8000ade:	bf1c      	itt	ne
 8000ae0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ae4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae8:	f000 b974 	b.w	8000dd4 <__aeabi_idiv0>
 8000aec:	f1ad 0c08 	sub.w	ip, sp, #8
 8000af0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000af4:	f000 f806 	bl	8000b04 <__udivmoddi4>
 8000af8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b00:	b004      	add	sp, #16
 8000b02:	4770      	bx	lr

08000b04 <__udivmoddi4>:
 8000b04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b08:	9d08      	ldr	r5, [sp, #32]
 8000b0a:	4604      	mov	r4, r0
 8000b0c:	468e      	mov	lr, r1
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d14d      	bne.n	8000bae <__udivmoddi4+0xaa>
 8000b12:	428a      	cmp	r2, r1
 8000b14:	4694      	mov	ip, r2
 8000b16:	d969      	bls.n	8000bec <__udivmoddi4+0xe8>
 8000b18:	fab2 f282 	clz	r2, r2
 8000b1c:	b152      	cbz	r2, 8000b34 <__udivmoddi4+0x30>
 8000b1e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b22:	f1c2 0120 	rsb	r1, r2, #32
 8000b26:	fa20 f101 	lsr.w	r1, r0, r1
 8000b2a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b2e:	ea41 0e03 	orr.w	lr, r1, r3
 8000b32:	4094      	lsls	r4, r2
 8000b34:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b38:	0c21      	lsrs	r1, r4, #16
 8000b3a:	fbbe f6f8 	udiv	r6, lr, r8
 8000b3e:	fa1f f78c 	uxth.w	r7, ip
 8000b42:	fb08 e316 	mls	r3, r8, r6, lr
 8000b46:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b4a:	fb06 f107 	mul.w	r1, r6, r7
 8000b4e:	4299      	cmp	r1, r3
 8000b50:	d90a      	bls.n	8000b68 <__udivmoddi4+0x64>
 8000b52:	eb1c 0303 	adds.w	r3, ip, r3
 8000b56:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b5a:	f080 811f 	bcs.w	8000d9c <__udivmoddi4+0x298>
 8000b5e:	4299      	cmp	r1, r3
 8000b60:	f240 811c 	bls.w	8000d9c <__udivmoddi4+0x298>
 8000b64:	3e02      	subs	r6, #2
 8000b66:	4463      	add	r3, ip
 8000b68:	1a5b      	subs	r3, r3, r1
 8000b6a:	b2a4      	uxth	r4, r4
 8000b6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b70:	fb08 3310 	mls	r3, r8, r0, r3
 8000b74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b78:	fb00 f707 	mul.w	r7, r0, r7
 8000b7c:	42a7      	cmp	r7, r4
 8000b7e:	d90a      	bls.n	8000b96 <__udivmoddi4+0x92>
 8000b80:	eb1c 0404 	adds.w	r4, ip, r4
 8000b84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b88:	f080 810a 	bcs.w	8000da0 <__udivmoddi4+0x29c>
 8000b8c:	42a7      	cmp	r7, r4
 8000b8e:	f240 8107 	bls.w	8000da0 <__udivmoddi4+0x29c>
 8000b92:	4464      	add	r4, ip
 8000b94:	3802      	subs	r0, #2
 8000b96:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b9a:	1be4      	subs	r4, r4, r7
 8000b9c:	2600      	movs	r6, #0
 8000b9e:	b11d      	cbz	r5, 8000ba8 <__udivmoddi4+0xa4>
 8000ba0:	40d4      	lsrs	r4, r2
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	e9c5 4300 	strd	r4, r3, [r5]
 8000ba8:	4631      	mov	r1, r6
 8000baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bae:	428b      	cmp	r3, r1
 8000bb0:	d909      	bls.n	8000bc6 <__udivmoddi4+0xc2>
 8000bb2:	2d00      	cmp	r5, #0
 8000bb4:	f000 80ef 	beq.w	8000d96 <__udivmoddi4+0x292>
 8000bb8:	2600      	movs	r6, #0
 8000bba:	e9c5 0100 	strd	r0, r1, [r5]
 8000bbe:	4630      	mov	r0, r6
 8000bc0:	4631      	mov	r1, r6
 8000bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc6:	fab3 f683 	clz	r6, r3
 8000bca:	2e00      	cmp	r6, #0
 8000bcc:	d14a      	bne.n	8000c64 <__udivmoddi4+0x160>
 8000bce:	428b      	cmp	r3, r1
 8000bd0:	d302      	bcc.n	8000bd8 <__udivmoddi4+0xd4>
 8000bd2:	4282      	cmp	r2, r0
 8000bd4:	f200 80f9 	bhi.w	8000dca <__udivmoddi4+0x2c6>
 8000bd8:	1a84      	subs	r4, r0, r2
 8000bda:	eb61 0303 	sbc.w	r3, r1, r3
 8000bde:	2001      	movs	r0, #1
 8000be0:	469e      	mov	lr, r3
 8000be2:	2d00      	cmp	r5, #0
 8000be4:	d0e0      	beq.n	8000ba8 <__udivmoddi4+0xa4>
 8000be6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000bea:	e7dd      	b.n	8000ba8 <__udivmoddi4+0xa4>
 8000bec:	b902      	cbnz	r2, 8000bf0 <__udivmoddi4+0xec>
 8000bee:	deff      	udf	#255	; 0xff
 8000bf0:	fab2 f282 	clz	r2, r2
 8000bf4:	2a00      	cmp	r2, #0
 8000bf6:	f040 8092 	bne.w	8000d1e <__udivmoddi4+0x21a>
 8000bfa:	eba1 010c 	sub.w	r1, r1, ip
 8000bfe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c02:	fa1f fe8c 	uxth.w	lr, ip
 8000c06:	2601      	movs	r6, #1
 8000c08:	0c20      	lsrs	r0, r4, #16
 8000c0a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c0e:	fb07 1113 	mls	r1, r7, r3, r1
 8000c12:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c16:	fb0e f003 	mul.w	r0, lr, r3
 8000c1a:	4288      	cmp	r0, r1
 8000c1c:	d908      	bls.n	8000c30 <__udivmoddi4+0x12c>
 8000c1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000c22:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c26:	d202      	bcs.n	8000c2e <__udivmoddi4+0x12a>
 8000c28:	4288      	cmp	r0, r1
 8000c2a:	f200 80cb 	bhi.w	8000dc4 <__udivmoddi4+0x2c0>
 8000c2e:	4643      	mov	r3, r8
 8000c30:	1a09      	subs	r1, r1, r0
 8000c32:	b2a4      	uxth	r4, r4
 8000c34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c38:	fb07 1110 	mls	r1, r7, r0, r1
 8000c3c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c40:	fb0e fe00 	mul.w	lr, lr, r0
 8000c44:	45a6      	cmp	lr, r4
 8000c46:	d908      	bls.n	8000c5a <__udivmoddi4+0x156>
 8000c48:	eb1c 0404 	adds.w	r4, ip, r4
 8000c4c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c50:	d202      	bcs.n	8000c58 <__udivmoddi4+0x154>
 8000c52:	45a6      	cmp	lr, r4
 8000c54:	f200 80bb 	bhi.w	8000dce <__udivmoddi4+0x2ca>
 8000c58:	4608      	mov	r0, r1
 8000c5a:	eba4 040e 	sub.w	r4, r4, lr
 8000c5e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c62:	e79c      	b.n	8000b9e <__udivmoddi4+0x9a>
 8000c64:	f1c6 0720 	rsb	r7, r6, #32
 8000c68:	40b3      	lsls	r3, r6
 8000c6a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c6e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c72:	fa20 f407 	lsr.w	r4, r0, r7
 8000c76:	fa01 f306 	lsl.w	r3, r1, r6
 8000c7a:	431c      	orrs	r4, r3
 8000c7c:	40f9      	lsrs	r1, r7
 8000c7e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c82:	fa00 f306 	lsl.w	r3, r0, r6
 8000c86:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c8a:	0c20      	lsrs	r0, r4, #16
 8000c8c:	fa1f fe8c 	uxth.w	lr, ip
 8000c90:	fb09 1118 	mls	r1, r9, r8, r1
 8000c94:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c98:	fb08 f00e 	mul.w	r0, r8, lr
 8000c9c:	4288      	cmp	r0, r1
 8000c9e:	fa02 f206 	lsl.w	r2, r2, r6
 8000ca2:	d90b      	bls.n	8000cbc <__udivmoddi4+0x1b8>
 8000ca4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ca8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cac:	f080 8088 	bcs.w	8000dc0 <__udivmoddi4+0x2bc>
 8000cb0:	4288      	cmp	r0, r1
 8000cb2:	f240 8085 	bls.w	8000dc0 <__udivmoddi4+0x2bc>
 8000cb6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cba:	4461      	add	r1, ip
 8000cbc:	1a09      	subs	r1, r1, r0
 8000cbe:	b2a4      	uxth	r4, r4
 8000cc0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000cc4:	fb09 1110 	mls	r1, r9, r0, r1
 8000cc8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ccc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cd0:	458e      	cmp	lr, r1
 8000cd2:	d908      	bls.n	8000ce6 <__udivmoddi4+0x1e2>
 8000cd4:	eb1c 0101 	adds.w	r1, ip, r1
 8000cd8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cdc:	d26c      	bcs.n	8000db8 <__udivmoddi4+0x2b4>
 8000cde:	458e      	cmp	lr, r1
 8000ce0:	d96a      	bls.n	8000db8 <__udivmoddi4+0x2b4>
 8000ce2:	3802      	subs	r0, #2
 8000ce4:	4461      	add	r1, ip
 8000ce6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cea:	fba0 9402 	umull	r9, r4, r0, r2
 8000cee:	eba1 010e 	sub.w	r1, r1, lr
 8000cf2:	42a1      	cmp	r1, r4
 8000cf4:	46c8      	mov	r8, r9
 8000cf6:	46a6      	mov	lr, r4
 8000cf8:	d356      	bcc.n	8000da8 <__udivmoddi4+0x2a4>
 8000cfa:	d053      	beq.n	8000da4 <__udivmoddi4+0x2a0>
 8000cfc:	b15d      	cbz	r5, 8000d16 <__udivmoddi4+0x212>
 8000cfe:	ebb3 0208 	subs.w	r2, r3, r8
 8000d02:	eb61 010e 	sbc.w	r1, r1, lr
 8000d06:	fa01 f707 	lsl.w	r7, r1, r7
 8000d0a:	fa22 f306 	lsr.w	r3, r2, r6
 8000d0e:	40f1      	lsrs	r1, r6
 8000d10:	431f      	orrs	r7, r3
 8000d12:	e9c5 7100 	strd	r7, r1, [r5]
 8000d16:	2600      	movs	r6, #0
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	f1c2 0320 	rsb	r3, r2, #32
 8000d22:	40d8      	lsrs	r0, r3
 8000d24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d28:	fa21 f303 	lsr.w	r3, r1, r3
 8000d2c:	4091      	lsls	r1, r2
 8000d2e:	4301      	orrs	r1, r0
 8000d30:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d34:	fa1f fe8c 	uxth.w	lr, ip
 8000d38:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d3c:	fb07 3610 	mls	r6, r7, r0, r3
 8000d40:	0c0b      	lsrs	r3, r1, #16
 8000d42:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d46:	fb00 f60e 	mul.w	r6, r0, lr
 8000d4a:	429e      	cmp	r6, r3
 8000d4c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d50:	d908      	bls.n	8000d64 <__udivmoddi4+0x260>
 8000d52:	eb1c 0303 	adds.w	r3, ip, r3
 8000d56:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d5a:	d22f      	bcs.n	8000dbc <__udivmoddi4+0x2b8>
 8000d5c:	429e      	cmp	r6, r3
 8000d5e:	d92d      	bls.n	8000dbc <__udivmoddi4+0x2b8>
 8000d60:	3802      	subs	r0, #2
 8000d62:	4463      	add	r3, ip
 8000d64:	1b9b      	subs	r3, r3, r6
 8000d66:	b289      	uxth	r1, r1
 8000d68:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d6c:	fb07 3316 	mls	r3, r7, r6, r3
 8000d70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d74:	fb06 f30e 	mul.w	r3, r6, lr
 8000d78:	428b      	cmp	r3, r1
 8000d7a:	d908      	bls.n	8000d8e <__udivmoddi4+0x28a>
 8000d7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d80:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d84:	d216      	bcs.n	8000db4 <__udivmoddi4+0x2b0>
 8000d86:	428b      	cmp	r3, r1
 8000d88:	d914      	bls.n	8000db4 <__udivmoddi4+0x2b0>
 8000d8a:	3e02      	subs	r6, #2
 8000d8c:	4461      	add	r1, ip
 8000d8e:	1ac9      	subs	r1, r1, r3
 8000d90:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d94:	e738      	b.n	8000c08 <__udivmoddi4+0x104>
 8000d96:	462e      	mov	r6, r5
 8000d98:	4628      	mov	r0, r5
 8000d9a:	e705      	b.n	8000ba8 <__udivmoddi4+0xa4>
 8000d9c:	4606      	mov	r6, r0
 8000d9e:	e6e3      	b.n	8000b68 <__udivmoddi4+0x64>
 8000da0:	4618      	mov	r0, r3
 8000da2:	e6f8      	b.n	8000b96 <__udivmoddi4+0x92>
 8000da4:	454b      	cmp	r3, r9
 8000da6:	d2a9      	bcs.n	8000cfc <__udivmoddi4+0x1f8>
 8000da8:	ebb9 0802 	subs.w	r8, r9, r2
 8000dac:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000db0:	3801      	subs	r0, #1
 8000db2:	e7a3      	b.n	8000cfc <__udivmoddi4+0x1f8>
 8000db4:	4646      	mov	r6, r8
 8000db6:	e7ea      	b.n	8000d8e <__udivmoddi4+0x28a>
 8000db8:	4620      	mov	r0, r4
 8000dba:	e794      	b.n	8000ce6 <__udivmoddi4+0x1e2>
 8000dbc:	4640      	mov	r0, r8
 8000dbe:	e7d1      	b.n	8000d64 <__udivmoddi4+0x260>
 8000dc0:	46d0      	mov	r8, sl
 8000dc2:	e77b      	b.n	8000cbc <__udivmoddi4+0x1b8>
 8000dc4:	3b02      	subs	r3, #2
 8000dc6:	4461      	add	r1, ip
 8000dc8:	e732      	b.n	8000c30 <__udivmoddi4+0x12c>
 8000dca:	4630      	mov	r0, r6
 8000dcc:	e709      	b.n	8000be2 <__udivmoddi4+0xde>
 8000dce:	4464      	add	r4, ip
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	e742      	b.n	8000c5a <__udivmoddi4+0x156>

08000dd4 <__aeabi_idiv0>:
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop

08000dd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dde:	f000 fb35 	bl	800144c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000de2:	f000 f915 	bl	8001010 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000de6:	f000 f9fd 	bl	80011e4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000dea:	f000 f96f 	bl	80010cc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000dee:	2100      	movs	r1, #0
 8000df0:	4881      	ldr	r0, [pc, #516]	; (8000ff8 <main+0x220>)
 8000df2:	f001 faf7 	bl	80023e4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000df6:	2104      	movs	r1, #4
 8000df8:	487f      	ldr	r0, [pc, #508]	; (8000ff8 <main+0x220>)
 8000dfa:	f001 faf3 	bl	80023e4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000dfe:	2108      	movs	r1, #8
 8000e00:	487d      	ldr	r0, [pc, #500]	; (8000ff8 <main+0x220>)
 8000e02:	f001 faef 	bl	80023e4 <HAL_TIM_PWM_Start>

    /* USER CODE BEGIN 3 */
  	static int angleR = 0;
  	static int angleG = 120;
  	static int angleB = 240;
  	angleR += 10;
 8000e06:	4b7d      	ldr	r3, [pc, #500]	; (8000ffc <main+0x224>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	330a      	adds	r3, #10
 8000e0c:	4a7b      	ldr	r2, [pc, #492]	; (8000ffc <main+0x224>)
 8000e0e:	6013      	str	r3, [r2, #0]
  	angleG += 10;
 8000e10:	4b7b      	ldr	r3, [pc, #492]	; (8001000 <main+0x228>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	330a      	adds	r3, #10
 8000e16:	4a7a      	ldr	r2, [pc, #488]	; (8001000 <main+0x228>)
 8000e18:	6013      	str	r3, [r2, #0]
  	angleB += 10;
 8000e1a:	4b7a      	ldr	r3, [pc, #488]	; (8001004 <main+0x22c>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	330a      	adds	r3, #10
 8000e20:	4a78      	ldr	r2, [pc, #480]	; (8001004 <main+0x22c>)
 8000e22:	6013      	str	r3, [r2, #0]
  	angleR %= 360;
 8000e24:	4b75      	ldr	r3, [pc, #468]	; (8000ffc <main+0x224>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a77      	ldr	r2, [pc, #476]	; (8001008 <main+0x230>)
 8000e2a:	fb82 1203 	smull	r1, r2, r2, r3
 8000e2e:	441a      	add	r2, r3
 8000e30:	1211      	asrs	r1, r2, #8
 8000e32:	17da      	asrs	r2, r3, #31
 8000e34:	1a8a      	subs	r2, r1, r2
 8000e36:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8000e3a:	fb01 f202 	mul.w	r2, r1, r2
 8000e3e:	1a9a      	subs	r2, r3, r2
 8000e40:	4b6e      	ldr	r3, [pc, #440]	; (8000ffc <main+0x224>)
 8000e42:	601a      	str	r2, [r3, #0]
  	angleG %= 360;
 8000e44:	4b6e      	ldr	r3, [pc, #440]	; (8001000 <main+0x228>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a6f      	ldr	r2, [pc, #444]	; (8001008 <main+0x230>)
 8000e4a:	fb82 1203 	smull	r1, r2, r2, r3
 8000e4e:	441a      	add	r2, r3
 8000e50:	1211      	asrs	r1, r2, #8
 8000e52:	17da      	asrs	r2, r3, #31
 8000e54:	1a8a      	subs	r2, r1, r2
 8000e56:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8000e5a:	fb01 f202 	mul.w	r2, r1, r2
 8000e5e:	1a9a      	subs	r2, r3, r2
 8000e60:	4b67      	ldr	r3, [pc, #412]	; (8001000 <main+0x228>)
 8000e62:	601a      	str	r2, [r3, #0]
  	angleB %= 360;
 8000e64:	4b67      	ldr	r3, [pc, #412]	; (8001004 <main+0x22c>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a67      	ldr	r2, [pc, #412]	; (8001008 <main+0x230>)
 8000e6a:	fb82 1203 	smull	r1, r2, r2, r3
 8000e6e:	441a      	add	r2, r3
 8000e70:	1211      	asrs	r1, r2, #8
 8000e72:	17da      	asrs	r2, r3, #31
 8000e74:	1a8a      	subs	r2, r1, r2
 8000e76:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8000e7a:	fb01 f202 	mul.w	r2, r1, r2
 8000e7e:	1a9a      	subs	r2, r3, r2
 8000e80:	4b60      	ldr	r3, [pc, #384]	; (8001004 <main+0x22c>)
 8000e82:	601a      	str	r2, [r3, #0]
  	int valueR = sin(angleR * 3.14 / 180) * 499 + 499;
 8000e84:	4b5d      	ldr	r3, [pc, #372]	; (8000ffc <main+0x224>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff faf7 	bl	800047c <__aeabi_i2d>
 8000e8e:	a356      	add	r3, pc, #344	; (adr r3, 8000fe8 <main+0x210>)
 8000e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e94:	f7ff fb5c 	bl	8000550 <__aeabi_dmul>
 8000e98:	4602      	mov	r2, r0
 8000e9a:	460b      	mov	r3, r1
 8000e9c:	4610      	mov	r0, r2
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	f04f 0200 	mov.w	r2, #0
 8000ea4:	4b59      	ldr	r3, [pc, #356]	; (800100c <main+0x234>)
 8000ea6:	f7ff fc7d 	bl	80007a4 <__aeabi_ddiv>
 8000eaa:	4602      	mov	r2, r0
 8000eac:	460b      	mov	r3, r1
 8000eae:	ec43 2b17 	vmov	d7, r2, r3
 8000eb2:	eeb0 0a47 	vmov.f32	s0, s14
 8000eb6:	eef0 0a67 	vmov.f32	s1, s15
 8000eba:	f002 f835 	bl	8002f28 <sin>
 8000ebe:	ec51 0b10 	vmov	r0, r1, d0
 8000ec2:	a34b      	add	r3, pc, #300	; (adr r3, 8000ff0 <main+0x218>)
 8000ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec8:	f7ff fb42 	bl	8000550 <__aeabi_dmul>
 8000ecc:	4602      	mov	r2, r0
 8000ece:	460b      	mov	r3, r1
 8000ed0:	4610      	mov	r0, r2
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	a346      	add	r3, pc, #280	; (adr r3, 8000ff0 <main+0x218>)
 8000ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eda:	f7ff f983 	bl	80001e4 <__adddf3>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	460b      	mov	r3, r1
 8000ee2:	4610      	mov	r0, r2
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	f7ff fdcd 	bl	8000a84 <__aeabi_d2iz>
 8000eea:	4603      	mov	r3, r0
 8000eec:	60fb      	str	r3, [r7, #12]
  	int valueG = sin(angleG * 3.14 / 180) * 499 + 499;
 8000eee:	4b44      	ldr	r3, [pc, #272]	; (8001000 <main+0x228>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff fac2 	bl	800047c <__aeabi_i2d>
 8000ef8:	a33b      	add	r3, pc, #236	; (adr r3, 8000fe8 <main+0x210>)
 8000efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000efe:	f7ff fb27 	bl	8000550 <__aeabi_dmul>
 8000f02:	4602      	mov	r2, r0
 8000f04:	460b      	mov	r3, r1
 8000f06:	4610      	mov	r0, r2
 8000f08:	4619      	mov	r1, r3
 8000f0a:	f04f 0200 	mov.w	r2, #0
 8000f0e:	4b3f      	ldr	r3, [pc, #252]	; (800100c <main+0x234>)
 8000f10:	f7ff fc48 	bl	80007a4 <__aeabi_ddiv>
 8000f14:	4602      	mov	r2, r0
 8000f16:	460b      	mov	r3, r1
 8000f18:	ec43 2b17 	vmov	d7, r2, r3
 8000f1c:	eeb0 0a47 	vmov.f32	s0, s14
 8000f20:	eef0 0a67 	vmov.f32	s1, s15
 8000f24:	f002 f800 	bl	8002f28 <sin>
 8000f28:	ec51 0b10 	vmov	r0, r1, d0
 8000f2c:	a330      	add	r3, pc, #192	; (adr r3, 8000ff0 <main+0x218>)
 8000f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f32:	f7ff fb0d 	bl	8000550 <__aeabi_dmul>
 8000f36:	4602      	mov	r2, r0
 8000f38:	460b      	mov	r3, r1
 8000f3a:	4610      	mov	r0, r2
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	a32c      	add	r3, pc, #176	; (adr r3, 8000ff0 <main+0x218>)
 8000f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f44:	f7ff f94e 	bl	80001e4 <__adddf3>
 8000f48:	4602      	mov	r2, r0
 8000f4a:	460b      	mov	r3, r1
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	4619      	mov	r1, r3
 8000f50:	f7ff fd98 	bl	8000a84 <__aeabi_d2iz>
 8000f54:	4603      	mov	r3, r0
 8000f56:	60bb      	str	r3, [r7, #8]
  	int valueB = sin(angleB * 3.14 / 180) * 499 + 499;
 8000f58:	4b2a      	ldr	r3, [pc, #168]	; (8001004 <main+0x22c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f7ff fa8d 	bl	800047c <__aeabi_i2d>
 8000f62:	a321      	add	r3, pc, #132	; (adr r3, 8000fe8 <main+0x210>)
 8000f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f68:	f7ff faf2 	bl	8000550 <__aeabi_dmul>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	460b      	mov	r3, r1
 8000f70:	4610      	mov	r0, r2
 8000f72:	4619      	mov	r1, r3
 8000f74:	f04f 0200 	mov.w	r2, #0
 8000f78:	4b24      	ldr	r3, [pc, #144]	; (800100c <main+0x234>)
 8000f7a:	f7ff fc13 	bl	80007a4 <__aeabi_ddiv>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	460b      	mov	r3, r1
 8000f82:	ec43 2b17 	vmov	d7, r2, r3
 8000f86:	eeb0 0a47 	vmov.f32	s0, s14
 8000f8a:	eef0 0a67 	vmov.f32	s1, s15
 8000f8e:	f001 ffcb 	bl	8002f28 <sin>
 8000f92:	ec51 0b10 	vmov	r0, r1, d0
 8000f96:	a316      	add	r3, pc, #88	; (adr r3, 8000ff0 <main+0x218>)
 8000f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f9c:	f7ff fad8 	bl	8000550 <__aeabi_dmul>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	460b      	mov	r3, r1
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	a311      	add	r3, pc, #68	; (adr r3, 8000ff0 <main+0x218>)
 8000faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fae:	f7ff f919 	bl	80001e4 <__adddf3>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	4610      	mov	r0, r2
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f7ff fd63 	bl	8000a84 <__aeabi_d2iz>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	607b      	str	r3, [r7, #4]
  	htim2.Instance->CCR1 = valueR;
 8000fc2:	4b0d      	ldr	r3, [pc, #52]	; (8000ff8 <main+0x220>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	68fa      	ldr	r2, [r7, #12]
 8000fc8:	635a      	str	r2, [r3, #52]	; 0x34
  	htim2.Instance->CCR2 = valueG;
 8000fca:	4b0b      	ldr	r3, [pc, #44]	; (8000ff8 <main+0x220>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	68ba      	ldr	r2, [r7, #8]
 8000fd0:	639a      	str	r2, [r3, #56]	; 0x38
  	htim2.Instance->CCR3 = valueB;
 8000fd2:	4b09      	ldr	r3, [pc, #36]	; (8000ff8 <main+0x220>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	687a      	ldr	r2, [r7, #4]
 8000fd8:	63da      	str	r2, [r3, #60]	; 0x3c
  	HAL_Delay(3);
 8000fda:	2003      	movs	r0, #3
 8000fdc:	f000 faa8 	bl	8001530 <HAL_Delay>
  {
 8000fe0:	e711      	b.n	8000e06 <main+0x2e>
 8000fe2:	bf00      	nop
 8000fe4:	f3af 8000 	nop.w
 8000fe8:	51eb851f 	.word	0x51eb851f
 8000fec:	40091eb8 	.word	0x40091eb8
 8000ff0:	00000000 	.word	0x00000000
 8000ff4:	407f3000 	.word	0x407f3000
 8000ff8:	20000030 	.word	0x20000030
 8000ffc:	20000078 	.word	0x20000078
 8001000:	20000000 	.word	0x20000000
 8001004:	20000004 	.word	0x20000004
 8001008:	b60b60b7 	.word	0xb60b60b7
 800100c:	40668000 	.word	0x40668000

08001010 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b094      	sub	sp, #80	; 0x50
 8001014:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001016:	f107 0320 	add.w	r3, r7, #32
 800101a:	2230      	movs	r2, #48	; 0x30
 800101c:	2100      	movs	r1, #0
 800101e:	4618      	mov	r0, r3
 8001020:	f001 ff78 	bl	8002f14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001024:	f107 030c 	add.w	r3, r7, #12
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]
 8001030:	60da      	str	r2, [r3, #12]
 8001032:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001034:	2300      	movs	r3, #0
 8001036:	60bb      	str	r3, [r7, #8]
 8001038:	4b22      	ldr	r3, [pc, #136]	; (80010c4 <SystemClock_Config+0xb4>)
 800103a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103c:	4a21      	ldr	r2, [pc, #132]	; (80010c4 <SystemClock_Config+0xb4>)
 800103e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001042:	6413      	str	r3, [r2, #64]	; 0x40
 8001044:	4b1f      	ldr	r3, [pc, #124]	; (80010c4 <SystemClock_Config+0xb4>)
 8001046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001048:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800104c:	60bb      	str	r3, [r7, #8]
 800104e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001050:	2300      	movs	r3, #0
 8001052:	607b      	str	r3, [r7, #4]
 8001054:	4b1c      	ldr	r3, [pc, #112]	; (80010c8 <SystemClock_Config+0xb8>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a1b      	ldr	r2, [pc, #108]	; (80010c8 <SystemClock_Config+0xb8>)
 800105a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800105e:	6013      	str	r3, [r2, #0]
 8001060:	4b19      	ldr	r3, [pc, #100]	; (80010c8 <SystemClock_Config+0xb8>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001068:	607b      	str	r3, [r7, #4]
 800106a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800106c:	2302      	movs	r3, #2
 800106e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001070:	2301      	movs	r3, #1
 8001072:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001074:	2310      	movs	r3, #16
 8001076:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001078:	2300      	movs	r3, #0
 800107a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800107c:	f107 0320 	add.w	r3, r7, #32
 8001080:	4618      	mov	r0, r3
 8001082:	f000 fce3 	bl	8001a4c <HAL_RCC_OscConfig>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800108c:	f000 f8d2 	bl	8001234 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001090:	230f      	movs	r3, #15
 8001092:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001094:	2300      	movs	r3, #0
 8001096:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001098:	2300      	movs	r3, #0
 800109a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800109c:	2300      	movs	r3, #0
 800109e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010a4:	f107 030c 	add.w	r3, r7, #12
 80010a8:	2100      	movs	r1, #0
 80010aa:	4618      	mov	r0, r3
 80010ac:	f000 ff46 	bl	8001f3c <HAL_RCC_ClockConfig>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80010b6:	f000 f8bd 	bl	8001234 <Error_Handler>
  }
}
 80010ba:	bf00      	nop
 80010bc:	3750      	adds	r7, #80	; 0x50
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40023800 	.word	0x40023800
 80010c8:	40007000 	.word	0x40007000

080010cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08e      	sub	sp, #56	; 0x38
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
 80010de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010e0:	f107 0320 	add.w	r3, r7, #32
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010ea:	1d3b      	adds	r3, r7, #4
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]
 80010f8:	615a      	str	r2, [r3, #20]
 80010fa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010fc:	4b38      	ldr	r3, [pc, #224]	; (80011e0 <MX_TIM2_Init+0x114>)
 80010fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001102:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 8001104:	4b36      	ldr	r3, [pc, #216]	; (80011e0 <MX_TIM2_Init+0x114>)
 8001106:	220f      	movs	r2, #15
 8001108:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800110a:	4b35      	ldr	r3, [pc, #212]	; (80011e0 <MX_TIM2_Init+0x114>)
 800110c:	2200      	movs	r2, #0
 800110e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001110:	4b33      	ldr	r3, [pc, #204]	; (80011e0 <MX_TIM2_Init+0x114>)
 8001112:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001116:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001118:	4b31      	ldr	r3, [pc, #196]	; (80011e0 <MX_TIM2_Init+0x114>)
 800111a:	2200      	movs	r2, #0
 800111c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800111e:	4b30      	ldr	r3, [pc, #192]	; (80011e0 <MX_TIM2_Init+0x114>)
 8001120:	2200      	movs	r2, #0
 8001122:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001124:	482e      	ldr	r0, [pc, #184]	; (80011e0 <MX_TIM2_Init+0x114>)
 8001126:	f001 f8b5 	bl	8002294 <HAL_TIM_Base_Init>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001130:	f000 f880 	bl	8001234 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001134:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001138:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800113a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800113e:	4619      	mov	r1, r3
 8001140:	4827      	ldr	r0, [pc, #156]	; (80011e0 <MX_TIM2_Init+0x114>)
 8001142:	f001 fac1 	bl	80026c8 <HAL_TIM_ConfigClockSource>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800114c:	f000 f872 	bl	8001234 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001150:	4823      	ldr	r0, [pc, #140]	; (80011e0 <MX_TIM2_Init+0x114>)
 8001152:	f001 f8ee 	bl	8002332 <HAL_TIM_PWM_Init>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800115c:	f000 f86a 	bl	8001234 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001160:	2300      	movs	r3, #0
 8001162:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001164:	2300      	movs	r3, #0
 8001166:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001168:	f107 0320 	add.w	r3, r7, #32
 800116c:	4619      	mov	r1, r3
 800116e:	481c      	ldr	r0, [pc, #112]	; (80011e0 <MX_TIM2_Init+0x114>)
 8001170:	f001 fe3e 	bl	8002df0 <HAL_TIMEx_MasterConfigSynchronization>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800117a:	f000 f85b 	bl	8001234 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800117e:	2360      	movs	r3, #96	; 0x60
 8001180:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 499;
 8001182:	f240 13f3 	movw	r3, #499	; 0x1f3
 8001186:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001188:	2300      	movs	r3, #0
 800118a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800118c:	2300      	movs	r3, #0
 800118e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001190:	1d3b      	adds	r3, r7, #4
 8001192:	2200      	movs	r2, #0
 8001194:	4619      	mov	r1, r3
 8001196:	4812      	ldr	r0, [pc, #72]	; (80011e0 <MX_TIM2_Init+0x114>)
 8001198:	f001 f9d4 	bl	8002544 <HAL_TIM_PWM_ConfigChannel>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80011a2:	f000 f847 	bl	8001234 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011a6:	1d3b      	adds	r3, r7, #4
 80011a8:	2204      	movs	r2, #4
 80011aa:	4619      	mov	r1, r3
 80011ac:	480c      	ldr	r0, [pc, #48]	; (80011e0 <MX_TIM2_Init+0x114>)
 80011ae:	f001 f9c9 	bl	8002544 <HAL_TIM_PWM_ConfigChannel>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80011b8:	f000 f83c 	bl	8001234 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80011bc:	1d3b      	adds	r3, r7, #4
 80011be:	2208      	movs	r2, #8
 80011c0:	4619      	mov	r1, r3
 80011c2:	4807      	ldr	r0, [pc, #28]	; (80011e0 <MX_TIM2_Init+0x114>)
 80011c4:	f001 f9be 	bl	8002544 <HAL_TIM_PWM_ConfigChannel>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 80011ce:	f000 f831 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80011d2:	4803      	ldr	r0, [pc, #12]	; (80011e0 <MX_TIM2_Init+0x114>)
 80011d4:	f000 f87c 	bl	80012d0 <HAL_TIM_MspPostInit>

}
 80011d8:	bf00      	nop
 80011da:	3738      	adds	r7, #56	; 0x38
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000030 	.word	0x20000030

080011e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	4b10      	ldr	r3, [pc, #64]	; (8001230 <MX_GPIO_Init+0x4c>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f2:	4a0f      	ldr	r2, [pc, #60]	; (8001230 <MX_GPIO_Init+0x4c>)
 80011f4:	f043 0301 	orr.w	r3, r3, #1
 80011f8:	6313      	str	r3, [r2, #48]	; 0x30
 80011fa:	4b0d      	ldr	r3, [pc, #52]	; (8001230 <MX_GPIO_Init+0x4c>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	607b      	str	r3, [r7, #4]
 8001204:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	603b      	str	r3, [r7, #0]
 800120a:	4b09      	ldr	r3, [pc, #36]	; (8001230 <MX_GPIO_Init+0x4c>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120e:	4a08      	ldr	r2, [pc, #32]	; (8001230 <MX_GPIO_Init+0x4c>)
 8001210:	f043 0302 	orr.w	r3, r3, #2
 8001214:	6313      	str	r3, [r2, #48]	; 0x30
 8001216:	4b06      	ldr	r3, [pc, #24]	; (8001230 <MX_GPIO_Init+0x4c>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121a:	f003 0302 	and.w	r3, r3, #2
 800121e:	603b      	str	r3, [r7, #0]
 8001220:	683b      	ldr	r3, [r7, #0]

}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	40023800 	.word	0x40023800

08001234 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001238:	b672      	cpsid	i
}
 800123a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800123c:	e7fe      	b.n	800123c <Error_Handler+0x8>
	...

08001240 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	607b      	str	r3, [r7, #4]
 800124a:	4b10      	ldr	r3, [pc, #64]	; (800128c <HAL_MspInit+0x4c>)
 800124c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800124e:	4a0f      	ldr	r2, [pc, #60]	; (800128c <HAL_MspInit+0x4c>)
 8001250:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001254:	6453      	str	r3, [r2, #68]	; 0x44
 8001256:	4b0d      	ldr	r3, [pc, #52]	; (800128c <HAL_MspInit+0x4c>)
 8001258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800125e:	607b      	str	r3, [r7, #4]
 8001260:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	603b      	str	r3, [r7, #0]
 8001266:	4b09      	ldr	r3, [pc, #36]	; (800128c <HAL_MspInit+0x4c>)
 8001268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126a:	4a08      	ldr	r2, [pc, #32]	; (800128c <HAL_MspInit+0x4c>)
 800126c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001270:	6413      	str	r3, [r2, #64]	; 0x40
 8001272:	4b06      	ldr	r3, [pc, #24]	; (800128c <HAL_MspInit+0x4c>)
 8001274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001276:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800127a:	603b      	str	r3, [r7, #0]
 800127c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800127e:	bf00      	nop
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	40023800 	.word	0x40023800

08001290 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001290:	b480      	push	{r7}
 8001292:	b085      	sub	sp, #20
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012a0:	d10d      	bne.n	80012be <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012a2:	2300      	movs	r3, #0
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	4b09      	ldr	r3, [pc, #36]	; (80012cc <HAL_TIM_Base_MspInit+0x3c>)
 80012a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012aa:	4a08      	ldr	r2, [pc, #32]	; (80012cc <HAL_TIM_Base_MspInit+0x3c>)
 80012ac:	f043 0301 	orr.w	r3, r3, #1
 80012b0:	6413      	str	r3, [r2, #64]	; 0x40
 80012b2:	4b06      	ldr	r3, [pc, #24]	; (80012cc <HAL_TIM_Base_MspInit+0x3c>)
 80012b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80012be:	bf00      	nop
 80012c0:	3714      	adds	r7, #20
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	40023800 	.word	0x40023800

080012d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08a      	sub	sp, #40	; 0x28
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d8:	f107 0314 	add.w	r3, r7, #20
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
 80012e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012f0:	d13c      	bne.n	800136c <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	613b      	str	r3, [r7, #16]
 80012f6:	4b1f      	ldr	r3, [pc, #124]	; (8001374 <HAL_TIM_MspPostInit+0xa4>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fa:	4a1e      	ldr	r2, [pc, #120]	; (8001374 <HAL_TIM_MspPostInit+0xa4>)
 80012fc:	f043 0301 	orr.w	r3, r3, #1
 8001300:	6313      	str	r3, [r2, #48]	; 0x30
 8001302:	4b1c      	ldr	r3, [pc, #112]	; (8001374 <HAL_TIM_MspPostInit+0xa4>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	613b      	str	r3, [r7, #16]
 800130c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	60fb      	str	r3, [r7, #12]
 8001312:	4b18      	ldr	r3, [pc, #96]	; (8001374 <HAL_TIM_MspPostInit+0xa4>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001316:	4a17      	ldr	r2, [pc, #92]	; (8001374 <HAL_TIM_MspPostInit+0xa4>)
 8001318:	f043 0302 	orr.w	r3, r3, #2
 800131c:	6313      	str	r3, [r2, #48]	; 0x30
 800131e:	4b15      	ldr	r3, [pc, #84]	; (8001374 <HAL_TIM_MspPostInit+0xa4>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800132a:	2303      	movs	r3, #3
 800132c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132e:	2302      	movs	r3, #2
 8001330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001336:	2300      	movs	r3, #0
 8001338:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800133a:	2301      	movs	r3, #1
 800133c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800133e:	f107 0314 	add.w	r3, r7, #20
 8001342:	4619      	mov	r1, r3
 8001344:	480c      	ldr	r0, [pc, #48]	; (8001378 <HAL_TIM_MspPostInit+0xa8>)
 8001346:	f000 f9fd 	bl	8001744 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800134a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800134e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001350:	2302      	movs	r3, #2
 8001352:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001358:	2300      	movs	r3, #0
 800135a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800135c:	2301      	movs	r3, #1
 800135e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001360:	f107 0314 	add.w	r3, r7, #20
 8001364:	4619      	mov	r1, r3
 8001366:	4805      	ldr	r0, [pc, #20]	; (800137c <HAL_TIM_MspPostInit+0xac>)
 8001368:	f000 f9ec 	bl	8001744 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800136c:	bf00      	nop
 800136e:	3728      	adds	r7, #40	; 0x28
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	40023800 	.word	0x40023800
 8001378:	40020000 	.word	0x40020000
 800137c:	40020400 	.word	0x40020400

08001380 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001384:	e7fe      	b.n	8001384 <NMI_Handler+0x4>

08001386 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001386:	b480      	push	{r7}
 8001388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800138a:	e7fe      	b.n	800138a <HardFault_Handler+0x4>

0800138c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001390:	e7fe      	b.n	8001390 <MemManage_Handler+0x4>

08001392 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001392:	b480      	push	{r7}
 8001394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001396:	e7fe      	b.n	8001396 <BusFault_Handler+0x4>

08001398 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800139c:	e7fe      	b.n	800139c <UsageFault_Handler+0x4>

0800139e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800139e:	b480      	push	{r7}
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013a2:	bf00      	nop
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013b0:	bf00      	nop
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr

080013ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013ba:	b480      	push	{r7}
 80013bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013be:	bf00      	nop
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr

080013c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013cc:	f000 f890 	bl	80014f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013d8:	4b06      	ldr	r3, [pc, #24]	; (80013f4 <SystemInit+0x20>)
 80013da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013de:	4a05      	ldr	r2, [pc, #20]	; (80013f4 <SystemInit+0x20>)
 80013e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	e000ed00 	.word	0xe000ed00

080013f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80013f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001430 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013fc:	480d      	ldr	r0, [pc, #52]	; (8001434 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80013fe:	490e      	ldr	r1, [pc, #56]	; (8001438 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001400:	4a0e      	ldr	r2, [pc, #56]	; (800143c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001402:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001404:	e002      	b.n	800140c <LoopCopyDataInit>

08001406 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001406:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001408:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800140a:	3304      	adds	r3, #4

0800140c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800140c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800140e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001410:	d3f9      	bcc.n	8001406 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001412:	4a0b      	ldr	r2, [pc, #44]	; (8001440 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001414:	4c0b      	ldr	r4, [pc, #44]	; (8001444 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001416:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001418:	e001      	b.n	800141e <LoopFillZerobss>

0800141a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800141a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800141c:	3204      	adds	r2, #4

0800141e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800141e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001420:	d3fb      	bcc.n	800141a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001422:	f7ff ffd7 	bl	80013d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001426:	f001 fd51 	bl	8002ecc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800142a:	f7ff fcd5 	bl	8000dd8 <main>
  bx  lr    
 800142e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001430:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001434:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001438:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800143c:	080041d0 	.word	0x080041d0
  ldr r2, =_sbss
 8001440:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001444:	20000080 	.word	0x20000080

08001448 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001448:	e7fe      	b.n	8001448 <ADC_IRQHandler>
	...

0800144c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001450:	4b0e      	ldr	r3, [pc, #56]	; (800148c <HAL_Init+0x40>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a0d      	ldr	r2, [pc, #52]	; (800148c <HAL_Init+0x40>)
 8001456:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800145a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800145c:	4b0b      	ldr	r3, [pc, #44]	; (800148c <HAL_Init+0x40>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a0a      	ldr	r2, [pc, #40]	; (800148c <HAL_Init+0x40>)
 8001462:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001466:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001468:	4b08      	ldr	r3, [pc, #32]	; (800148c <HAL_Init+0x40>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a07      	ldr	r2, [pc, #28]	; (800148c <HAL_Init+0x40>)
 800146e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001472:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001474:	2003      	movs	r0, #3
 8001476:	f000 f931 	bl	80016dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800147a:	200f      	movs	r0, #15
 800147c:	f000 f808 	bl	8001490 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001480:	f7ff fede 	bl	8001240 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001484:	2300      	movs	r3, #0
}
 8001486:	4618      	mov	r0, r3
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40023c00 	.word	0x40023c00

08001490 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001498:	4b12      	ldr	r3, [pc, #72]	; (80014e4 <HAL_InitTick+0x54>)
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	4b12      	ldr	r3, [pc, #72]	; (80014e8 <HAL_InitTick+0x58>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	4619      	mov	r1, r3
 80014a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80014aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ae:	4618      	mov	r0, r3
 80014b0:	f000 f93b 	bl	800172a <HAL_SYSTICK_Config>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014ba:	2301      	movs	r3, #1
 80014bc:	e00e      	b.n	80014dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2b0f      	cmp	r3, #15
 80014c2:	d80a      	bhi.n	80014da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014c4:	2200      	movs	r2, #0
 80014c6:	6879      	ldr	r1, [r7, #4]
 80014c8:	f04f 30ff 	mov.w	r0, #4294967295
 80014cc:	f000 f911 	bl	80016f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014d0:	4a06      	ldr	r2, [pc, #24]	; (80014ec <HAL_InitTick+0x5c>)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014d6:	2300      	movs	r3, #0
 80014d8:	e000      	b.n	80014dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20000008 	.word	0x20000008
 80014e8:	20000010 	.word	0x20000010
 80014ec:	2000000c 	.word	0x2000000c

080014f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014f4:	4b06      	ldr	r3, [pc, #24]	; (8001510 <HAL_IncTick+0x20>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	461a      	mov	r2, r3
 80014fa:	4b06      	ldr	r3, [pc, #24]	; (8001514 <HAL_IncTick+0x24>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4413      	add	r3, r2
 8001500:	4a04      	ldr	r2, [pc, #16]	; (8001514 <HAL_IncTick+0x24>)
 8001502:	6013      	str	r3, [r2, #0]
}
 8001504:	bf00      	nop
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	20000010 	.word	0x20000010
 8001514:	2000007c 	.word	0x2000007c

08001518 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  return uwTick;
 800151c:	4b03      	ldr	r3, [pc, #12]	; (800152c <HAL_GetTick+0x14>)
 800151e:	681b      	ldr	r3, [r3, #0]
}
 8001520:	4618      	mov	r0, r3
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	2000007c 	.word	0x2000007c

08001530 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001538:	f7ff ffee 	bl	8001518 <HAL_GetTick>
 800153c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001548:	d005      	beq.n	8001556 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800154a:	4b0a      	ldr	r3, [pc, #40]	; (8001574 <HAL_Delay+0x44>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	461a      	mov	r2, r3
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	4413      	add	r3, r2
 8001554:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001556:	bf00      	nop
 8001558:	f7ff ffde 	bl	8001518 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	68fa      	ldr	r2, [r7, #12]
 8001564:	429a      	cmp	r2, r3
 8001566:	d8f7      	bhi.n	8001558 <HAL_Delay+0x28>
  {
  }
}
 8001568:	bf00      	nop
 800156a:	bf00      	nop
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20000010 	.word	0x20000010

08001578 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001578:	b480      	push	{r7}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f003 0307 	and.w	r3, r3, #7
 8001586:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001588:	4b0c      	ldr	r3, [pc, #48]	; (80015bc <__NVIC_SetPriorityGrouping+0x44>)
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800158e:	68ba      	ldr	r2, [r7, #8]
 8001590:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001594:	4013      	ands	r3, r2
 8001596:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015aa:	4a04      	ldr	r2, [pc, #16]	; (80015bc <__NVIC_SetPriorityGrouping+0x44>)
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	60d3      	str	r3, [r2, #12]
}
 80015b0:	bf00      	nop
 80015b2:	3714      	adds	r7, #20
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr
 80015bc:	e000ed00 	.word	0xe000ed00

080015c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015c4:	4b04      	ldr	r3, [pc, #16]	; (80015d8 <__NVIC_GetPriorityGrouping+0x18>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	0a1b      	lsrs	r3, r3, #8
 80015ca:	f003 0307 	and.w	r3, r3, #7
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr
 80015d8:	e000ed00 	.word	0xe000ed00

080015dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	6039      	str	r1, [r7, #0]
 80015e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	db0a      	blt.n	8001606 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	b2da      	uxtb	r2, r3
 80015f4:	490c      	ldr	r1, [pc, #48]	; (8001628 <__NVIC_SetPriority+0x4c>)
 80015f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fa:	0112      	lsls	r2, r2, #4
 80015fc:	b2d2      	uxtb	r2, r2
 80015fe:	440b      	add	r3, r1
 8001600:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001604:	e00a      	b.n	800161c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	b2da      	uxtb	r2, r3
 800160a:	4908      	ldr	r1, [pc, #32]	; (800162c <__NVIC_SetPriority+0x50>)
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	f003 030f 	and.w	r3, r3, #15
 8001612:	3b04      	subs	r3, #4
 8001614:	0112      	lsls	r2, r2, #4
 8001616:	b2d2      	uxtb	r2, r2
 8001618:	440b      	add	r3, r1
 800161a:	761a      	strb	r2, [r3, #24]
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr
 8001628:	e000e100 	.word	0xe000e100
 800162c:	e000ed00 	.word	0xe000ed00

08001630 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001630:	b480      	push	{r7}
 8001632:	b089      	sub	sp, #36	; 0x24
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	f003 0307 	and.w	r3, r3, #7
 8001642:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	f1c3 0307 	rsb	r3, r3, #7
 800164a:	2b04      	cmp	r3, #4
 800164c:	bf28      	it	cs
 800164e:	2304      	movcs	r3, #4
 8001650:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	3304      	adds	r3, #4
 8001656:	2b06      	cmp	r3, #6
 8001658:	d902      	bls.n	8001660 <NVIC_EncodePriority+0x30>
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	3b03      	subs	r3, #3
 800165e:	e000      	b.n	8001662 <NVIC_EncodePriority+0x32>
 8001660:	2300      	movs	r3, #0
 8001662:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001664:	f04f 32ff 	mov.w	r2, #4294967295
 8001668:	69bb      	ldr	r3, [r7, #24]
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	43da      	mvns	r2, r3
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	401a      	ands	r2, r3
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001678:	f04f 31ff 	mov.w	r1, #4294967295
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	fa01 f303 	lsl.w	r3, r1, r3
 8001682:	43d9      	mvns	r1, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001688:	4313      	orrs	r3, r2
         );
}
 800168a:	4618      	mov	r0, r3
 800168c:	3724      	adds	r7, #36	; 0x24
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
	...

08001698 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	3b01      	subs	r3, #1
 80016a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016a8:	d301      	bcc.n	80016ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016aa:	2301      	movs	r3, #1
 80016ac:	e00f      	b.n	80016ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ae:	4a0a      	ldr	r2, [pc, #40]	; (80016d8 <SysTick_Config+0x40>)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	3b01      	subs	r3, #1
 80016b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016b6:	210f      	movs	r1, #15
 80016b8:	f04f 30ff 	mov.w	r0, #4294967295
 80016bc:	f7ff ff8e 	bl	80015dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016c0:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <SysTick_Config+0x40>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016c6:	4b04      	ldr	r3, [pc, #16]	; (80016d8 <SysTick_Config+0x40>)
 80016c8:	2207      	movs	r2, #7
 80016ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	e000e010 	.word	0xe000e010

080016dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f7ff ff47 	bl	8001578 <__NVIC_SetPriorityGrouping>
}
 80016ea:	bf00      	nop
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016f2:	b580      	push	{r7, lr}
 80016f4:	b086      	sub	sp, #24
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	4603      	mov	r3, r0
 80016fa:	60b9      	str	r1, [r7, #8]
 80016fc:	607a      	str	r2, [r7, #4]
 80016fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001700:	2300      	movs	r3, #0
 8001702:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001704:	f7ff ff5c 	bl	80015c0 <__NVIC_GetPriorityGrouping>
 8001708:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	68b9      	ldr	r1, [r7, #8]
 800170e:	6978      	ldr	r0, [r7, #20]
 8001710:	f7ff ff8e 	bl	8001630 <NVIC_EncodePriority>
 8001714:	4602      	mov	r2, r0
 8001716:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800171a:	4611      	mov	r1, r2
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff ff5d 	bl	80015dc <__NVIC_SetPriority>
}
 8001722:	bf00      	nop
 8001724:	3718      	adds	r7, #24
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}

0800172a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800172a:	b580      	push	{r7, lr}
 800172c:	b082      	sub	sp, #8
 800172e:	af00      	add	r7, sp, #0
 8001730:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	f7ff ffb0 	bl	8001698 <SysTick_Config>
 8001738:	4603      	mov	r3, r0
}
 800173a:	4618      	mov	r0, r3
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
	...

08001744 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001744:	b480      	push	{r7}
 8001746:	b089      	sub	sp, #36	; 0x24
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800174e:	2300      	movs	r3, #0
 8001750:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001752:	2300      	movs	r3, #0
 8001754:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001756:	2300      	movs	r3, #0
 8001758:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
 800175e:	e159      	b.n	8001a14 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001760:	2201      	movs	r2, #1
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	fa02 f303 	lsl.w	r3, r2, r3
 8001768:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	697a      	ldr	r2, [r7, #20]
 8001770:	4013      	ands	r3, r2
 8001772:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001774:	693a      	ldr	r2, [r7, #16]
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	429a      	cmp	r2, r3
 800177a:	f040 8148 	bne.w	8001a0e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f003 0303 	and.w	r3, r3, #3
 8001786:	2b01      	cmp	r3, #1
 8001788:	d005      	beq.n	8001796 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001792:	2b02      	cmp	r3, #2
 8001794:	d130      	bne.n	80017f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	2203      	movs	r2, #3
 80017a2:	fa02 f303 	lsl.w	r3, r2, r3
 80017a6:	43db      	mvns	r3, r3
 80017a8:	69ba      	ldr	r2, [r7, #24]
 80017aa:	4013      	ands	r3, r2
 80017ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	68da      	ldr	r2, [r3, #12]
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	4313      	orrs	r3, r2
 80017be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	69ba      	ldr	r2, [r7, #24]
 80017c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017cc:	2201      	movs	r2, #1
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	fa02 f303 	lsl.w	r3, r2, r3
 80017d4:	43db      	mvns	r3, r3
 80017d6:	69ba      	ldr	r2, [r7, #24]
 80017d8:	4013      	ands	r3, r2
 80017da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	091b      	lsrs	r3, r3, #4
 80017e2:	f003 0201 	and.w	r2, r3, #1
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	69ba      	ldr	r2, [r7, #24]
 80017f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f003 0303 	and.w	r3, r3, #3
 8001800:	2b03      	cmp	r3, #3
 8001802:	d017      	beq.n	8001834 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	2203      	movs	r2, #3
 8001810:	fa02 f303 	lsl.w	r3, r2, r3
 8001814:	43db      	mvns	r3, r3
 8001816:	69ba      	ldr	r2, [r7, #24]
 8001818:	4013      	ands	r3, r2
 800181a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	689a      	ldr	r2, [r3, #8]
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	fa02 f303 	lsl.w	r3, r2, r3
 8001828:	69ba      	ldr	r2, [r7, #24]
 800182a:	4313      	orrs	r3, r2
 800182c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	69ba      	ldr	r2, [r7, #24]
 8001832:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f003 0303 	and.w	r3, r3, #3
 800183c:	2b02      	cmp	r3, #2
 800183e:	d123      	bne.n	8001888 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	08da      	lsrs	r2, r3, #3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	3208      	adds	r2, #8
 8001848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800184c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	f003 0307 	and.w	r3, r3, #7
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	220f      	movs	r2, #15
 8001858:	fa02 f303 	lsl.w	r3, r2, r3
 800185c:	43db      	mvns	r3, r3
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	4013      	ands	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	691a      	ldr	r2, [r3, #16]
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	f003 0307 	and.w	r3, r3, #7
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	4313      	orrs	r3, r2
 8001878:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	08da      	lsrs	r2, r3, #3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	3208      	adds	r2, #8
 8001882:	69b9      	ldr	r1, [r7, #24]
 8001884:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	2203      	movs	r2, #3
 8001894:	fa02 f303 	lsl.w	r3, r2, r3
 8001898:	43db      	mvns	r3, r3
 800189a:	69ba      	ldr	r2, [r7, #24]
 800189c:	4013      	ands	r3, r2
 800189e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f003 0203 	and.w	r2, r3, #3
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	fa02 f303 	lsl.w	r3, r2, r3
 80018b0:	69ba      	ldr	r2, [r7, #24]
 80018b2:	4313      	orrs	r3, r2
 80018b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	69ba      	ldr	r2, [r7, #24]
 80018ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	f000 80a2 	beq.w	8001a0e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	4b57      	ldr	r3, [pc, #348]	; (8001a2c <HAL_GPIO_Init+0x2e8>)
 80018d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d2:	4a56      	ldr	r2, [pc, #344]	; (8001a2c <HAL_GPIO_Init+0x2e8>)
 80018d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018d8:	6453      	str	r3, [r2, #68]	; 0x44
 80018da:	4b54      	ldr	r3, [pc, #336]	; (8001a2c <HAL_GPIO_Init+0x2e8>)
 80018dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018e6:	4a52      	ldr	r2, [pc, #328]	; (8001a30 <HAL_GPIO_Init+0x2ec>)
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	089b      	lsrs	r3, r3, #2
 80018ec:	3302      	adds	r3, #2
 80018ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	f003 0303 	and.w	r3, r3, #3
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	220f      	movs	r2, #15
 80018fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001902:	43db      	mvns	r3, r3
 8001904:	69ba      	ldr	r2, [r7, #24]
 8001906:	4013      	ands	r3, r2
 8001908:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a49      	ldr	r2, [pc, #292]	; (8001a34 <HAL_GPIO_Init+0x2f0>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d019      	beq.n	8001946 <HAL_GPIO_Init+0x202>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a48      	ldr	r2, [pc, #288]	; (8001a38 <HAL_GPIO_Init+0x2f4>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d013      	beq.n	8001942 <HAL_GPIO_Init+0x1fe>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a47      	ldr	r2, [pc, #284]	; (8001a3c <HAL_GPIO_Init+0x2f8>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d00d      	beq.n	800193e <HAL_GPIO_Init+0x1fa>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a46      	ldr	r2, [pc, #280]	; (8001a40 <HAL_GPIO_Init+0x2fc>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d007      	beq.n	800193a <HAL_GPIO_Init+0x1f6>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a45      	ldr	r2, [pc, #276]	; (8001a44 <HAL_GPIO_Init+0x300>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d101      	bne.n	8001936 <HAL_GPIO_Init+0x1f2>
 8001932:	2304      	movs	r3, #4
 8001934:	e008      	b.n	8001948 <HAL_GPIO_Init+0x204>
 8001936:	2307      	movs	r3, #7
 8001938:	e006      	b.n	8001948 <HAL_GPIO_Init+0x204>
 800193a:	2303      	movs	r3, #3
 800193c:	e004      	b.n	8001948 <HAL_GPIO_Init+0x204>
 800193e:	2302      	movs	r3, #2
 8001940:	e002      	b.n	8001948 <HAL_GPIO_Init+0x204>
 8001942:	2301      	movs	r3, #1
 8001944:	e000      	b.n	8001948 <HAL_GPIO_Init+0x204>
 8001946:	2300      	movs	r3, #0
 8001948:	69fa      	ldr	r2, [r7, #28]
 800194a:	f002 0203 	and.w	r2, r2, #3
 800194e:	0092      	lsls	r2, r2, #2
 8001950:	4093      	lsls	r3, r2
 8001952:	69ba      	ldr	r2, [r7, #24]
 8001954:	4313      	orrs	r3, r2
 8001956:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001958:	4935      	ldr	r1, [pc, #212]	; (8001a30 <HAL_GPIO_Init+0x2ec>)
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	089b      	lsrs	r3, r3, #2
 800195e:	3302      	adds	r3, #2
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001966:	4b38      	ldr	r3, [pc, #224]	; (8001a48 <HAL_GPIO_Init+0x304>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	43db      	mvns	r3, r3
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	4013      	ands	r3, r2
 8001974:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d003      	beq.n	800198a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001982:	69ba      	ldr	r2, [r7, #24]
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	4313      	orrs	r3, r2
 8001988:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800198a:	4a2f      	ldr	r2, [pc, #188]	; (8001a48 <HAL_GPIO_Init+0x304>)
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001990:	4b2d      	ldr	r3, [pc, #180]	; (8001a48 <HAL_GPIO_Init+0x304>)
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	43db      	mvns	r3, r3
 800199a:	69ba      	ldr	r2, [r7, #24]
 800199c:	4013      	ands	r3, r2
 800199e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d003      	beq.n	80019b4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80019ac:	69ba      	ldr	r2, [r7, #24]
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019b4:	4a24      	ldr	r2, [pc, #144]	; (8001a48 <HAL_GPIO_Init+0x304>)
 80019b6:	69bb      	ldr	r3, [r7, #24]
 80019b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019ba:	4b23      	ldr	r3, [pc, #140]	; (8001a48 <HAL_GPIO_Init+0x304>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	43db      	mvns	r3, r3
 80019c4:	69ba      	ldr	r2, [r7, #24]
 80019c6:	4013      	ands	r3, r2
 80019c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d003      	beq.n	80019de <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80019d6:	69ba      	ldr	r2, [r7, #24]
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	4313      	orrs	r3, r2
 80019dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019de:	4a1a      	ldr	r2, [pc, #104]	; (8001a48 <HAL_GPIO_Init+0x304>)
 80019e0:	69bb      	ldr	r3, [r7, #24]
 80019e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019e4:	4b18      	ldr	r3, [pc, #96]	; (8001a48 <HAL_GPIO_Init+0x304>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	43db      	mvns	r3, r3
 80019ee:	69ba      	ldr	r2, [r7, #24]
 80019f0:	4013      	ands	r3, r2
 80019f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d003      	beq.n	8001a08 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a08:	4a0f      	ldr	r2, [pc, #60]	; (8001a48 <HAL_GPIO_Init+0x304>)
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	3301      	adds	r3, #1
 8001a12:	61fb      	str	r3, [r7, #28]
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	2b0f      	cmp	r3, #15
 8001a18:	f67f aea2 	bls.w	8001760 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a1c:	bf00      	nop
 8001a1e:	bf00      	nop
 8001a20:	3724      	adds	r7, #36	; 0x24
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	40023800 	.word	0x40023800
 8001a30:	40013800 	.word	0x40013800
 8001a34:	40020000 	.word	0x40020000
 8001a38:	40020400 	.word	0x40020400
 8001a3c:	40020800 	.word	0x40020800
 8001a40:	40020c00 	.word	0x40020c00
 8001a44:	40021000 	.word	0x40021000
 8001a48:	40013c00 	.word	0x40013c00

08001a4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d101      	bne.n	8001a5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e267      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d075      	beq.n	8001b56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a6a:	4b88      	ldr	r3, [pc, #544]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f003 030c 	and.w	r3, r3, #12
 8001a72:	2b04      	cmp	r3, #4
 8001a74:	d00c      	beq.n	8001a90 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a76:	4b85      	ldr	r3, [pc, #532]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a7e:	2b08      	cmp	r3, #8
 8001a80:	d112      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a82:	4b82      	ldr	r3, [pc, #520]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a8e:	d10b      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a90:	4b7e      	ldr	r3, [pc, #504]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d05b      	beq.n	8001b54 <HAL_RCC_OscConfig+0x108>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d157      	bne.n	8001b54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e242      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ab0:	d106      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x74>
 8001ab2:	4b76      	ldr	r3, [pc, #472]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a75      	ldr	r2, [pc, #468]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001ab8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001abc:	6013      	str	r3, [r2, #0]
 8001abe:	e01d      	b.n	8001afc <HAL_RCC_OscConfig+0xb0>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ac8:	d10c      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x98>
 8001aca:	4b70      	ldr	r3, [pc, #448]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a6f      	ldr	r2, [pc, #444]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001ad0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ad4:	6013      	str	r3, [r2, #0]
 8001ad6:	4b6d      	ldr	r3, [pc, #436]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a6c      	ldr	r2, [pc, #432]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001adc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	e00b      	b.n	8001afc <HAL_RCC_OscConfig+0xb0>
 8001ae4:	4b69      	ldr	r3, [pc, #420]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a68      	ldr	r2, [pc, #416]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001aea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001aee:	6013      	str	r3, [r2, #0]
 8001af0:	4b66      	ldr	r3, [pc, #408]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a65      	ldr	r2, [pc, #404]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001af6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001afa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d013      	beq.n	8001b2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b04:	f7ff fd08 	bl	8001518 <HAL_GetTick>
 8001b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b0a:	e008      	b.n	8001b1e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b0c:	f7ff fd04 	bl	8001518 <HAL_GetTick>
 8001b10:	4602      	mov	r2, r0
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	2b64      	cmp	r3, #100	; 0x64
 8001b18:	d901      	bls.n	8001b1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e207      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b1e:	4b5b      	ldr	r3, [pc, #364]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d0f0      	beq.n	8001b0c <HAL_RCC_OscConfig+0xc0>
 8001b2a:	e014      	b.n	8001b56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b2c:	f7ff fcf4 	bl	8001518 <HAL_GetTick>
 8001b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b32:	e008      	b.n	8001b46 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b34:	f7ff fcf0 	bl	8001518 <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	2b64      	cmp	r3, #100	; 0x64
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e1f3      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b46:	4b51      	ldr	r3, [pc, #324]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d1f0      	bne.n	8001b34 <HAL_RCC_OscConfig+0xe8>
 8001b52:	e000      	b.n	8001b56 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d063      	beq.n	8001c2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b62:	4b4a      	ldr	r3, [pc, #296]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	f003 030c 	and.w	r3, r3, #12
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d00b      	beq.n	8001b86 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b6e:	4b47      	ldr	r3, [pc, #284]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b76:	2b08      	cmp	r3, #8
 8001b78:	d11c      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b7a:	4b44      	ldr	r3, [pc, #272]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d116      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b86:	4b41      	ldr	r3, [pc, #260]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0302 	and.w	r3, r3, #2
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d005      	beq.n	8001b9e <HAL_RCC_OscConfig+0x152>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d001      	beq.n	8001b9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e1c7      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b9e:	4b3b      	ldr	r3, [pc, #236]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	691b      	ldr	r3, [r3, #16]
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	4937      	ldr	r1, [pc, #220]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bb2:	e03a      	b.n	8001c2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d020      	beq.n	8001bfe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bbc:	4b34      	ldr	r3, [pc, #208]	; (8001c90 <HAL_RCC_OscConfig+0x244>)
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bc2:	f7ff fca9 	bl	8001518 <HAL_GetTick>
 8001bc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bc8:	e008      	b.n	8001bdc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bca:	f7ff fca5 	bl	8001518 <HAL_GetTick>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d901      	bls.n	8001bdc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	e1a8      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bdc:	4b2b      	ldr	r3, [pc, #172]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0302 	and.w	r3, r3, #2
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d0f0      	beq.n	8001bca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001be8:	4b28      	ldr	r3, [pc, #160]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	691b      	ldr	r3, [r3, #16]
 8001bf4:	00db      	lsls	r3, r3, #3
 8001bf6:	4925      	ldr	r1, [pc, #148]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	600b      	str	r3, [r1, #0]
 8001bfc:	e015      	b.n	8001c2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bfe:	4b24      	ldr	r3, [pc, #144]	; (8001c90 <HAL_RCC_OscConfig+0x244>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c04:	f7ff fc88 	bl	8001518 <HAL_GetTick>
 8001c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c0a:	e008      	b.n	8001c1e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c0c:	f7ff fc84 	bl	8001518 <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b02      	cmp	r3, #2
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e187      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c1e:	4b1b      	ldr	r3, [pc, #108]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d1f0      	bne.n	8001c0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0308 	and.w	r3, r3, #8
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d036      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	695b      	ldr	r3, [r3, #20]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d016      	beq.n	8001c6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c3e:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <HAL_RCC_OscConfig+0x248>)
 8001c40:	2201      	movs	r2, #1
 8001c42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c44:	f7ff fc68 	bl	8001518 <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c4c:	f7ff fc64 	bl	8001518 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e167      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c5e:	4b0b      	ldr	r3, [pc, #44]	; (8001c8c <HAL_RCC_OscConfig+0x240>)
 8001c60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d0f0      	beq.n	8001c4c <HAL_RCC_OscConfig+0x200>
 8001c6a:	e01b      	b.n	8001ca4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c6c:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <HAL_RCC_OscConfig+0x248>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c72:	f7ff fc51 	bl	8001518 <HAL_GetTick>
 8001c76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c78:	e00e      	b.n	8001c98 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c7a:	f7ff fc4d 	bl	8001518 <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d907      	bls.n	8001c98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e150      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	42470000 	.word	0x42470000
 8001c94:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c98:	4b88      	ldr	r3, [pc, #544]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001c9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c9c:	f003 0302 	and.w	r3, r3, #2
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d1ea      	bne.n	8001c7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0304 	and.w	r3, r3, #4
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	f000 8097 	beq.w	8001de0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cb6:	4b81      	ldr	r3, [pc, #516]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d10f      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60bb      	str	r3, [r7, #8]
 8001cc6:	4b7d      	ldr	r3, [pc, #500]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cca:	4a7c      	ldr	r2, [pc, #496]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001ccc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cd0:	6413      	str	r3, [r2, #64]	; 0x40
 8001cd2:	4b7a      	ldr	r3, [pc, #488]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cda:	60bb      	str	r3, [r7, #8]
 8001cdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ce2:	4b77      	ldr	r3, [pc, #476]	; (8001ec0 <HAL_RCC_OscConfig+0x474>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d118      	bne.n	8001d20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cee:	4b74      	ldr	r3, [pc, #464]	; (8001ec0 <HAL_RCC_OscConfig+0x474>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a73      	ldr	r2, [pc, #460]	; (8001ec0 <HAL_RCC_OscConfig+0x474>)
 8001cf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cf8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cfa:	f7ff fc0d 	bl	8001518 <HAL_GetTick>
 8001cfe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d00:	e008      	b.n	8001d14 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d02:	f7ff fc09 	bl	8001518 <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d901      	bls.n	8001d14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e10c      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d14:	4b6a      	ldr	r3, [pc, #424]	; (8001ec0 <HAL_RCC_OscConfig+0x474>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d0f0      	beq.n	8001d02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d106      	bne.n	8001d36 <HAL_RCC_OscConfig+0x2ea>
 8001d28:	4b64      	ldr	r3, [pc, #400]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001d2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d2c:	4a63      	ldr	r2, [pc, #396]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001d2e:	f043 0301 	orr.w	r3, r3, #1
 8001d32:	6713      	str	r3, [r2, #112]	; 0x70
 8001d34:	e01c      	b.n	8001d70 <HAL_RCC_OscConfig+0x324>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	2b05      	cmp	r3, #5
 8001d3c:	d10c      	bne.n	8001d58 <HAL_RCC_OscConfig+0x30c>
 8001d3e:	4b5f      	ldr	r3, [pc, #380]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d42:	4a5e      	ldr	r2, [pc, #376]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001d44:	f043 0304 	orr.w	r3, r3, #4
 8001d48:	6713      	str	r3, [r2, #112]	; 0x70
 8001d4a:	4b5c      	ldr	r3, [pc, #368]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001d4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d4e:	4a5b      	ldr	r2, [pc, #364]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	6713      	str	r3, [r2, #112]	; 0x70
 8001d56:	e00b      	b.n	8001d70 <HAL_RCC_OscConfig+0x324>
 8001d58:	4b58      	ldr	r3, [pc, #352]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001d5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d5c:	4a57      	ldr	r2, [pc, #348]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001d5e:	f023 0301 	bic.w	r3, r3, #1
 8001d62:	6713      	str	r3, [r2, #112]	; 0x70
 8001d64:	4b55      	ldr	r3, [pc, #340]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001d66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d68:	4a54      	ldr	r2, [pc, #336]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001d6a:	f023 0304 	bic.w	r3, r3, #4
 8001d6e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d015      	beq.n	8001da4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d78:	f7ff fbce 	bl	8001518 <HAL_GetTick>
 8001d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d7e:	e00a      	b.n	8001d96 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d80:	f7ff fbca 	bl	8001518 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e0cb      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d96:	4b49      	ldr	r3, [pc, #292]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d9a:	f003 0302 	and.w	r3, r3, #2
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d0ee      	beq.n	8001d80 <HAL_RCC_OscConfig+0x334>
 8001da2:	e014      	b.n	8001dce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001da4:	f7ff fbb8 	bl	8001518 <HAL_GetTick>
 8001da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001daa:	e00a      	b.n	8001dc2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dac:	f7ff fbb4 	bl	8001518 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d901      	bls.n	8001dc2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e0b5      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dc2:	4b3e      	ldr	r3, [pc, #248]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dc6:	f003 0302 	and.w	r3, r3, #2
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d1ee      	bne.n	8001dac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001dce:	7dfb      	ldrb	r3, [r7, #23]
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d105      	bne.n	8001de0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dd4:	4b39      	ldr	r3, [pc, #228]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd8:	4a38      	ldr	r2, [pc, #224]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001dda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001dde:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	699b      	ldr	r3, [r3, #24]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	f000 80a1 	beq.w	8001f2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001dea:	4b34      	ldr	r3, [pc, #208]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f003 030c 	and.w	r3, r3, #12
 8001df2:	2b08      	cmp	r3, #8
 8001df4:	d05c      	beq.n	8001eb0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	699b      	ldr	r3, [r3, #24]
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d141      	bne.n	8001e82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dfe:	4b31      	ldr	r3, [pc, #196]	; (8001ec4 <HAL_RCC_OscConfig+0x478>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e04:	f7ff fb88 	bl	8001518 <HAL_GetTick>
 8001e08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e0a:	e008      	b.n	8001e1e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e0c:	f7ff fb84 	bl	8001518 <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d901      	bls.n	8001e1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e087      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e1e:	4b27      	ldr	r3, [pc, #156]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1f0      	bne.n	8001e0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	69da      	ldr	r2, [r3, #28]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6a1b      	ldr	r3, [r3, #32]
 8001e32:	431a      	orrs	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e38:	019b      	lsls	r3, r3, #6
 8001e3a:	431a      	orrs	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e40:	085b      	lsrs	r3, r3, #1
 8001e42:	3b01      	subs	r3, #1
 8001e44:	041b      	lsls	r3, r3, #16
 8001e46:	431a      	orrs	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e4c:	061b      	lsls	r3, r3, #24
 8001e4e:	491b      	ldr	r1, [pc, #108]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001e50:	4313      	orrs	r3, r2
 8001e52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e54:	4b1b      	ldr	r3, [pc, #108]	; (8001ec4 <HAL_RCC_OscConfig+0x478>)
 8001e56:	2201      	movs	r2, #1
 8001e58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e5a:	f7ff fb5d 	bl	8001518 <HAL_GetTick>
 8001e5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e60:	e008      	b.n	8001e74 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e62:	f7ff fb59 	bl	8001518 <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	d901      	bls.n	8001e74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001e70:	2303      	movs	r3, #3
 8001e72:	e05c      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e74:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d0f0      	beq.n	8001e62 <HAL_RCC_OscConfig+0x416>
 8001e80:	e054      	b.n	8001f2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e82:	4b10      	ldr	r3, [pc, #64]	; (8001ec4 <HAL_RCC_OscConfig+0x478>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e88:	f7ff fb46 	bl	8001518 <HAL_GetTick>
 8001e8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e8e:	e008      	b.n	8001ea2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e90:	f7ff fb42 	bl	8001518 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e045      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ea2:	4b06      	ldr	r3, [pc, #24]	; (8001ebc <HAL_RCC_OscConfig+0x470>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d1f0      	bne.n	8001e90 <HAL_RCC_OscConfig+0x444>
 8001eae:	e03d      	b.n	8001f2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d107      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e038      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	40007000 	.word	0x40007000
 8001ec4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ec8:	4b1b      	ldr	r3, [pc, #108]	; (8001f38 <HAL_RCC_OscConfig+0x4ec>)
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d028      	beq.n	8001f28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d121      	bne.n	8001f28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d11a      	bne.n	8001f28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001ef8:	4013      	ands	r3, r2
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001efe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d111      	bne.n	8001f28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f0e:	085b      	lsrs	r3, r3, #1
 8001f10:	3b01      	subs	r3, #1
 8001f12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d107      	bne.n	8001f28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d001      	beq.n	8001f2c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e000      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3718      	adds	r7, #24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	40023800 	.word	0x40023800

08001f3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d101      	bne.n	8001f50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e0cc      	b.n	80020ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f50:	4b68      	ldr	r3, [pc, #416]	; (80020f4 <HAL_RCC_ClockConfig+0x1b8>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0307 	and.w	r3, r3, #7
 8001f58:	683a      	ldr	r2, [r7, #0]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d90c      	bls.n	8001f78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f5e:	4b65      	ldr	r3, [pc, #404]	; (80020f4 <HAL_RCC_ClockConfig+0x1b8>)
 8001f60:	683a      	ldr	r2, [r7, #0]
 8001f62:	b2d2      	uxtb	r2, r2
 8001f64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f66:	4b63      	ldr	r3, [pc, #396]	; (80020f4 <HAL_RCC_ClockConfig+0x1b8>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	683a      	ldr	r2, [r7, #0]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d001      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e0b8      	b.n	80020ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0302 	and.w	r3, r3, #2
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d020      	beq.n	8001fc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0304 	and.w	r3, r3, #4
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d005      	beq.n	8001f9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f90:	4b59      	ldr	r3, [pc, #356]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	4a58      	ldr	r2, [pc, #352]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001f96:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001f9a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0308 	and.w	r3, r3, #8
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d005      	beq.n	8001fb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fa8:	4b53      	ldr	r3, [pc, #332]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	4a52      	ldr	r2, [pc, #328]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001fae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001fb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fb4:	4b50      	ldr	r3, [pc, #320]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	494d      	ldr	r1, [pc, #308]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d044      	beq.n	800205c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d107      	bne.n	8001fea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fda:	4b47      	ldr	r3, [pc, #284]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d119      	bne.n	800201a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e07f      	b.n	80020ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d003      	beq.n	8001ffa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ff6:	2b03      	cmp	r3, #3
 8001ff8:	d107      	bne.n	800200a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ffa:	4b3f      	ldr	r3, [pc, #252]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d109      	bne.n	800201a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e06f      	b.n	80020ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800200a:	4b3b      	ldr	r3, [pc, #236]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	2b00      	cmp	r3, #0
 8002014:	d101      	bne.n	800201a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e067      	b.n	80020ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800201a:	4b37      	ldr	r3, [pc, #220]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f023 0203 	bic.w	r2, r3, #3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	4934      	ldr	r1, [pc, #208]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002028:	4313      	orrs	r3, r2
 800202a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800202c:	f7ff fa74 	bl	8001518 <HAL_GetTick>
 8002030:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002032:	e00a      	b.n	800204a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002034:	f7ff fa70 	bl	8001518 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002042:	4293      	cmp	r3, r2
 8002044:	d901      	bls.n	800204a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e04f      	b.n	80020ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800204a:	4b2b      	ldr	r3, [pc, #172]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f003 020c 	and.w	r2, r3, #12
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	429a      	cmp	r2, r3
 800205a:	d1eb      	bne.n	8002034 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800205c:	4b25      	ldr	r3, [pc, #148]	; (80020f4 <HAL_RCC_ClockConfig+0x1b8>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0307 	and.w	r3, r3, #7
 8002064:	683a      	ldr	r2, [r7, #0]
 8002066:	429a      	cmp	r2, r3
 8002068:	d20c      	bcs.n	8002084 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800206a:	4b22      	ldr	r3, [pc, #136]	; (80020f4 <HAL_RCC_ClockConfig+0x1b8>)
 800206c:	683a      	ldr	r2, [r7, #0]
 800206e:	b2d2      	uxtb	r2, r2
 8002070:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002072:	4b20      	ldr	r3, [pc, #128]	; (80020f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0307 	and.w	r3, r3, #7
 800207a:	683a      	ldr	r2, [r7, #0]
 800207c:	429a      	cmp	r2, r3
 800207e:	d001      	beq.n	8002084 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e032      	b.n	80020ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	2b00      	cmp	r3, #0
 800208e:	d008      	beq.n	80020a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002090:	4b19      	ldr	r3, [pc, #100]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	4916      	ldr	r1, [pc, #88]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 800209e:	4313      	orrs	r3, r2
 80020a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0308 	and.w	r3, r3, #8
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d009      	beq.n	80020c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020ae:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	00db      	lsls	r3, r3, #3
 80020bc:	490e      	ldr	r1, [pc, #56]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80020c2:	f000 f821 	bl	8002108 <HAL_RCC_GetSysClockFreq>
 80020c6:	4602      	mov	r2, r0
 80020c8:	4b0b      	ldr	r3, [pc, #44]	; (80020f8 <HAL_RCC_ClockConfig+0x1bc>)
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	091b      	lsrs	r3, r3, #4
 80020ce:	f003 030f 	and.w	r3, r3, #15
 80020d2:	490a      	ldr	r1, [pc, #40]	; (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 80020d4:	5ccb      	ldrb	r3, [r1, r3]
 80020d6:	fa22 f303 	lsr.w	r3, r2, r3
 80020da:	4a09      	ldr	r2, [pc, #36]	; (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 80020dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80020de:	4b09      	ldr	r3, [pc, #36]	; (8002104 <HAL_RCC_ClockConfig+0x1c8>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff f9d4 	bl	8001490 <HAL_InitTick>

  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3710      	adds	r7, #16
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40023c00 	.word	0x40023c00
 80020f8:	40023800 	.word	0x40023800
 80020fc:	08003fd8 	.word	0x08003fd8
 8002100:	20000008 	.word	0x20000008
 8002104:	2000000c 	.word	0x2000000c

08002108 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002108:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800210c:	b090      	sub	sp, #64	; 0x40
 800210e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002110:	2300      	movs	r3, #0
 8002112:	637b      	str	r3, [r7, #52]	; 0x34
 8002114:	2300      	movs	r3, #0
 8002116:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002118:	2300      	movs	r3, #0
 800211a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800211c:	2300      	movs	r3, #0
 800211e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002120:	4b59      	ldr	r3, [pc, #356]	; (8002288 <HAL_RCC_GetSysClockFreq+0x180>)
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f003 030c 	and.w	r3, r3, #12
 8002128:	2b08      	cmp	r3, #8
 800212a:	d00d      	beq.n	8002148 <HAL_RCC_GetSysClockFreq+0x40>
 800212c:	2b08      	cmp	r3, #8
 800212e:	f200 80a1 	bhi.w	8002274 <HAL_RCC_GetSysClockFreq+0x16c>
 8002132:	2b00      	cmp	r3, #0
 8002134:	d002      	beq.n	800213c <HAL_RCC_GetSysClockFreq+0x34>
 8002136:	2b04      	cmp	r3, #4
 8002138:	d003      	beq.n	8002142 <HAL_RCC_GetSysClockFreq+0x3a>
 800213a:	e09b      	b.n	8002274 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800213c:	4b53      	ldr	r3, [pc, #332]	; (800228c <HAL_RCC_GetSysClockFreq+0x184>)
 800213e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002140:	e09b      	b.n	800227a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002142:	4b53      	ldr	r3, [pc, #332]	; (8002290 <HAL_RCC_GetSysClockFreq+0x188>)
 8002144:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002146:	e098      	b.n	800227a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002148:	4b4f      	ldr	r3, [pc, #316]	; (8002288 <HAL_RCC_GetSysClockFreq+0x180>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002150:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002152:	4b4d      	ldr	r3, [pc, #308]	; (8002288 <HAL_RCC_GetSysClockFreq+0x180>)
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d028      	beq.n	80021b0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800215e:	4b4a      	ldr	r3, [pc, #296]	; (8002288 <HAL_RCC_GetSysClockFreq+0x180>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	099b      	lsrs	r3, r3, #6
 8002164:	2200      	movs	r2, #0
 8002166:	623b      	str	r3, [r7, #32]
 8002168:	627a      	str	r2, [r7, #36]	; 0x24
 800216a:	6a3b      	ldr	r3, [r7, #32]
 800216c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002170:	2100      	movs	r1, #0
 8002172:	4b47      	ldr	r3, [pc, #284]	; (8002290 <HAL_RCC_GetSysClockFreq+0x188>)
 8002174:	fb03 f201 	mul.w	r2, r3, r1
 8002178:	2300      	movs	r3, #0
 800217a:	fb00 f303 	mul.w	r3, r0, r3
 800217e:	4413      	add	r3, r2
 8002180:	4a43      	ldr	r2, [pc, #268]	; (8002290 <HAL_RCC_GetSysClockFreq+0x188>)
 8002182:	fba0 1202 	umull	r1, r2, r0, r2
 8002186:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002188:	460a      	mov	r2, r1
 800218a:	62ba      	str	r2, [r7, #40]	; 0x28
 800218c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800218e:	4413      	add	r3, r2
 8002190:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002194:	2200      	movs	r2, #0
 8002196:	61bb      	str	r3, [r7, #24]
 8002198:	61fa      	str	r2, [r7, #28]
 800219a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800219e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80021a2:	f7fe fc97 	bl	8000ad4 <__aeabi_uldivmod>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	4613      	mov	r3, r2
 80021ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021ae:	e053      	b.n	8002258 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021b0:	4b35      	ldr	r3, [pc, #212]	; (8002288 <HAL_RCC_GetSysClockFreq+0x180>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	099b      	lsrs	r3, r3, #6
 80021b6:	2200      	movs	r2, #0
 80021b8:	613b      	str	r3, [r7, #16]
 80021ba:	617a      	str	r2, [r7, #20]
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80021c2:	f04f 0b00 	mov.w	fp, #0
 80021c6:	4652      	mov	r2, sl
 80021c8:	465b      	mov	r3, fp
 80021ca:	f04f 0000 	mov.w	r0, #0
 80021ce:	f04f 0100 	mov.w	r1, #0
 80021d2:	0159      	lsls	r1, r3, #5
 80021d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021d8:	0150      	lsls	r0, r2, #5
 80021da:	4602      	mov	r2, r0
 80021dc:	460b      	mov	r3, r1
 80021de:	ebb2 080a 	subs.w	r8, r2, sl
 80021e2:	eb63 090b 	sbc.w	r9, r3, fp
 80021e6:	f04f 0200 	mov.w	r2, #0
 80021ea:	f04f 0300 	mov.w	r3, #0
 80021ee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80021f2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80021f6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80021fa:	ebb2 0408 	subs.w	r4, r2, r8
 80021fe:	eb63 0509 	sbc.w	r5, r3, r9
 8002202:	f04f 0200 	mov.w	r2, #0
 8002206:	f04f 0300 	mov.w	r3, #0
 800220a:	00eb      	lsls	r3, r5, #3
 800220c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002210:	00e2      	lsls	r2, r4, #3
 8002212:	4614      	mov	r4, r2
 8002214:	461d      	mov	r5, r3
 8002216:	eb14 030a 	adds.w	r3, r4, sl
 800221a:	603b      	str	r3, [r7, #0]
 800221c:	eb45 030b 	adc.w	r3, r5, fp
 8002220:	607b      	str	r3, [r7, #4]
 8002222:	f04f 0200 	mov.w	r2, #0
 8002226:	f04f 0300 	mov.w	r3, #0
 800222a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800222e:	4629      	mov	r1, r5
 8002230:	028b      	lsls	r3, r1, #10
 8002232:	4621      	mov	r1, r4
 8002234:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002238:	4621      	mov	r1, r4
 800223a:	028a      	lsls	r2, r1, #10
 800223c:	4610      	mov	r0, r2
 800223e:	4619      	mov	r1, r3
 8002240:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002242:	2200      	movs	r2, #0
 8002244:	60bb      	str	r3, [r7, #8]
 8002246:	60fa      	str	r2, [r7, #12]
 8002248:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800224c:	f7fe fc42 	bl	8000ad4 <__aeabi_uldivmod>
 8002250:	4602      	mov	r2, r0
 8002252:	460b      	mov	r3, r1
 8002254:	4613      	mov	r3, r2
 8002256:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002258:	4b0b      	ldr	r3, [pc, #44]	; (8002288 <HAL_RCC_GetSysClockFreq+0x180>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	0c1b      	lsrs	r3, r3, #16
 800225e:	f003 0303 	and.w	r3, r3, #3
 8002262:	3301      	adds	r3, #1
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002268:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800226a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800226c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002270:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002272:	e002      	b.n	800227a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002274:	4b05      	ldr	r3, [pc, #20]	; (800228c <HAL_RCC_GetSysClockFreq+0x184>)
 8002276:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002278:	bf00      	nop
    }
  }
  return sysclockfreq;
 800227a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800227c:	4618      	mov	r0, r3
 800227e:	3740      	adds	r7, #64	; 0x40
 8002280:	46bd      	mov	sp, r7
 8002282:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002286:	bf00      	nop
 8002288:	40023800 	.word	0x40023800
 800228c:	00f42400 	.word	0x00f42400
 8002290:	017d7840 	.word	0x017d7840

08002294 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d101      	bne.n	80022a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e041      	b.n	800232a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d106      	bne.n	80022c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f7fe ffe8 	bl	8001290 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2202      	movs	r2, #2
 80022c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	3304      	adds	r3, #4
 80022d0:	4619      	mov	r1, r3
 80022d2:	4610      	mov	r0, r2
 80022d4:	f000 fac0 	bl	8002858 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3708      	adds	r7, #8
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002332:	b580      	push	{r7, lr}
 8002334:	b082      	sub	sp, #8
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d101      	bne.n	8002344 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e041      	b.n	80023c8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800234a:	b2db      	uxtb	r3, r3
 800234c:	2b00      	cmp	r3, #0
 800234e:	d106      	bne.n	800235e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2200      	movs	r2, #0
 8002354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f000 f839 	bl	80023d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2202      	movs	r2, #2
 8002362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	3304      	adds	r3, #4
 800236e:	4619      	mov	r1, r3
 8002370:	4610      	mov	r0, r2
 8002372:	f000 fa71 	bl	8002858 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2201      	movs	r2, #1
 800237a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2201      	movs	r2, #1
 8002382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2201      	movs	r2, #1
 800238a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2201      	movs	r2, #1
 8002392:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2201      	movs	r2, #1
 800239a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2201      	movs	r2, #1
 80023a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2201      	movs	r2, #1
 80023aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2201      	movs	r2, #1
 80023b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2201      	movs	r2, #1
 80023ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2201      	movs	r2, #1
 80023c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023c6:	2300      	movs	r3, #0
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	3708      	adds	r7, #8
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d109      	bne.n	8002408 <HAL_TIM_PWM_Start+0x24>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	bf14      	ite	ne
 8002400:	2301      	movne	r3, #1
 8002402:	2300      	moveq	r3, #0
 8002404:	b2db      	uxtb	r3, r3
 8002406:	e022      	b.n	800244e <HAL_TIM_PWM_Start+0x6a>
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	2b04      	cmp	r3, #4
 800240c:	d109      	bne.n	8002422 <HAL_TIM_PWM_Start+0x3e>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002414:	b2db      	uxtb	r3, r3
 8002416:	2b01      	cmp	r3, #1
 8002418:	bf14      	ite	ne
 800241a:	2301      	movne	r3, #1
 800241c:	2300      	moveq	r3, #0
 800241e:	b2db      	uxtb	r3, r3
 8002420:	e015      	b.n	800244e <HAL_TIM_PWM_Start+0x6a>
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	2b08      	cmp	r3, #8
 8002426:	d109      	bne.n	800243c <HAL_TIM_PWM_Start+0x58>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800242e:	b2db      	uxtb	r3, r3
 8002430:	2b01      	cmp	r3, #1
 8002432:	bf14      	ite	ne
 8002434:	2301      	movne	r3, #1
 8002436:	2300      	moveq	r3, #0
 8002438:	b2db      	uxtb	r3, r3
 800243a:	e008      	b.n	800244e <HAL_TIM_PWM_Start+0x6a>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002442:	b2db      	uxtb	r3, r3
 8002444:	2b01      	cmp	r3, #1
 8002446:	bf14      	ite	ne
 8002448:	2301      	movne	r3, #1
 800244a:	2300      	moveq	r3, #0
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e068      	b.n	8002528 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d104      	bne.n	8002466 <HAL_TIM_PWM_Start+0x82>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2202      	movs	r2, #2
 8002460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002464:	e013      	b.n	800248e <HAL_TIM_PWM_Start+0xaa>
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	2b04      	cmp	r3, #4
 800246a:	d104      	bne.n	8002476 <HAL_TIM_PWM_Start+0x92>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2202      	movs	r2, #2
 8002470:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002474:	e00b      	b.n	800248e <HAL_TIM_PWM_Start+0xaa>
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	2b08      	cmp	r3, #8
 800247a:	d104      	bne.n	8002486 <HAL_TIM_PWM_Start+0xa2>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2202      	movs	r2, #2
 8002480:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002484:	e003      	b.n	800248e <HAL_TIM_PWM_Start+0xaa>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2202      	movs	r2, #2
 800248a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	2201      	movs	r2, #1
 8002494:	6839      	ldr	r1, [r7, #0]
 8002496:	4618      	mov	r0, r3
 8002498:	f000 fc84 	bl	8002da4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a23      	ldr	r2, [pc, #140]	; (8002530 <HAL_TIM_PWM_Start+0x14c>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d107      	bne.n	80024b6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80024b4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a1d      	ldr	r2, [pc, #116]	; (8002530 <HAL_TIM_PWM_Start+0x14c>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d018      	beq.n	80024f2 <HAL_TIM_PWM_Start+0x10e>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024c8:	d013      	beq.n	80024f2 <HAL_TIM_PWM_Start+0x10e>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a19      	ldr	r2, [pc, #100]	; (8002534 <HAL_TIM_PWM_Start+0x150>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d00e      	beq.n	80024f2 <HAL_TIM_PWM_Start+0x10e>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a17      	ldr	r2, [pc, #92]	; (8002538 <HAL_TIM_PWM_Start+0x154>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d009      	beq.n	80024f2 <HAL_TIM_PWM_Start+0x10e>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a16      	ldr	r2, [pc, #88]	; (800253c <HAL_TIM_PWM_Start+0x158>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d004      	beq.n	80024f2 <HAL_TIM_PWM_Start+0x10e>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a14      	ldr	r2, [pc, #80]	; (8002540 <HAL_TIM_PWM_Start+0x15c>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d111      	bne.n	8002516 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 0307 	and.w	r3, r3, #7
 80024fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2b06      	cmp	r3, #6
 8002502:	d010      	beq.n	8002526 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f042 0201 	orr.w	r2, r2, #1
 8002512:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002514:	e007      	b.n	8002526 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f042 0201 	orr.w	r2, r2, #1
 8002524:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3710      	adds	r7, #16
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40010000 	.word	0x40010000
 8002534:	40000400 	.word	0x40000400
 8002538:	40000800 	.word	0x40000800
 800253c:	40000c00 	.word	0x40000c00
 8002540:	40014000 	.word	0x40014000

08002544 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002550:	2300      	movs	r3, #0
 8002552:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800255a:	2b01      	cmp	r3, #1
 800255c:	d101      	bne.n	8002562 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800255e:	2302      	movs	r3, #2
 8002560:	e0ae      	b.n	80026c0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2201      	movs	r2, #1
 8002566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2b0c      	cmp	r3, #12
 800256e:	f200 809f 	bhi.w	80026b0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002572:	a201      	add	r2, pc, #4	; (adr r2, 8002578 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002578:	080025ad 	.word	0x080025ad
 800257c:	080026b1 	.word	0x080026b1
 8002580:	080026b1 	.word	0x080026b1
 8002584:	080026b1 	.word	0x080026b1
 8002588:	080025ed 	.word	0x080025ed
 800258c:	080026b1 	.word	0x080026b1
 8002590:	080026b1 	.word	0x080026b1
 8002594:	080026b1 	.word	0x080026b1
 8002598:	0800262f 	.word	0x0800262f
 800259c:	080026b1 	.word	0x080026b1
 80025a0:	080026b1 	.word	0x080026b1
 80025a4:	080026b1 	.word	0x080026b1
 80025a8:	0800266f 	.word	0x0800266f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68b9      	ldr	r1, [r7, #8]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f000 f9d0 	bl	8002958 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	699a      	ldr	r2, [r3, #24]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f042 0208 	orr.w	r2, r2, #8
 80025c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	699a      	ldr	r2, [r3, #24]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f022 0204 	bic.w	r2, r2, #4
 80025d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6999      	ldr	r1, [r3, #24]
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	691a      	ldr	r2, [r3, #16]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	430a      	orrs	r2, r1
 80025e8:	619a      	str	r2, [r3, #24]
      break;
 80025ea:	e064      	b.n	80026b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	68b9      	ldr	r1, [r7, #8]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f000 fa16 	bl	8002a24 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	699a      	ldr	r2, [r3, #24]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002606:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	699a      	ldr	r2, [r3, #24]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002616:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	6999      	ldr	r1, [r3, #24]
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	021a      	lsls	r2, r3, #8
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	430a      	orrs	r2, r1
 800262a:	619a      	str	r2, [r3, #24]
      break;
 800262c:	e043      	b.n	80026b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	68b9      	ldr	r1, [r7, #8]
 8002634:	4618      	mov	r0, r3
 8002636:	f000 fa61 	bl	8002afc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	69da      	ldr	r2, [r3, #28]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f042 0208 	orr.w	r2, r2, #8
 8002648:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	69da      	ldr	r2, [r3, #28]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f022 0204 	bic.w	r2, r2, #4
 8002658:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	69d9      	ldr	r1, [r3, #28]
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	691a      	ldr	r2, [r3, #16]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	430a      	orrs	r2, r1
 800266a:	61da      	str	r2, [r3, #28]
      break;
 800266c:	e023      	b.n	80026b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	68b9      	ldr	r1, [r7, #8]
 8002674:	4618      	mov	r0, r3
 8002676:	f000 faab 	bl	8002bd0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	69da      	ldr	r2, [r3, #28]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002688:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	69da      	ldr	r2, [r3, #28]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002698:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	69d9      	ldr	r1, [r3, #28]
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	021a      	lsls	r2, r3, #8
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	430a      	orrs	r2, r1
 80026ac:	61da      	str	r2, [r3, #28]
      break;
 80026ae:	e002      	b.n	80026b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	75fb      	strb	r3, [r7, #23]
      break;
 80026b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80026be:	7dfb      	ldrb	r3, [r7, #23]
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3718      	adds	r7, #24
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026d2:	2300      	movs	r3, #0
 80026d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d101      	bne.n	80026e4 <HAL_TIM_ConfigClockSource+0x1c>
 80026e0:	2302      	movs	r3, #2
 80026e2:	e0b4      	b.n	800284e <HAL_TIM_ConfigClockSource+0x186>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2202      	movs	r2, #2
 80026f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002702:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800270a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	68ba      	ldr	r2, [r7, #8]
 8002712:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800271c:	d03e      	beq.n	800279c <HAL_TIM_ConfigClockSource+0xd4>
 800271e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002722:	f200 8087 	bhi.w	8002834 <HAL_TIM_ConfigClockSource+0x16c>
 8002726:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800272a:	f000 8086 	beq.w	800283a <HAL_TIM_ConfigClockSource+0x172>
 800272e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002732:	d87f      	bhi.n	8002834 <HAL_TIM_ConfigClockSource+0x16c>
 8002734:	2b70      	cmp	r3, #112	; 0x70
 8002736:	d01a      	beq.n	800276e <HAL_TIM_ConfigClockSource+0xa6>
 8002738:	2b70      	cmp	r3, #112	; 0x70
 800273a:	d87b      	bhi.n	8002834 <HAL_TIM_ConfigClockSource+0x16c>
 800273c:	2b60      	cmp	r3, #96	; 0x60
 800273e:	d050      	beq.n	80027e2 <HAL_TIM_ConfigClockSource+0x11a>
 8002740:	2b60      	cmp	r3, #96	; 0x60
 8002742:	d877      	bhi.n	8002834 <HAL_TIM_ConfigClockSource+0x16c>
 8002744:	2b50      	cmp	r3, #80	; 0x50
 8002746:	d03c      	beq.n	80027c2 <HAL_TIM_ConfigClockSource+0xfa>
 8002748:	2b50      	cmp	r3, #80	; 0x50
 800274a:	d873      	bhi.n	8002834 <HAL_TIM_ConfigClockSource+0x16c>
 800274c:	2b40      	cmp	r3, #64	; 0x40
 800274e:	d058      	beq.n	8002802 <HAL_TIM_ConfigClockSource+0x13a>
 8002750:	2b40      	cmp	r3, #64	; 0x40
 8002752:	d86f      	bhi.n	8002834 <HAL_TIM_ConfigClockSource+0x16c>
 8002754:	2b30      	cmp	r3, #48	; 0x30
 8002756:	d064      	beq.n	8002822 <HAL_TIM_ConfigClockSource+0x15a>
 8002758:	2b30      	cmp	r3, #48	; 0x30
 800275a:	d86b      	bhi.n	8002834 <HAL_TIM_ConfigClockSource+0x16c>
 800275c:	2b20      	cmp	r3, #32
 800275e:	d060      	beq.n	8002822 <HAL_TIM_ConfigClockSource+0x15a>
 8002760:	2b20      	cmp	r3, #32
 8002762:	d867      	bhi.n	8002834 <HAL_TIM_ConfigClockSource+0x16c>
 8002764:	2b00      	cmp	r3, #0
 8002766:	d05c      	beq.n	8002822 <HAL_TIM_ConfigClockSource+0x15a>
 8002768:	2b10      	cmp	r3, #16
 800276a:	d05a      	beq.n	8002822 <HAL_TIM_ConfigClockSource+0x15a>
 800276c:	e062      	b.n	8002834 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6818      	ldr	r0, [r3, #0]
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	6899      	ldr	r1, [r3, #8]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	685a      	ldr	r2, [r3, #4]
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	f000 faf1 	bl	8002d64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002790:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68ba      	ldr	r2, [r7, #8]
 8002798:	609a      	str	r2, [r3, #8]
      break;
 800279a:	e04f      	b.n	800283c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6818      	ldr	r0, [r3, #0]
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	6899      	ldr	r1, [r3, #8]
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685a      	ldr	r2, [r3, #4]
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	f000 fada 	bl	8002d64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	689a      	ldr	r2, [r3, #8]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80027be:	609a      	str	r2, [r3, #8]
      break;
 80027c0:	e03c      	b.n	800283c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6818      	ldr	r0, [r3, #0]
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	6859      	ldr	r1, [r3, #4]
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	461a      	mov	r2, r3
 80027d0:	f000 fa4e 	bl	8002c70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2150      	movs	r1, #80	; 0x50
 80027da:	4618      	mov	r0, r3
 80027dc:	f000 faa7 	bl	8002d2e <TIM_ITRx_SetConfig>
      break;
 80027e0:	e02c      	b.n	800283c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6818      	ldr	r0, [r3, #0]
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	6859      	ldr	r1, [r3, #4]
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	461a      	mov	r2, r3
 80027f0:	f000 fa6d 	bl	8002cce <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2160      	movs	r1, #96	; 0x60
 80027fa:	4618      	mov	r0, r3
 80027fc:	f000 fa97 	bl	8002d2e <TIM_ITRx_SetConfig>
      break;
 8002800:	e01c      	b.n	800283c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6818      	ldr	r0, [r3, #0]
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	6859      	ldr	r1, [r3, #4]
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	461a      	mov	r2, r3
 8002810:	f000 fa2e 	bl	8002c70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	2140      	movs	r1, #64	; 0x40
 800281a:	4618      	mov	r0, r3
 800281c:	f000 fa87 	bl	8002d2e <TIM_ITRx_SetConfig>
      break;
 8002820:	e00c      	b.n	800283c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4619      	mov	r1, r3
 800282c:	4610      	mov	r0, r2
 800282e:	f000 fa7e 	bl	8002d2e <TIM_ITRx_SetConfig>
      break;
 8002832:	e003      	b.n	800283c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	73fb      	strb	r3, [r7, #15]
      break;
 8002838:	e000      	b.n	800283c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800283a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800284c:	7bfb      	ldrb	r3, [r7, #15]
}
 800284e:	4618      	mov	r0, r3
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
	...

08002858 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002858:	b480      	push	{r7}
 800285a:	b085      	sub	sp, #20
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	4a34      	ldr	r2, [pc, #208]	; (800293c <TIM_Base_SetConfig+0xe4>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d00f      	beq.n	8002890 <TIM_Base_SetConfig+0x38>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002876:	d00b      	beq.n	8002890 <TIM_Base_SetConfig+0x38>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4a31      	ldr	r2, [pc, #196]	; (8002940 <TIM_Base_SetConfig+0xe8>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d007      	beq.n	8002890 <TIM_Base_SetConfig+0x38>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	4a30      	ldr	r2, [pc, #192]	; (8002944 <TIM_Base_SetConfig+0xec>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d003      	beq.n	8002890 <TIM_Base_SetConfig+0x38>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a2f      	ldr	r2, [pc, #188]	; (8002948 <TIM_Base_SetConfig+0xf0>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d108      	bne.n	80028a2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002896:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	68fa      	ldr	r2, [r7, #12]
 800289e:	4313      	orrs	r3, r2
 80028a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a25      	ldr	r2, [pc, #148]	; (800293c <TIM_Base_SetConfig+0xe4>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d01b      	beq.n	80028e2 <TIM_Base_SetConfig+0x8a>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028b0:	d017      	beq.n	80028e2 <TIM_Base_SetConfig+0x8a>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a22      	ldr	r2, [pc, #136]	; (8002940 <TIM_Base_SetConfig+0xe8>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d013      	beq.n	80028e2 <TIM_Base_SetConfig+0x8a>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a21      	ldr	r2, [pc, #132]	; (8002944 <TIM_Base_SetConfig+0xec>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d00f      	beq.n	80028e2 <TIM_Base_SetConfig+0x8a>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a20      	ldr	r2, [pc, #128]	; (8002948 <TIM_Base_SetConfig+0xf0>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d00b      	beq.n	80028e2 <TIM_Base_SetConfig+0x8a>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a1f      	ldr	r2, [pc, #124]	; (800294c <TIM_Base_SetConfig+0xf4>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d007      	beq.n	80028e2 <TIM_Base_SetConfig+0x8a>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a1e      	ldr	r2, [pc, #120]	; (8002950 <TIM_Base_SetConfig+0xf8>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d003      	beq.n	80028e2 <TIM_Base_SetConfig+0x8a>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a1d      	ldr	r2, [pc, #116]	; (8002954 <TIM_Base_SetConfig+0xfc>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d108      	bne.n	80028f4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	68fa      	ldr	r2, [r7, #12]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	4313      	orrs	r3, r2
 8002900:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	68fa      	ldr	r2, [r7, #12]
 8002906:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4a08      	ldr	r2, [pc, #32]	; (800293c <TIM_Base_SetConfig+0xe4>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d103      	bne.n	8002928 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	691a      	ldr	r2, [r3, #16]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2201      	movs	r2, #1
 800292c:	615a      	str	r2, [r3, #20]
}
 800292e:	bf00      	nop
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	40010000 	.word	0x40010000
 8002940:	40000400 	.word	0x40000400
 8002944:	40000800 	.word	0x40000800
 8002948:	40000c00 	.word	0x40000c00
 800294c:	40014000 	.word	0x40014000
 8002950:	40014400 	.word	0x40014400
 8002954:	40014800 	.word	0x40014800

08002958 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002958:	b480      	push	{r7}
 800295a:	b087      	sub	sp, #28
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a1b      	ldr	r3, [r3, #32]
 8002966:	f023 0201 	bic.w	r2, r3, #1
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a1b      	ldr	r3, [r3, #32]
 8002972:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002986:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f023 0303 	bic.w	r3, r3, #3
 800298e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	68fa      	ldr	r2, [r7, #12]
 8002996:	4313      	orrs	r3, r2
 8002998:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	f023 0302 	bic.w	r3, r3, #2
 80029a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	697a      	ldr	r2, [r7, #20]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4a1c      	ldr	r2, [pc, #112]	; (8002a20 <TIM_OC1_SetConfig+0xc8>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d10c      	bne.n	80029ce <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	f023 0308 	bic.w	r3, r3, #8
 80029ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	697a      	ldr	r2, [r7, #20]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	f023 0304 	bic.w	r3, r3, #4
 80029cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a13      	ldr	r2, [pc, #76]	; (8002a20 <TIM_OC1_SetConfig+0xc8>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d111      	bne.n	80029fa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80029e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	695b      	ldr	r3, [r3, #20]
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685a      	ldr	r2, [r3, #4]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	621a      	str	r2, [r3, #32]
}
 8002a14:	bf00      	nop
 8002a16:	371c      	adds	r7, #28
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr
 8002a20:	40010000 	.word	0x40010000

08002a24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b087      	sub	sp, #28
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6a1b      	ldr	r3, [r3, #32]
 8002a32:	f023 0210 	bic.w	r2, r3, #16
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a1b      	ldr	r3, [r3, #32]
 8002a3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	699b      	ldr	r3, [r3, #24]
 8002a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	021b      	lsls	r3, r3, #8
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	f023 0320 	bic.w	r3, r3, #32
 8002a6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	011b      	lsls	r3, r3, #4
 8002a76:	697a      	ldr	r2, [r7, #20]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	4a1e      	ldr	r2, [pc, #120]	; (8002af8 <TIM_OC2_SetConfig+0xd4>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d10d      	bne.n	8002aa0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	011b      	lsls	r3, r3, #4
 8002a92:	697a      	ldr	r2, [r7, #20]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a9e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a15      	ldr	r2, [pc, #84]	; (8002af8 <TIM_OC2_SetConfig+0xd4>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d113      	bne.n	8002ad0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002aae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ab6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	695b      	ldr	r3, [r3, #20]
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	693a      	ldr	r2, [r7, #16]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	68fa      	ldr	r2, [r7, #12]
 8002ada:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	685a      	ldr	r2, [r3, #4]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	621a      	str	r2, [r3, #32]
}
 8002aea:	bf00      	nop
 8002aec:	371c      	adds	r7, #28
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	40010000 	.word	0x40010000

08002afc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b087      	sub	sp, #28
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6a1b      	ldr	r3, [r3, #32]
 8002b0a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a1b      	ldr	r3, [r3, #32]
 8002b16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	69db      	ldr	r3, [r3, #28]
 8002b22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f023 0303 	bic.w	r3, r3, #3
 8002b32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	68fa      	ldr	r2, [r7, #12]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002b44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	021b      	lsls	r3, r3, #8
 8002b4c:	697a      	ldr	r2, [r7, #20]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a1d      	ldr	r2, [pc, #116]	; (8002bcc <TIM_OC3_SetConfig+0xd0>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d10d      	bne.n	8002b76 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002b60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	021b      	lsls	r3, r3, #8
 8002b68:	697a      	ldr	r2, [r7, #20]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a14      	ldr	r2, [pc, #80]	; (8002bcc <TIM_OC3_SetConfig+0xd0>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d113      	bne.n	8002ba6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002b8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	011b      	lsls	r3, r3, #4
 8002b94:	693a      	ldr	r2, [r7, #16]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	011b      	lsls	r3, r3, #4
 8002ba0:	693a      	ldr	r2, [r7, #16]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	693a      	ldr	r2, [r7, #16]
 8002baa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	68fa      	ldr	r2, [r7, #12]
 8002bb0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	685a      	ldr	r2, [r3, #4]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	621a      	str	r2, [r3, #32]
}
 8002bc0:	bf00      	nop
 8002bc2:	371c      	adds	r7, #28
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr
 8002bcc:	40010000 	.word	0x40010000

08002bd0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b087      	sub	sp, #28
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a1b      	ldr	r3, [r3, #32]
 8002bde:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6a1b      	ldr	r3, [r3, #32]
 8002bea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002bfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	021b      	lsls	r3, r3, #8
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002c1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	031b      	lsls	r3, r3, #12
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	4a10      	ldr	r2, [pc, #64]	; (8002c6c <TIM_OC4_SetConfig+0x9c>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d109      	bne.n	8002c44 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	695b      	ldr	r3, [r3, #20]
 8002c3c:	019b      	lsls	r3, r3, #6
 8002c3e:	697a      	ldr	r2, [r7, #20]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	68fa      	ldr	r2, [r7, #12]
 8002c4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685a      	ldr	r2, [r3, #4]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	693a      	ldr	r2, [r7, #16]
 8002c5c:	621a      	str	r2, [r3, #32]
}
 8002c5e:	bf00      	nop
 8002c60:	371c      	adds	r7, #28
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	40010000 	.word	0x40010000

08002c70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b087      	sub	sp, #28
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6a1b      	ldr	r3, [r3, #32]
 8002c80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6a1b      	ldr	r3, [r3, #32]
 8002c86:	f023 0201 	bic.w	r2, r3, #1
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	f023 030a 	bic.w	r3, r3, #10
 8002cac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002cae:	697a      	ldr	r2, [r7, #20]
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	621a      	str	r2, [r3, #32]
}
 8002cc2:	bf00      	nop
 8002cc4:	371c      	adds	r7, #28
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr

08002cce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002cce:	b480      	push	{r7}
 8002cd0:	b087      	sub	sp, #28
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	60f8      	str	r0, [r7, #12]
 8002cd6:	60b9      	str	r1, [r7, #8]
 8002cd8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6a1b      	ldr	r3, [r3, #32]
 8002cde:	f023 0210 	bic.w	r2, r3, #16
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	699b      	ldr	r3, [r3, #24]
 8002cea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002cf8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	031b      	lsls	r3, r3, #12
 8002cfe:	697a      	ldr	r2, [r7, #20]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002d0a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	011b      	lsls	r3, r3, #4
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	697a      	ldr	r2, [r7, #20]
 8002d1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	693a      	ldr	r2, [r7, #16]
 8002d20:	621a      	str	r2, [r3, #32]
}
 8002d22:	bf00      	nop
 8002d24:	371c      	adds	r7, #28
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr

08002d2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	b085      	sub	sp, #20
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
 8002d36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d46:	683a      	ldr	r2, [r7, #0]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	f043 0307 	orr.w	r3, r3, #7
 8002d50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	609a      	str	r2, [r3, #8]
}
 8002d58:	bf00      	nop
 8002d5a:	3714      	adds	r7, #20
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b087      	sub	sp, #28
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
 8002d70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	021a      	lsls	r2, r3, #8
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	431a      	orrs	r2, r3
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	697a      	ldr	r2, [r7, #20]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	697a      	ldr	r2, [r7, #20]
 8002d96:	609a      	str	r2, [r3, #8]
}
 8002d98:	bf00      	nop
 8002d9a:	371c      	adds	r7, #28
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b087      	sub	sp, #28
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	60b9      	str	r1, [r7, #8]
 8002dae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	f003 031f 	and.w	r3, r3, #31
 8002db6:	2201      	movs	r2, #1
 8002db8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6a1a      	ldr	r2, [r3, #32]
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	43db      	mvns	r3, r3
 8002dc6:	401a      	ands	r2, r3
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6a1a      	ldr	r2, [r3, #32]
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	f003 031f 	and.w	r3, r3, #31
 8002dd6:	6879      	ldr	r1, [r7, #4]
 8002dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	621a      	str	r2, [r3, #32]
}
 8002de2:	bf00      	nop
 8002de4:	371c      	adds	r7, #28
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
	...

08002df0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d101      	bne.n	8002e08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e04:	2302      	movs	r3, #2
 8002e06:	e050      	b.n	8002eaa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2202      	movs	r2, #2
 8002e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	68fa      	ldr	r2, [r7, #12]
 8002e40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a1c      	ldr	r2, [pc, #112]	; (8002eb8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d018      	beq.n	8002e7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e54:	d013      	beq.n	8002e7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a18      	ldr	r2, [pc, #96]	; (8002ebc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d00e      	beq.n	8002e7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a16      	ldr	r2, [pc, #88]	; (8002ec0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d009      	beq.n	8002e7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a15      	ldr	r2, [pc, #84]	; (8002ec4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d004      	beq.n	8002e7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a13      	ldr	r2, [pc, #76]	; (8002ec8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d10c      	bne.n	8002e98 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	68ba      	ldr	r2, [r7, #8]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68ba      	ldr	r2, [r7, #8]
 8002e96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3714      	adds	r7, #20
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	40010000 	.word	0x40010000
 8002ebc:	40000400 	.word	0x40000400
 8002ec0:	40000800 	.word	0x40000800
 8002ec4:	40000c00 	.word	0x40000c00
 8002ec8:	40014000 	.word	0x40014000

08002ecc <__libc_init_array>:
 8002ecc:	b570      	push	{r4, r5, r6, lr}
 8002ece:	4d0d      	ldr	r5, [pc, #52]	; (8002f04 <__libc_init_array+0x38>)
 8002ed0:	4c0d      	ldr	r4, [pc, #52]	; (8002f08 <__libc_init_array+0x3c>)
 8002ed2:	1b64      	subs	r4, r4, r5
 8002ed4:	10a4      	asrs	r4, r4, #2
 8002ed6:	2600      	movs	r6, #0
 8002ed8:	42a6      	cmp	r6, r4
 8002eda:	d109      	bne.n	8002ef0 <__libc_init_array+0x24>
 8002edc:	4d0b      	ldr	r5, [pc, #44]	; (8002f0c <__libc_init_array+0x40>)
 8002ede:	4c0c      	ldr	r4, [pc, #48]	; (8002f10 <__libc_init_array+0x44>)
 8002ee0:	f001 f86c 	bl	8003fbc <_init>
 8002ee4:	1b64      	subs	r4, r4, r5
 8002ee6:	10a4      	asrs	r4, r4, #2
 8002ee8:	2600      	movs	r6, #0
 8002eea:	42a6      	cmp	r6, r4
 8002eec:	d105      	bne.n	8002efa <__libc_init_array+0x2e>
 8002eee:	bd70      	pop	{r4, r5, r6, pc}
 8002ef0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ef4:	4798      	blx	r3
 8002ef6:	3601      	adds	r6, #1
 8002ef8:	e7ee      	b.n	8002ed8 <__libc_init_array+0xc>
 8002efa:	f855 3b04 	ldr.w	r3, [r5], #4
 8002efe:	4798      	blx	r3
 8002f00:	3601      	adds	r6, #1
 8002f02:	e7f2      	b.n	8002eea <__libc_init_array+0x1e>
 8002f04:	080041c8 	.word	0x080041c8
 8002f08:	080041c8 	.word	0x080041c8
 8002f0c:	080041c8 	.word	0x080041c8
 8002f10:	080041cc 	.word	0x080041cc

08002f14 <memset>:
 8002f14:	4402      	add	r2, r0
 8002f16:	4603      	mov	r3, r0
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d100      	bne.n	8002f1e <memset+0xa>
 8002f1c:	4770      	bx	lr
 8002f1e:	f803 1b01 	strb.w	r1, [r3], #1
 8002f22:	e7f9      	b.n	8002f18 <memset+0x4>
 8002f24:	0000      	movs	r0, r0
	...

08002f28 <sin>:
 8002f28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002f2a:	ec53 2b10 	vmov	r2, r3, d0
 8002f2e:	4828      	ldr	r0, [pc, #160]	; (8002fd0 <sin+0xa8>)
 8002f30:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8002f34:	4281      	cmp	r1, r0
 8002f36:	dc07      	bgt.n	8002f48 <sin+0x20>
 8002f38:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8002fc8 <sin+0xa0>
 8002f3c:	2000      	movs	r0, #0
 8002f3e:	b005      	add	sp, #20
 8002f40:	f85d eb04 	ldr.w	lr, [sp], #4
 8002f44:	f000 be6c 	b.w	8003c20 <__kernel_sin>
 8002f48:	4822      	ldr	r0, [pc, #136]	; (8002fd4 <sin+0xac>)
 8002f4a:	4281      	cmp	r1, r0
 8002f4c:	dd09      	ble.n	8002f62 <sin+0x3a>
 8002f4e:	ee10 0a10 	vmov	r0, s0
 8002f52:	4619      	mov	r1, r3
 8002f54:	f7fd f944 	bl	80001e0 <__aeabi_dsub>
 8002f58:	ec41 0b10 	vmov	d0, r0, r1
 8002f5c:	b005      	add	sp, #20
 8002f5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f62:	4668      	mov	r0, sp
 8002f64:	f000 f838 	bl	8002fd8 <__ieee754_rem_pio2>
 8002f68:	f000 0003 	and.w	r0, r0, #3
 8002f6c:	2801      	cmp	r0, #1
 8002f6e:	d00c      	beq.n	8002f8a <sin+0x62>
 8002f70:	2802      	cmp	r0, #2
 8002f72:	d011      	beq.n	8002f98 <sin+0x70>
 8002f74:	b9f0      	cbnz	r0, 8002fb4 <sin+0x8c>
 8002f76:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002f7a:	ed9d 0b00 	vldr	d0, [sp]
 8002f7e:	2001      	movs	r0, #1
 8002f80:	f000 fe4e 	bl	8003c20 <__kernel_sin>
 8002f84:	ec51 0b10 	vmov	r0, r1, d0
 8002f88:	e7e6      	b.n	8002f58 <sin+0x30>
 8002f8a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002f8e:	ed9d 0b00 	vldr	d0, [sp]
 8002f92:	f000 fa2d 	bl	80033f0 <__kernel_cos>
 8002f96:	e7f5      	b.n	8002f84 <sin+0x5c>
 8002f98:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002f9c:	ed9d 0b00 	vldr	d0, [sp]
 8002fa0:	2001      	movs	r0, #1
 8002fa2:	f000 fe3d 	bl	8003c20 <__kernel_sin>
 8002fa6:	ec53 2b10 	vmov	r2, r3, d0
 8002faa:	ee10 0a10 	vmov	r0, s0
 8002fae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8002fb2:	e7d1      	b.n	8002f58 <sin+0x30>
 8002fb4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002fb8:	ed9d 0b00 	vldr	d0, [sp]
 8002fbc:	f000 fa18 	bl	80033f0 <__kernel_cos>
 8002fc0:	e7f1      	b.n	8002fa6 <sin+0x7e>
 8002fc2:	bf00      	nop
 8002fc4:	f3af 8000 	nop.w
	...
 8002fd0:	3fe921fb 	.word	0x3fe921fb
 8002fd4:	7fefffff 	.word	0x7fefffff

08002fd8 <__ieee754_rem_pio2>:
 8002fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fdc:	ed2d 8b02 	vpush	{d8}
 8002fe0:	ec55 4b10 	vmov	r4, r5, d0
 8002fe4:	4bca      	ldr	r3, [pc, #808]	; (8003310 <__ieee754_rem_pio2+0x338>)
 8002fe6:	b08b      	sub	sp, #44	; 0x2c
 8002fe8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8002fec:	4598      	cmp	r8, r3
 8002fee:	4682      	mov	sl, r0
 8002ff0:	9502      	str	r5, [sp, #8]
 8002ff2:	dc08      	bgt.n	8003006 <__ieee754_rem_pio2+0x2e>
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	ed80 0b00 	vstr	d0, [r0]
 8002ffc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8003000:	f04f 0b00 	mov.w	fp, #0
 8003004:	e028      	b.n	8003058 <__ieee754_rem_pio2+0x80>
 8003006:	4bc3      	ldr	r3, [pc, #780]	; (8003314 <__ieee754_rem_pio2+0x33c>)
 8003008:	4598      	cmp	r8, r3
 800300a:	dc78      	bgt.n	80030fe <__ieee754_rem_pio2+0x126>
 800300c:	9b02      	ldr	r3, [sp, #8]
 800300e:	4ec2      	ldr	r6, [pc, #776]	; (8003318 <__ieee754_rem_pio2+0x340>)
 8003010:	2b00      	cmp	r3, #0
 8003012:	ee10 0a10 	vmov	r0, s0
 8003016:	a3b0      	add	r3, pc, #704	; (adr r3, 80032d8 <__ieee754_rem_pio2+0x300>)
 8003018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800301c:	4629      	mov	r1, r5
 800301e:	dd39      	ble.n	8003094 <__ieee754_rem_pio2+0xbc>
 8003020:	f7fd f8de 	bl	80001e0 <__aeabi_dsub>
 8003024:	45b0      	cmp	r8, r6
 8003026:	4604      	mov	r4, r0
 8003028:	460d      	mov	r5, r1
 800302a:	d01b      	beq.n	8003064 <__ieee754_rem_pio2+0x8c>
 800302c:	a3ac      	add	r3, pc, #688	; (adr r3, 80032e0 <__ieee754_rem_pio2+0x308>)
 800302e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003032:	f7fd f8d5 	bl	80001e0 <__aeabi_dsub>
 8003036:	4602      	mov	r2, r0
 8003038:	460b      	mov	r3, r1
 800303a:	e9ca 2300 	strd	r2, r3, [sl]
 800303e:	4620      	mov	r0, r4
 8003040:	4629      	mov	r1, r5
 8003042:	f7fd f8cd 	bl	80001e0 <__aeabi_dsub>
 8003046:	a3a6      	add	r3, pc, #664	; (adr r3, 80032e0 <__ieee754_rem_pio2+0x308>)
 8003048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800304c:	f7fd f8c8 	bl	80001e0 <__aeabi_dsub>
 8003050:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8003054:	f04f 0b01 	mov.w	fp, #1
 8003058:	4658      	mov	r0, fp
 800305a:	b00b      	add	sp, #44	; 0x2c
 800305c:	ecbd 8b02 	vpop	{d8}
 8003060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003064:	a3a0      	add	r3, pc, #640	; (adr r3, 80032e8 <__ieee754_rem_pio2+0x310>)
 8003066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800306a:	f7fd f8b9 	bl	80001e0 <__aeabi_dsub>
 800306e:	a3a0      	add	r3, pc, #640	; (adr r3, 80032f0 <__ieee754_rem_pio2+0x318>)
 8003070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003074:	4604      	mov	r4, r0
 8003076:	460d      	mov	r5, r1
 8003078:	f7fd f8b2 	bl	80001e0 <__aeabi_dsub>
 800307c:	4602      	mov	r2, r0
 800307e:	460b      	mov	r3, r1
 8003080:	e9ca 2300 	strd	r2, r3, [sl]
 8003084:	4620      	mov	r0, r4
 8003086:	4629      	mov	r1, r5
 8003088:	f7fd f8aa 	bl	80001e0 <__aeabi_dsub>
 800308c:	a398      	add	r3, pc, #608	; (adr r3, 80032f0 <__ieee754_rem_pio2+0x318>)
 800308e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003092:	e7db      	b.n	800304c <__ieee754_rem_pio2+0x74>
 8003094:	f7fd f8a6 	bl	80001e4 <__adddf3>
 8003098:	45b0      	cmp	r8, r6
 800309a:	4604      	mov	r4, r0
 800309c:	460d      	mov	r5, r1
 800309e:	d016      	beq.n	80030ce <__ieee754_rem_pio2+0xf6>
 80030a0:	a38f      	add	r3, pc, #572	; (adr r3, 80032e0 <__ieee754_rem_pio2+0x308>)
 80030a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a6:	f7fd f89d 	bl	80001e4 <__adddf3>
 80030aa:	4602      	mov	r2, r0
 80030ac:	460b      	mov	r3, r1
 80030ae:	e9ca 2300 	strd	r2, r3, [sl]
 80030b2:	4620      	mov	r0, r4
 80030b4:	4629      	mov	r1, r5
 80030b6:	f7fd f893 	bl	80001e0 <__aeabi_dsub>
 80030ba:	a389      	add	r3, pc, #548	; (adr r3, 80032e0 <__ieee754_rem_pio2+0x308>)
 80030bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c0:	f7fd f890 	bl	80001e4 <__adddf3>
 80030c4:	f04f 3bff 	mov.w	fp, #4294967295
 80030c8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80030cc:	e7c4      	b.n	8003058 <__ieee754_rem_pio2+0x80>
 80030ce:	a386      	add	r3, pc, #536	; (adr r3, 80032e8 <__ieee754_rem_pio2+0x310>)
 80030d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d4:	f7fd f886 	bl	80001e4 <__adddf3>
 80030d8:	a385      	add	r3, pc, #532	; (adr r3, 80032f0 <__ieee754_rem_pio2+0x318>)
 80030da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030de:	4604      	mov	r4, r0
 80030e0:	460d      	mov	r5, r1
 80030e2:	f7fd f87f 	bl	80001e4 <__adddf3>
 80030e6:	4602      	mov	r2, r0
 80030e8:	460b      	mov	r3, r1
 80030ea:	e9ca 2300 	strd	r2, r3, [sl]
 80030ee:	4620      	mov	r0, r4
 80030f0:	4629      	mov	r1, r5
 80030f2:	f7fd f875 	bl	80001e0 <__aeabi_dsub>
 80030f6:	a37e      	add	r3, pc, #504	; (adr r3, 80032f0 <__ieee754_rem_pio2+0x318>)
 80030f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030fc:	e7e0      	b.n	80030c0 <__ieee754_rem_pio2+0xe8>
 80030fe:	4b87      	ldr	r3, [pc, #540]	; (800331c <__ieee754_rem_pio2+0x344>)
 8003100:	4598      	cmp	r8, r3
 8003102:	f300 80d9 	bgt.w	80032b8 <__ieee754_rem_pio2+0x2e0>
 8003106:	f000 fe49 	bl	8003d9c <fabs>
 800310a:	ec55 4b10 	vmov	r4, r5, d0
 800310e:	ee10 0a10 	vmov	r0, s0
 8003112:	a379      	add	r3, pc, #484	; (adr r3, 80032f8 <__ieee754_rem_pio2+0x320>)
 8003114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003118:	4629      	mov	r1, r5
 800311a:	f7fd fa19 	bl	8000550 <__aeabi_dmul>
 800311e:	4b80      	ldr	r3, [pc, #512]	; (8003320 <__ieee754_rem_pio2+0x348>)
 8003120:	2200      	movs	r2, #0
 8003122:	f7fd f85f 	bl	80001e4 <__adddf3>
 8003126:	f7fd fcad 	bl	8000a84 <__aeabi_d2iz>
 800312a:	4683      	mov	fp, r0
 800312c:	f7fd f9a6 	bl	800047c <__aeabi_i2d>
 8003130:	4602      	mov	r2, r0
 8003132:	460b      	mov	r3, r1
 8003134:	ec43 2b18 	vmov	d8, r2, r3
 8003138:	a367      	add	r3, pc, #412	; (adr r3, 80032d8 <__ieee754_rem_pio2+0x300>)
 800313a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800313e:	f7fd fa07 	bl	8000550 <__aeabi_dmul>
 8003142:	4602      	mov	r2, r0
 8003144:	460b      	mov	r3, r1
 8003146:	4620      	mov	r0, r4
 8003148:	4629      	mov	r1, r5
 800314a:	f7fd f849 	bl	80001e0 <__aeabi_dsub>
 800314e:	a364      	add	r3, pc, #400	; (adr r3, 80032e0 <__ieee754_rem_pio2+0x308>)
 8003150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003154:	4606      	mov	r6, r0
 8003156:	460f      	mov	r7, r1
 8003158:	ec51 0b18 	vmov	r0, r1, d8
 800315c:	f7fd f9f8 	bl	8000550 <__aeabi_dmul>
 8003160:	f1bb 0f1f 	cmp.w	fp, #31
 8003164:	4604      	mov	r4, r0
 8003166:	460d      	mov	r5, r1
 8003168:	dc0d      	bgt.n	8003186 <__ieee754_rem_pio2+0x1ae>
 800316a:	4b6e      	ldr	r3, [pc, #440]	; (8003324 <__ieee754_rem_pio2+0x34c>)
 800316c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8003170:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003174:	4543      	cmp	r3, r8
 8003176:	d006      	beq.n	8003186 <__ieee754_rem_pio2+0x1ae>
 8003178:	4622      	mov	r2, r4
 800317a:	462b      	mov	r3, r5
 800317c:	4630      	mov	r0, r6
 800317e:	4639      	mov	r1, r7
 8003180:	f7fd f82e 	bl	80001e0 <__aeabi_dsub>
 8003184:	e00f      	b.n	80031a6 <__ieee754_rem_pio2+0x1ce>
 8003186:	462b      	mov	r3, r5
 8003188:	4622      	mov	r2, r4
 800318a:	4630      	mov	r0, r6
 800318c:	4639      	mov	r1, r7
 800318e:	f7fd f827 	bl	80001e0 <__aeabi_dsub>
 8003192:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003196:	9303      	str	r3, [sp, #12]
 8003198:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800319c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80031a0:	f1b8 0f10 	cmp.w	r8, #16
 80031a4:	dc02      	bgt.n	80031ac <__ieee754_rem_pio2+0x1d4>
 80031a6:	e9ca 0100 	strd	r0, r1, [sl]
 80031aa:	e039      	b.n	8003220 <__ieee754_rem_pio2+0x248>
 80031ac:	a34e      	add	r3, pc, #312	; (adr r3, 80032e8 <__ieee754_rem_pio2+0x310>)
 80031ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b2:	ec51 0b18 	vmov	r0, r1, d8
 80031b6:	f7fd f9cb 	bl	8000550 <__aeabi_dmul>
 80031ba:	4604      	mov	r4, r0
 80031bc:	460d      	mov	r5, r1
 80031be:	4602      	mov	r2, r0
 80031c0:	460b      	mov	r3, r1
 80031c2:	4630      	mov	r0, r6
 80031c4:	4639      	mov	r1, r7
 80031c6:	f7fd f80b 	bl	80001e0 <__aeabi_dsub>
 80031ca:	4602      	mov	r2, r0
 80031cc:	460b      	mov	r3, r1
 80031ce:	4680      	mov	r8, r0
 80031d0:	4689      	mov	r9, r1
 80031d2:	4630      	mov	r0, r6
 80031d4:	4639      	mov	r1, r7
 80031d6:	f7fd f803 	bl	80001e0 <__aeabi_dsub>
 80031da:	4622      	mov	r2, r4
 80031dc:	462b      	mov	r3, r5
 80031de:	f7fc ffff 	bl	80001e0 <__aeabi_dsub>
 80031e2:	a343      	add	r3, pc, #268	; (adr r3, 80032f0 <__ieee754_rem_pio2+0x318>)
 80031e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e8:	4604      	mov	r4, r0
 80031ea:	460d      	mov	r5, r1
 80031ec:	ec51 0b18 	vmov	r0, r1, d8
 80031f0:	f7fd f9ae 	bl	8000550 <__aeabi_dmul>
 80031f4:	4622      	mov	r2, r4
 80031f6:	462b      	mov	r3, r5
 80031f8:	f7fc fff2 	bl	80001e0 <__aeabi_dsub>
 80031fc:	4602      	mov	r2, r0
 80031fe:	460b      	mov	r3, r1
 8003200:	4604      	mov	r4, r0
 8003202:	460d      	mov	r5, r1
 8003204:	4640      	mov	r0, r8
 8003206:	4649      	mov	r1, r9
 8003208:	f7fc ffea 	bl	80001e0 <__aeabi_dsub>
 800320c:	9a03      	ldr	r2, [sp, #12]
 800320e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	2b31      	cmp	r3, #49	; 0x31
 8003216:	dc24      	bgt.n	8003262 <__ieee754_rem_pio2+0x28a>
 8003218:	e9ca 0100 	strd	r0, r1, [sl]
 800321c:	4646      	mov	r6, r8
 800321e:	464f      	mov	r7, r9
 8003220:	e9da 8900 	ldrd	r8, r9, [sl]
 8003224:	4630      	mov	r0, r6
 8003226:	4642      	mov	r2, r8
 8003228:	464b      	mov	r3, r9
 800322a:	4639      	mov	r1, r7
 800322c:	f7fc ffd8 	bl	80001e0 <__aeabi_dsub>
 8003230:	462b      	mov	r3, r5
 8003232:	4622      	mov	r2, r4
 8003234:	f7fc ffd4 	bl	80001e0 <__aeabi_dsub>
 8003238:	9b02      	ldr	r3, [sp, #8]
 800323a:	2b00      	cmp	r3, #0
 800323c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8003240:	f6bf af0a 	bge.w	8003058 <__ieee754_rem_pio2+0x80>
 8003244:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8003248:	f8ca 3004 	str.w	r3, [sl, #4]
 800324c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003250:	f8ca 8000 	str.w	r8, [sl]
 8003254:	f8ca 0008 	str.w	r0, [sl, #8]
 8003258:	f8ca 300c 	str.w	r3, [sl, #12]
 800325c:	f1cb 0b00 	rsb	fp, fp, #0
 8003260:	e6fa      	b.n	8003058 <__ieee754_rem_pio2+0x80>
 8003262:	a327      	add	r3, pc, #156	; (adr r3, 8003300 <__ieee754_rem_pio2+0x328>)
 8003264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003268:	ec51 0b18 	vmov	r0, r1, d8
 800326c:	f7fd f970 	bl	8000550 <__aeabi_dmul>
 8003270:	4604      	mov	r4, r0
 8003272:	460d      	mov	r5, r1
 8003274:	4602      	mov	r2, r0
 8003276:	460b      	mov	r3, r1
 8003278:	4640      	mov	r0, r8
 800327a:	4649      	mov	r1, r9
 800327c:	f7fc ffb0 	bl	80001e0 <__aeabi_dsub>
 8003280:	4602      	mov	r2, r0
 8003282:	460b      	mov	r3, r1
 8003284:	4606      	mov	r6, r0
 8003286:	460f      	mov	r7, r1
 8003288:	4640      	mov	r0, r8
 800328a:	4649      	mov	r1, r9
 800328c:	f7fc ffa8 	bl	80001e0 <__aeabi_dsub>
 8003290:	4622      	mov	r2, r4
 8003292:	462b      	mov	r3, r5
 8003294:	f7fc ffa4 	bl	80001e0 <__aeabi_dsub>
 8003298:	a31b      	add	r3, pc, #108	; (adr r3, 8003308 <__ieee754_rem_pio2+0x330>)
 800329a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800329e:	4604      	mov	r4, r0
 80032a0:	460d      	mov	r5, r1
 80032a2:	ec51 0b18 	vmov	r0, r1, d8
 80032a6:	f7fd f953 	bl	8000550 <__aeabi_dmul>
 80032aa:	4622      	mov	r2, r4
 80032ac:	462b      	mov	r3, r5
 80032ae:	f7fc ff97 	bl	80001e0 <__aeabi_dsub>
 80032b2:	4604      	mov	r4, r0
 80032b4:	460d      	mov	r5, r1
 80032b6:	e75f      	b.n	8003178 <__ieee754_rem_pio2+0x1a0>
 80032b8:	4b1b      	ldr	r3, [pc, #108]	; (8003328 <__ieee754_rem_pio2+0x350>)
 80032ba:	4598      	cmp	r8, r3
 80032bc:	dd36      	ble.n	800332c <__ieee754_rem_pio2+0x354>
 80032be:	ee10 2a10 	vmov	r2, s0
 80032c2:	462b      	mov	r3, r5
 80032c4:	4620      	mov	r0, r4
 80032c6:	4629      	mov	r1, r5
 80032c8:	f7fc ff8a 	bl	80001e0 <__aeabi_dsub>
 80032cc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80032d0:	e9ca 0100 	strd	r0, r1, [sl]
 80032d4:	e694      	b.n	8003000 <__ieee754_rem_pio2+0x28>
 80032d6:	bf00      	nop
 80032d8:	54400000 	.word	0x54400000
 80032dc:	3ff921fb 	.word	0x3ff921fb
 80032e0:	1a626331 	.word	0x1a626331
 80032e4:	3dd0b461 	.word	0x3dd0b461
 80032e8:	1a600000 	.word	0x1a600000
 80032ec:	3dd0b461 	.word	0x3dd0b461
 80032f0:	2e037073 	.word	0x2e037073
 80032f4:	3ba3198a 	.word	0x3ba3198a
 80032f8:	6dc9c883 	.word	0x6dc9c883
 80032fc:	3fe45f30 	.word	0x3fe45f30
 8003300:	2e000000 	.word	0x2e000000
 8003304:	3ba3198a 	.word	0x3ba3198a
 8003308:	252049c1 	.word	0x252049c1
 800330c:	397b839a 	.word	0x397b839a
 8003310:	3fe921fb 	.word	0x3fe921fb
 8003314:	4002d97b 	.word	0x4002d97b
 8003318:	3ff921fb 	.word	0x3ff921fb
 800331c:	413921fb 	.word	0x413921fb
 8003320:	3fe00000 	.word	0x3fe00000
 8003324:	08003fe8 	.word	0x08003fe8
 8003328:	7fefffff 	.word	0x7fefffff
 800332c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8003330:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8003334:	ee10 0a10 	vmov	r0, s0
 8003338:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800333c:	ee10 6a10 	vmov	r6, s0
 8003340:	460f      	mov	r7, r1
 8003342:	f7fd fb9f 	bl	8000a84 <__aeabi_d2iz>
 8003346:	f7fd f899 	bl	800047c <__aeabi_i2d>
 800334a:	4602      	mov	r2, r0
 800334c:	460b      	mov	r3, r1
 800334e:	4630      	mov	r0, r6
 8003350:	4639      	mov	r1, r7
 8003352:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003356:	f7fc ff43 	bl	80001e0 <__aeabi_dsub>
 800335a:	4b23      	ldr	r3, [pc, #140]	; (80033e8 <__ieee754_rem_pio2+0x410>)
 800335c:	2200      	movs	r2, #0
 800335e:	f7fd f8f7 	bl	8000550 <__aeabi_dmul>
 8003362:	460f      	mov	r7, r1
 8003364:	4606      	mov	r6, r0
 8003366:	f7fd fb8d 	bl	8000a84 <__aeabi_d2iz>
 800336a:	f7fd f887 	bl	800047c <__aeabi_i2d>
 800336e:	4602      	mov	r2, r0
 8003370:	460b      	mov	r3, r1
 8003372:	4630      	mov	r0, r6
 8003374:	4639      	mov	r1, r7
 8003376:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800337a:	f7fc ff31 	bl	80001e0 <__aeabi_dsub>
 800337e:	4b1a      	ldr	r3, [pc, #104]	; (80033e8 <__ieee754_rem_pio2+0x410>)
 8003380:	2200      	movs	r2, #0
 8003382:	f7fd f8e5 	bl	8000550 <__aeabi_dmul>
 8003386:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800338a:	ad04      	add	r5, sp, #16
 800338c:	f04f 0803 	mov.w	r8, #3
 8003390:	46a9      	mov	r9, r5
 8003392:	2600      	movs	r6, #0
 8003394:	2700      	movs	r7, #0
 8003396:	4632      	mov	r2, r6
 8003398:	463b      	mov	r3, r7
 800339a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800339e:	46c3      	mov	fp, r8
 80033a0:	3d08      	subs	r5, #8
 80033a2:	f108 38ff 	add.w	r8, r8, #4294967295
 80033a6:	f7fd fb3b 	bl	8000a20 <__aeabi_dcmpeq>
 80033aa:	2800      	cmp	r0, #0
 80033ac:	d1f3      	bne.n	8003396 <__ieee754_rem_pio2+0x3be>
 80033ae:	4b0f      	ldr	r3, [pc, #60]	; (80033ec <__ieee754_rem_pio2+0x414>)
 80033b0:	9301      	str	r3, [sp, #4]
 80033b2:	2302      	movs	r3, #2
 80033b4:	9300      	str	r3, [sp, #0]
 80033b6:	4622      	mov	r2, r4
 80033b8:	465b      	mov	r3, fp
 80033ba:	4651      	mov	r1, sl
 80033bc:	4648      	mov	r0, r9
 80033be:	f000 f8df 	bl	8003580 <__kernel_rem_pio2>
 80033c2:	9b02      	ldr	r3, [sp, #8]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	4683      	mov	fp, r0
 80033c8:	f6bf ae46 	bge.w	8003058 <__ieee754_rem_pio2+0x80>
 80033cc:	e9da 2100 	ldrd	r2, r1, [sl]
 80033d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80033d4:	e9ca 2300 	strd	r2, r3, [sl]
 80033d8:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80033dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80033e0:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80033e4:	e73a      	b.n	800325c <__ieee754_rem_pio2+0x284>
 80033e6:	bf00      	nop
 80033e8:	41700000 	.word	0x41700000
 80033ec:	08004068 	.word	0x08004068

080033f0 <__kernel_cos>:
 80033f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033f4:	ec57 6b10 	vmov	r6, r7, d0
 80033f8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80033fc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8003400:	ed8d 1b00 	vstr	d1, [sp]
 8003404:	da07      	bge.n	8003416 <__kernel_cos+0x26>
 8003406:	ee10 0a10 	vmov	r0, s0
 800340a:	4639      	mov	r1, r7
 800340c:	f7fd fb3a 	bl	8000a84 <__aeabi_d2iz>
 8003410:	2800      	cmp	r0, #0
 8003412:	f000 8088 	beq.w	8003526 <__kernel_cos+0x136>
 8003416:	4632      	mov	r2, r6
 8003418:	463b      	mov	r3, r7
 800341a:	4630      	mov	r0, r6
 800341c:	4639      	mov	r1, r7
 800341e:	f7fd f897 	bl	8000550 <__aeabi_dmul>
 8003422:	4b51      	ldr	r3, [pc, #324]	; (8003568 <__kernel_cos+0x178>)
 8003424:	2200      	movs	r2, #0
 8003426:	4604      	mov	r4, r0
 8003428:	460d      	mov	r5, r1
 800342a:	f7fd f891 	bl	8000550 <__aeabi_dmul>
 800342e:	a340      	add	r3, pc, #256	; (adr r3, 8003530 <__kernel_cos+0x140>)
 8003430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003434:	4682      	mov	sl, r0
 8003436:	468b      	mov	fp, r1
 8003438:	4620      	mov	r0, r4
 800343a:	4629      	mov	r1, r5
 800343c:	f7fd f888 	bl	8000550 <__aeabi_dmul>
 8003440:	a33d      	add	r3, pc, #244	; (adr r3, 8003538 <__kernel_cos+0x148>)
 8003442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003446:	f7fc fecd 	bl	80001e4 <__adddf3>
 800344a:	4622      	mov	r2, r4
 800344c:	462b      	mov	r3, r5
 800344e:	f7fd f87f 	bl	8000550 <__aeabi_dmul>
 8003452:	a33b      	add	r3, pc, #236	; (adr r3, 8003540 <__kernel_cos+0x150>)
 8003454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003458:	f7fc fec2 	bl	80001e0 <__aeabi_dsub>
 800345c:	4622      	mov	r2, r4
 800345e:	462b      	mov	r3, r5
 8003460:	f7fd f876 	bl	8000550 <__aeabi_dmul>
 8003464:	a338      	add	r3, pc, #224	; (adr r3, 8003548 <__kernel_cos+0x158>)
 8003466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800346a:	f7fc febb 	bl	80001e4 <__adddf3>
 800346e:	4622      	mov	r2, r4
 8003470:	462b      	mov	r3, r5
 8003472:	f7fd f86d 	bl	8000550 <__aeabi_dmul>
 8003476:	a336      	add	r3, pc, #216	; (adr r3, 8003550 <__kernel_cos+0x160>)
 8003478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347c:	f7fc feb0 	bl	80001e0 <__aeabi_dsub>
 8003480:	4622      	mov	r2, r4
 8003482:	462b      	mov	r3, r5
 8003484:	f7fd f864 	bl	8000550 <__aeabi_dmul>
 8003488:	a333      	add	r3, pc, #204	; (adr r3, 8003558 <__kernel_cos+0x168>)
 800348a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348e:	f7fc fea9 	bl	80001e4 <__adddf3>
 8003492:	4622      	mov	r2, r4
 8003494:	462b      	mov	r3, r5
 8003496:	f7fd f85b 	bl	8000550 <__aeabi_dmul>
 800349a:	4622      	mov	r2, r4
 800349c:	462b      	mov	r3, r5
 800349e:	f7fd f857 	bl	8000550 <__aeabi_dmul>
 80034a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80034a6:	4604      	mov	r4, r0
 80034a8:	460d      	mov	r5, r1
 80034aa:	4630      	mov	r0, r6
 80034ac:	4639      	mov	r1, r7
 80034ae:	f7fd f84f 	bl	8000550 <__aeabi_dmul>
 80034b2:	460b      	mov	r3, r1
 80034b4:	4602      	mov	r2, r0
 80034b6:	4629      	mov	r1, r5
 80034b8:	4620      	mov	r0, r4
 80034ba:	f7fc fe91 	bl	80001e0 <__aeabi_dsub>
 80034be:	4b2b      	ldr	r3, [pc, #172]	; (800356c <__kernel_cos+0x17c>)
 80034c0:	4598      	cmp	r8, r3
 80034c2:	4606      	mov	r6, r0
 80034c4:	460f      	mov	r7, r1
 80034c6:	dc10      	bgt.n	80034ea <__kernel_cos+0xfa>
 80034c8:	4602      	mov	r2, r0
 80034ca:	460b      	mov	r3, r1
 80034cc:	4650      	mov	r0, sl
 80034ce:	4659      	mov	r1, fp
 80034d0:	f7fc fe86 	bl	80001e0 <__aeabi_dsub>
 80034d4:	460b      	mov	r3, r1
 80034d6:	4926      	ldr	r1, [pc, #152]	; (8003570 <__kernel_cos+0x180>)
 80034d8:	4602      	mov	r2, r0
 80034da:	2000      	movs	r0, #0
 80034dc:	f7fc fe80 	bl	80001e0 <__aeabi_dsub>
 80034e0:	ec41 0b10 	vmov	d0, r0, r1
 80034e4:	b003      	add	sp, #12
 80034e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034ea:	4b22      	ldr	r3, [pc, #136]	; (8003574 <__kernel_cos+0x184>)
 80034ec:	4920      	ldr	r1, [pc, #128]	; (8003570 <__kernel_cos+0x180>)
 80034ee:	4598      	cmp	r8, r3
 80034f0:	bfcc      	ite	gt
 80034f2:	4d21      	ldrgt	r5, [pc, #132]	; (8003578 <__kernel_cos+0x188>)
 80034f4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80034f8:	2400      	movs	r4, #0
 80034fa:	4622      	mov	r2, r4
 80034fc:	462b      	mov	r3, r5
 80034fe:	2000      	movs	r0, #0
 8003500:	f7fc fe6e 	bl	80001e0 <__aeabi_dsub>
 8003504:	4622      	mov	r2, r4
 8003506:	4680      	mov	r8, r0
 8003508:	4689      	mov	r9, r1
 800350a:	462b      	mov	r3, r5
 800350c:	4650      	mov	r0, sl
 800350e:	4659      	mov	r1, fp
 8003510:	f7fc fe66 	bl	80001e0 <__aeabi_dsub>
 8003514:	4632      	mov	r2, r6
 8003516:	463b      	mov	r3, r7
 8003518:	f7fc fe62 	bl	80001e0 <__aeabi_dsub>
 800351c:	4602      	mov	r2, r0
 800351e:	460b      	mov	r3, r1
 8003520:	4640      	mov	r0, r8
 8003522:	4649      	mov	r1, r9
 8003524:	e7da      	b.n	80034dc <__kernel_cos+0xec>
 8003526:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8003560 <__kernel_cos+0x170>
 800352a:	e7db      	b.n	80034e4 <__kernel_cos+0xf4>
 800352c:	f3af 8000 	nop.w
 8003530:	be8838d4 	.word	0xbe8838d4
 8003534:	bda8fae9 	.word	0xbda8fae9
 8003538:	bdb4b1c4 	.word	0xbdb4b1c4
 800353c:	3e21ee9e 	.word	0x3e21ee9e
 8003540:	809c52ad 	.word	0x809c52ad
 8003544:	3e927e4f 	.word	0x3e927e4f
 8003548:	19cb1590 	.word	0x19cb1590
 800354c:	3efa01a0 	.word	0x3efa01a0
 8003550:	16c15177 	.word	0x16c15177
 8003554:	3f56c16c 	.word	0x3f56c16c
 8003558:	5555554c 	.word	0x5555554c
 800355c:	3fa55555 	.word	0x3fa55555
 8003560:	00000000 	.word	0x00000000
 8003564:	3ff00000 	.word	0x3ff00000
 8003568:	3fe00000 	.word	0x3fe00000
 800356c:	3fd33332 	.word	0x3fd33332
 8003570:	3ff00000 	.word	0x3ff00000
 8003574:	3fe90000 	.word	0x3fe90000
 8003578:	3fd20000 	.word	0x3fd20000
 800357c:	00000000 	.word	0x00000000

08003580 <__kernel_rem_pio2>:
 8003580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003584:	ed2d 8b02 	vpush	{d8}
 8003588:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800358c:	f112 0f14 	cmn.w	r2, #20
 8003590:	9308      	str	r3, [sp, #32]
 8003592:	9101      	str	r1, [sp, #4]
 8003594:	4bc4      	ldr	r3, [pc, #784]	; (80038a8 <__kernel_rem_pio2+0x328>)
 8003596:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8003598:	900b      	str	r0, [sp, #44]	; 0x2c
 800359a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800359e:	9302      	str	r3, [sp, #8]
 80035a0:	9b08      	ldr	r3, [sp, #32]
 80035a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80035a6:	bfa8      	it	ge
 80035a8:	1ed4      	subge	r4, r2, #3
 80035aa:	9306      	str	r3, [sp, #24]
 80035ac:	bfb2      	itee	lt
 80035ae:	2400      	movlt	r4, #0
 80035b0:	2318      	movge	r3, #24
 80035b2:	fb94 f4f3 	sdivge	r4, r4, r3
 80035b6:	f06f 0317 	mvn.w	r3, #23
 80035ba:	fb04 3303 	mla	r3, r4, r3, r3
 80035be:	eb03 0a02 	add.w	sl, r3, r2
 80035c2:	9b02      	ldr	r3, [sp, #8]
 80035c4:	9a06      	ldr	r2, [sp, #24]
 80035c6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8003898 <__kernel_rem_pio2+0x318>
 80035ca:	eb03 0802 	add.w	r8, r3, r2
 80035ce:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80035d0:	1aa7      	subs	r7, r4, r2
 80035d2:	ae22      	add	r6, sp, #136	; 0x88
 80035d4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80035d8:	2500      	movs	r5, #0
 80035da:	4545      	cmp	r5, r8
 80035dc:	dd13      	ble.n	8003606 <__kernel_rem_pio2+0x86>
 80035de:	9b08      	ldr	r3, [sp, #32]
 80035e0:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8003898 <__kernel_rem_pio2+0x318>
 80035e4:	aa22      	add	r2, sp, #136	; 0x88
 80035e6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80035ea:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80035ee:	f04f 0800 	mov.w	r8, #0
 80035f2:	9b02      	ldr	r3, [sp, #8]
 80035f4:	4598      	cmp	r8, r3
 80035f6:	dc2f      	bgt.n	8003658 <__kernel_rem_pio2+0xd8>
 80035f8:	ed8d 8b04 	vstr	d8, [sp, #16]
 80035fc:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8003600:	462f      	mov	r7, r5
 8003602:	2600      	movs	r6, #0
 8003604:	e01b      	b.n	800363e <__kernel_rem_pio2+0xbe>
 8003606:	42ef      	cmn	r7, r5
 8003608:	d407      	bmi.n	800361a <__kernel_rem_pio2+0x9a>
 800360a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800360e:	f7fc ff35 	bl	800047c <__aeabi_i2d>
 8003612:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003616:	3501      	adds	r5, #1
 8003618:	e7df      	b.n	80035da <__kernel_rem_pio2+0x5a>
 800361a:	ec51 0b18 	vmov	r0, r1, d8
 800361e:	e7f8      	b.n	8003612 <__kernel_rem_pio2+0x92>
 8003620:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003624:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8003628:	f7fc ff92 	bl	8000550 <__aeabi_dmul>
 800362c:	4602      	mov	r2, r0
 800362e:	460b      	mov	r3, r1
 8003630:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003634:	f7fc fdd6 	bl	80001e4 <__adddf3>
 8003638:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800363c:	3601      	adds	r6, #1
 800363e:	9b06      	ldr	r3, [sp, #24]
 8003640:	429e      	cmp	r6, r3
 8003642:	f1a7 0708 	sub.w	r7, r7, #8
 8003646:	ddeb      	ble.n	8003620 <__kernel_rem_pio2+0xa0>
 8003648:	ed9d 7b04 	vldr	d7, [sp, #16]
 800364c:	f108 0801 	add.w	r8, r8, #1
 8003650:	ecab 7b02 	vstmia	fp!, {d7}
 8003654:	3508      	adds	r5, #8
 8003656:	e7cc      	b.n	80035f2 <__kernel_rem_pio2+0x72>
 8003658:	9b02      	ldr	r3, [sp, #8]
 800365a:	aa0e      	add	r2, sp, #56	; 0x38
 800365c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003660:	930d      	str	r3, [sp, #52]	; 0x34
 8003662:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8003664:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003668:	9c02      	ldr	r4, [sp, #8]
 800366a:	930c      	str	r3, [sp, #48]	; 0x30
 800366c:	00e3      	lsls	r3, r4, #3
 800366e:	930a      	str	r3, [sp, #40]	; 0x28
 8003670:	ab9a      	add	r3, sp, #616	; 0x268
 8003672:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003676:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800367a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800367e:	ab72      	add	r3, sp, #456	; 0x1c8
 8003680:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8003684:	46c3      	mov	fp, r8
 8003686:	46a1      	mov	r9, r4
 8003688:	f1b9 0f00 	cmp.w	r9, #0
 800368c:	f1a5 0508 	sub.w	r5, r5, #8
 8003690:	dc77      	bgt.n	8003782 <__kernel_rem_pio2+0x202>
 8003692:	ec47 6b10 	vmov	d0, r6, r7
 8003696:	4650      	mov	r0, sl
 8003698:	f000 fc0a 	bl	8003eb0 <scalbn>
 800369c:	ec57 6b10 	vmov	r6, r7, d0
 80036a0:	2200      	movs	r2, #0
 80036a2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80036a6:	ee10 0a10 	vmov	r0, s0
 80036aa:	4639      	mov	r1, r7
 80036ac:	f7fc ff50 	bl	8000550 <__aeabi_dmul>
 80036b0:	ec41 0b10 	vmov	d0, r0, r1
 80036b4:	f000 fb7c 	bl	8003db0 <floor>
 80036b8:	4b7c      	ldr	r3, [pc, #496]	; (80038ac <__kernel_rem_pio2+0x32c>)
 80036ba:	ec51 0b10 	vmov	r0, r1, d0
 80036be:	2200      	movs	r2, #0
 80036c0:	f7fc ff46 	bl	8000550 <__aeabi_dmul>
 80036c4:	4602      	mov	r2, r0
 80036c6:	460b      	mov	r3, r1
 80036c8:	4630      	mov	r0, r6
 80036ca:	4639      	mov	r1, r7
 80036cc:	f7fc fd88 	bl	80001e0 <__aeabi_dsub>
 80036d0:	460f      	mov	r7, r1
 80036d2:	4606      	mov	r6, r0
 80036d4:	f7fd f9d6 	bl	8000a84 <__aeabi_d2iz>
 80036d8:	9004      	str	r0, [sp, #16]
 80036da:	f7fc fecf 	bl	800047c <__aeabi_i2d>
 80036de:	4602      	mov	r2, r0
 80036e0:	460b      	mov	r3, r1
 80036e2:	4630      	mov	r0, r6
 80036e4:	4639      	mov	r1, r7
 80036e6:	f7fc fd7b 	bl	80001e0 <__aeabi_dsub>
 80036ea:	f1ba 0f00 	cmp.w	sl, #0
 80036ee:	4606      	mov	r6, r0
 80036f0:	460f      	mov	r7, r1
 80036f2:	dd6d      	ble.n	80037d0 <__kernel_rem_pio2+0x250>
 80036f4:	1e62      	subs	r2, r4, #1
 80036f6:	ab0e      	add	r3, sp, #56	; 0x38
 80036f8:	9d04      	ldr	r5, [sp, #16]
 80036fa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80036fe:	f1ca 0118 	rsb	r1, sl, #24
 8003702:	fa40 f301 	asr.w	r3, r0, r1
 8003706:	441d      	add	r5, r3
 8003708:	408b      	lsls	r3, r1
 800370a:	1ac0      	subs	r0, r0, r3
 800370c:	ab0e      	add	r3, sp, #56	; 0x38
 800370e:	9504      	str	r5, [sp, #16]
 8003710:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8003714:	f1ca 0317 	rsb	r3, sl, #23
 8003718:	fa40 fb03 	asr.w	fp, r0, r3
 800371c:	f1bb 0f00 	cmp.w	fp, #0
 8003720:	dd65      	ble.n	80037ee <__kernel_rem_pio2+0x26e>
 8003722:	9b04      	ldr	r3, [sp, #16]
 8003724:	2200      	movs	r2, #0
 8003726:	3301      	adds	r3, #1
 8003728:	9304      	str	r3, [sp, #16]
 800372a:	4615      	mov	r5, r2
 800372c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8003730:	4294      	cmp	r4, r2
 8003732:	f300 809c 	bgt.w	800386e <__kernel_rem_pio2+0x2ee>
 8003736:	f1ba 0f00 	cmp.w	sl, #0
 800373a:	dd07      	ble.n	800374c <__kernel_rem_pio2+0x1cc>
 800373c:	f1ba 0f01 	cmp.w	sl, #1
 8003740:	f000 80c0 	beq.w	80038c4 <__kernel_rem_pio2+0x344>
 8003744:	f1ba 0f02 	cmp.w	sl, #2
 8003748:	f000 80c6 	beq.w	80038d8 <__kernel_rem_pio2+0x358>
 800374c:	f1bb 0f02 	cmp.w	fp, #2
 8003750:	d14d      	bne.n	80037ee <__kernel_rem_pio2+0x26e>
 8003752:	4632      	mov	r2, r6
 8003754:	463b      	mov	r3, r7
 8003756:	4956      	ldr	r1, [pc, #344]	; (80038b0 <__kernel_rem_pio2+0x330>)
 8003758:	2000      	movs	r0, #0
 800375a:	f7fc fd41 	bl	80001e0 <__aeabi_dsub>
 800375e:	4606      	mov	r6, r0
 8003760:	460f      	mov	r7, r1
 8003762:	2d00      	cmp	r5, #0
 8003764:	d043      	beq.n	80037ee <__kernel_rem_pio2+0x26e>
 8003766:	4650      	mov	r0, sl
 8003768:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 80038a0 <__kernel_rem_pio2+0x320>
 800376c:	f000 fba0 	bl	8003eb0 <scalbn>
 8003770:	4630      	mov	r0, r6
 8003772:	4639      	mov	r1, r7
 8003774:	ec53 2b10 	vmov	r2, r3, d0
 8003778:	f7fc fd32 	bl	80001e0 <__aeabi_dsub>
 800377c:	4606      	mov	r6, r0
 800377e:	460f      	mov	r7, r1
 8003780:	e035      	b.n	80037ee <__kernel_rem_pio2+0x26e>
 8003782:	4b4c      	ldr	r3, [pc, #304]	; (80038b4 <__kernel_rem_pio2+0x334>)
 8003784:	2200      	movs	r2, #0
 8003786:	4630      	mov	r0, r6
 8003788:	4639      	mov	r1, r7
 800378a:	f7fc fee1 	bl	8000550 <__aeabi_dmul>
 800378e:	f7fd f979 	bl	8000a84 <__aeabi_d2iz>
 8003792:	f7fc fe73 	bl	800047c <__aeabi_i2d>
 8003796:	4602      	mov	r2, r0
 8003798:	460b      	mov	r3, r1
 800379a:	ec43 2b18 	vmov	d8, r2, r3
 800379e:	4b46      	ldr	r3, [pc, #280]	; (80038b8 <__kernel_rem_pio2+0x338>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	f7fc fed5 	bl	8000550 <__aeabi_dmul>
 80037a6:	4602      	mov	r2, r0
 80037a8:	460b      	mov	r3, r1
 80037aa:	4630      	mov	r0, r6
 80037ac:	4639      	mov	r1, r7
 80037ae:	f7fc fd17 	bl	80001e0 <__aeabi_dsub>
 80037b2:	f7fd f967 	bl	8000a84 <__aeabi_d2iz>
 80037b6:	e9d5 2300 	ldrd	r2, r3, [r5]
 80037ba:	f84b 0b04 	str.w	r0, [fp], #4
 80037be:	ec51 0b18 	vmov	r0, r1, d8
 80037c2:	f7fc fd0f 	bl	80001e4 <__adddf3>
 80037c6:	f109 39ff 	add.w	r9, r9, #4294967295
 80037ca:	4606      	mov	r6, r0
 80037cc:	460f      	mov	r7, r1
 80037ce:	e75b      	b.n	8003688 <__kernel_rem_pio2+0x108>
 80037d0:	d106      	bne.n	80037e0 <__kernel_rem_pio2+0x260>
 80037d2:	1e63      	subs	r3, r4, #1
 80037d4:	aa0e      	add	r2, sp, #56	; 0x38
 80037d6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80037da:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80037de:	e79d      	b.n	800371c <__kernel_rem_pio2+0x19c>
 80037e0:	4b36      	ldr	r3, [pc, #216]	; (80038bc <__kernel_rem_pio2+0x33c>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	f7fd f93a 	bl	8000a5c <__aeabi_dcmpge>
 80037e8:	2800      	cmp	r0, #0
 80037ea:	d13d      	bne.n	8003868 <__kernel_rem_pio2+0x2e8>
 80037ec:	4683      	mov	fp, r0
 80037ee:	2200      	movs	r2, #0
 80037f0:	2300      	movs	r3, #0
 80037f2:	4630      	mov	r0, r6
 80037f4:	4639      	mov	r1, r7
 80037f6:	f7fd f913 	bl	8000a20 <__aeabi_dcmpeq>
 80037fa:	2800      	cmp	r0, #0
 80037fc:	f000 80c0 	beq.w	8003980 <__kernel_rem_pio2+0x400>
 8003800:	1e65      	subs	r5, r4, #1
 8003802:	462b      	mov	r3, r5
 8003804:	2200      	movs	r2, #0
 8003806:	9902      	ldr	r1, [sp, #8]
 8003808:	428b      	cmp	r3, r1
 800380a:	da6c      	bge.n	80038e6 <__kernel_rem_pio2+0x366>
 800380c:	2a00      	cmp	r2, #0
 800380e:	f000 8089 	beq.w	8003924 <__kernel_rem_pio2+0x3a4>
 8003812:	ab0e      	add	r3, sp, #56	; 0x38
 8003814:	f1aa 0a18 	sub.w	sl, sl, #24
 8003818:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800381c:	2b00      	cmp	r3, #0
 800381e:	f000 80ad 	beq.w	800397c <__kernel_rem_pio2+0x3fc>
 8003822:	4650      	mov	r0, sl
 8003824:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80038a0 <__kernel_rem_pio2+0x320>
 8003828:	f000 fb42 	bl	8003eb0 <scalbn>
 800382c:	ab9a      	add	r3, sp, #616	; 0x268
 800382e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8003832:	ec57 6b10 	vmov	r6, r7, d0
 8003836:	00ec      	lsls	r4, r5, #3
 8003838:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800383c:	46aa      	mov	sl, r5
 800383e:	f1ba 0f00 	cmp.w	sl, #0
 8003842:	f280 80d6 	bge.w	80039f2 <__kernel_rem_pio2+0x472>
 8003846:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8003898 <__kernel_rem_pio2+0x318>
 800384a:	462e      	mov	r6, r5
 800384c:	2e00      	cmp	r6, #0
 800384e:	f2c0 8104 	blt.w	8003a5a <__kernel_rem_pio2+0x4da>
 8003852:	ab72      	add	r3, sp, #456	; 0x1c8
 8003854:	ed8d 8b06 	vstr	d8, [sp, #24]
 8003858:	f8df a064 	ldr.w	sl, [pc, #100]	; 80038c0 <__kernel_rem_pio2+0x340>
 800385c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8003860:	f04f 0800 	mov.w	r8, #0
 8003864:	1baf      	subs	r7, r5, r6
 8003866:	e0ea      	b.n	8003a3e <__kernel_rem_pio2+0x4be>
 8003868:	f04f 0b02 	mov.w	fp, #2
 800386c:	e759      	b.n	8003722 <__kernel_rem_pio2+0x1a2>
 800386e:	f8d8 3000 	ldr.w	r3, [r8]
 8003872:	b955      	cbnz	r5, 800388a <__kernel_rem_pio2+0x30a>
 8003874:	b123      	cbz	r3, 8003880 <__kernel_rem_pio2+0x300>
 8003876:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800387a:	f8c8 3000 	str.w	r3, [r8]
 800387e:	2301      	movs	r3, #1
 8003880:	3201      	adds	r2, #1
 8003882:	f108 0804 	add.w	r8, r8, #4
 8003886:	461d      	mov	r5, r3
 8003888:	e752      	b.n	8003730 <__kernel_rem_pio2+0x1b0>
 800388a:	1acb      	subs	r3, r1, r3
 800388c:	f8c8 3000 	str.w	r3, [r8]
 8003890:	462b      	mov	r3, r5
 8003892:	e7f5      	b.n	8003880 <__kernel_rem_pio2+0x300>
 8003894:	f3af 8000 	nop.w
	...
 80038a4:	3ff00000 	.word	0x3ff00000
 80038a8:	080041b0 	.word	0x080041b0
 80038ac:	40200000 	.word	0x40200000
 80038b0:	3ff00000 	.word	0x3ff00000
 80038b4:	3e700000 	.word	0x3e700000
 80038b8:	41700000 	.word	0x41700000
 80038bc:	3fe00000 	.word	0x3fe00000
 80038c0:	08004170 	.word	0x08004170
 80038c4:	1e62      	subs	r2, r4, #1
 80038c6:	ab0e      	add	r3, sp, #56	; 0x38
 80038c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038cc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80038d0:	a90e      	add	r1, sp, #56	; 0x38
 80038d2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80038d6:	e739      	b.n	800374c <__kernel_rem_pio2+0x1cc>
 80038d8:	1e62      	subs	r2, r4, #1
 80038da:	ab0e      	add	r3, sp, #56	; 0x38
 80038dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038e0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80038e4:	e7f4      	b.n	80038d0 <__kernel_rem_pio2+0x350>
 80038e6:	a90e      	add	r1, sp, #56	; 0x38
 80038e8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80038ec:	3b01      	subs	r3, #1
 80038ee:	430a      	orrs	r2, r1
 80038f0:	e789      	b.n	8003806 <__kernel_rem_pio2+0x286>
 80038f2:	3301      	adds	r3, #1
 80038f4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80038f8:	2900      	cmp	r1, #0
 80038fa:	d0fa      	beq.n	80038f2 <__kernel_rem_pio2+0x372>
 80038fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80038fe:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8003902:	446a      	add	r2, sp
 8003904:	3a98      	subs	r2, #152	; 0x98
 8003906:	920a      	str	r2, [sp, #40]	; 0x28
 8003908:	9a08      	ldr	r2, [sp, #32]
 800390a:	18e3      	adds	r3, r4, r3
 800390c:	18a5      	adds	r5, r4, r2
 800390e:	aa22      	add	r2, sp, #136	; 0x88
 8003910:	f104 0801 	add.w	r8, r4, #1
 8003914:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8003918:	9304      	str	r3, [sp, #16]
 800391a:	9b04      	ldr	r3, [sp, #16]
 800391c:	4543      	cmp	r3, r8
 800391e:	da04      	bge.n	800392a <__kernel_rem_pio2+0x3aa>
 8003920:	461c      	mov	r4, r3
 8003922:	e6a3      	b.n	800366c <__kernel_rem_pio2+0xec>
 8003924:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003926:	2301      	movs	r3, #1
 8003928:	e7e4      	b.n	80038f4 <__kernel_rem_pio2+0x374>
 800392a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800392c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8003930:	f7fc fda4 	bl	800047c <__aeabi_i2d>
 8003934:	e8e5 0102 	strd	r0, r1, [r5], #8
 8003938:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800393a:	46ab      	mov	fp, r5
 800393c:	461c      	mov	r4, r3
 800393e:	f04f 0900 	mov.w	r9, #0
 8003942:	2600      	movs	r6, #0
 8003944:	2700      	movs	r7, #0
 8003946:	9b06      	ldr	r3, [sp, #24]
 8003948:	4599      	cmp	r9, r3
 800394a:	dd06      	ble.n	800395a <__kernel_rem_pio2+0x3da>
 800394c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800394e:	e8e3 6702 	strd	r6, r7, [r3], #8
 8003952:	f108 0801 	add.w	r8, r8, #1
 8003956:	930a      	str	r3, [sp, #40]	; 0x28
 8003958:	e7df      	b.n	800391a <__kernel_rem_pio2+0x39a>
 800395a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800395e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8003962:	f7fc fdf5 	bl	8000550 <__aeabi_dmul>
 8003966:	4602      	mov	r2, r0
 8003968:	460b      	mov	r3, r1
 800396a:	4630      	mov	r0, r6
 800396c:	4639      	mov	r1, r7
 800396e:	f7fc fc39 	bl	80001e4 <__adddf3>
 8003972:	f109 0901 	add.w	r9, r9, #1
 8003976:	4606      	mov	r6, r0
 8003978:	460f      	mov	r7, r1
 800397a:	e7e4      	b.n	8003946 <__kernel_rem_pio2+0x3c6>
 800397c:	3d01      	subs	r5, #1
 800397e:	e748      	b.n	8003812 <__kernel_rem_pio2+0x292>
 8003980:	ec47 6b10 	vmov	d0, r6, r7
 8003984:	f1ca 0000 	rsb	r0, sl, #0
 8003988:	f000 fa92 	bl	8003eb0 <scalbn>
 800398c:	ec57 6b10 	vmov	r6, r7, d0
 8003990:	4ba0      	ldr	r3, [pc, #640]	; (8003c14 <__kernel_rem_pio2+0x694>)
 8003992:	ee10 0a10 	vmov	r0, s0
 8003996:	2200      	movs	r2, #0
 8003998:	4639      	mov	r1, r7
 800399a:	f7fd f85f 	bl	8000a5c <__aeabi_dcmpge>
 800399e:	b1f8      	cbz	r0, 80039e0 <__kernel_rem_pio2+0x460>
 80039a0:	4b9d      	ldr	r3, [pc, #628]	; (8003c18 <__kernel_rem_pio2+0x698>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	4630      	mov	r0, r6
 80039a6:	4639      	mov	r1, r7
 80039a8:	f7fc fdd2 	bl	8000550 <__aeabi_dmul>
 80039ac:	f7fd f86a 	bl	8000a84 <__aeabi_d2iz>
 80039b0:	4680      	mov	r8, r0
 80039b2:	f7fc fd63 	bl	800047c <__aeabi_i2d>
 80039b6:	4b97      	ldr	r3, [pc, #604]	; (8003c14 <__kernel_rem_pio2+0x694>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	f7fc fdc9 	bl	8000550 <__aeabi_dmul>
 80039be:	460b      	mov	r3, r1
 80039c0:	4602      	mov	r2, r0
 80039c2:	4639      	mov	r1, r7
 80039c4:	4630      	mov	r0, r6
 80039c6:	f7fc fc0b 	bl	80001e0 <__aeabi_dsub>
 80039ca:	f7fd f85b 	bl	8000a84 <__aeabi_d2iz>
 80039ce:	1c65      	adds	r5, r4, #1
 80039d0:	ab0e      	add	r3, sp, #56	; 0x38
 80039d2:	f10a 0a18 	add.w	sl, sl, #24
 80039d6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80039da:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80039de:	e720      	b.n	8003822 <__kernel_rem_pio2+0x2a2>
 80039e0:	4630      	mov	r0, r6
 80039e2:	4639      	mov	r1, r7
 80039e4:	f7fd f84e 	bl	8000a84 <__aeabi_d2iz>
 80039e8:	ab0e      	add	r3, sp, #56	; 0x38
 80039ea:	4625      	mov	r5, r4
 80039ec:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80039f0:	e717      	b.n	8003822 <__kernel_rem_pio2+0x2a2>
 80039f2:	ab0e      	add	r3, sp, #56	; 0x38
 80039f4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80039f8:	f7fc fd40 	bl	800047c <__aeabi_i2d>
 80039fc:	4632      	mov	r2, r6
 80039fe:	463b      	mov	r3, r7
 8003a00:	f7fc fda6 	bl	8000550 <__aeabi_dmul>
 8003a04:	4b84      	ldr	r3, [pc, #528]	; (8003c18 <__kernel_rem_pio2+0x698>)
 8003a06:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	4630      	mov	r0, r6
 8003a0e:	4639      	mov	r1, r7
 8003a10:	f7fc fd9e 	bl	8000550 <__aeabi_dmul>
 8003a14:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003a18:	4606      	mov	r6, r0
 8003a1a:	460f      	mov	r7, r1
 8003a1c:	e70f      	b.n	800383e <__kernel_rem_pio2+0x2be>
 8003a1e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8003a22:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8003a26:	f7fc fd93 	bl	8000550 <__aeabi_dmul>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003a32:	f7fc fbd7 	bl	80001e4 <__adddf3>
 8003a36:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003a3a:	f108 0801 	add.w	r8, r8, #1
 8003a3e:	9b02      	ldr	r3, [sp, #8]
 8003a40:	4598      	cmp	r8, r3
 8003a42:	dc01      	bgt.n	8003a48 <__kernel_rem_pio2+0x4c8>
 8003a44:	45b8      	cmp	r8, r7
 8003a46:	ddea      	ble.n	8003a1e <__kernel_rem_pio2+0x49e>
 8003a48:	ed9d 7b06 	vldr	d7, [sp, #24]
 8003a4c:	ab4a      	add	r3, sp, #296	; 0x128
 8003a4e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8003a52:	ed87 7b00 	vstr	d7, [r7]
 8003a56:	3e01      	subs	r6, #1
 8003a58:	e6f8      	b.n	800384c <__kernel_rem_pio2+0x2cc>
 8003a5a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	dc0b      	bgt.n	8003a78 <__kernel_rem_pio2+0x4f8>
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	dc35      	bgt.n	8003ad0 <__kernel_rem_pio2+0x550>
 8003a64:	d059      	beq.n	8003b1a <__kernel_rem_pio2+0x59a>
 8003a66:	9b04      	ldr	r3, [sp, #16]
 8003a68:	f003 0007 	and.w	r0, r3, #7
 8003a6c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8003a70:	ecbd 8b02 	vpop	{d8}
 8003a74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a78:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8003a7a:	2b03      	cmp	r3, #3
 8003a7c:	d1f3      	bne.n	8003a66 <__kernel_rem_pio2+0x4e6>
 8003a7e:	ab4a      	add	r3, sp, #296	; 0x128
 8003a80:	4423      	add	r3, r4
 8003a82:	9306      	str	r3, [sp, #24]
 8003a84:	461c      	mov	r4, r3
 8003a86:	469a      	mov	sl, r3
 8003a88:	9502      	str	r5, [sp, #8]
 8003a8a:	9b02      	ldr	r3, [sp, #8]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	f1aa 0a08 	sub.w	sl, sl, #8
 8003a92:	dc6b      	bgt.n	8003b6c <__kernel_rem_pio2+0x5ec>
 8003a94:	46aa      	mov	sl, r5
 8003a96:	f1ba 0f01 	cmp.w	sl, #1
 8003a9a:	f1a4 0408 	sub.w	r4, r4, #8
 8003a9e:	f300 8085 	bgt.w	8003bac <__kernel_rem_pio2+0x62c>
 8003aa2:	9c06      	ldr	r4, [sp, #24]
 8003aa4:	2000      	movs	r0, #0
 8003aa6:	3408      	adds	r4, #8
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	2d01      	cmp	r5, #1
 8003aac:	f300 809d 	bgt.w	8003bea <__kernel_rem_pio2+0x66a>
 8003ab0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8003ab4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8003ab8:	f1bb 0f00 	cmp.w	fp, #0
 8003abc:	f040 809b 	bne.w	8003bf6 <__kernel_rem_pio2+0x676>
 8003ac0:	9b01      	ldr	r3, [sp, #4]
 8003ac2:	e9c3 5600 	strd	r5, r6, [r3]
 8003ac6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8003aca:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8003ace:	e7ca      	b.n	8003a66 <__kernel_rem_pio2+0x4e6>
 8003ad0:	3408      	adds	r4, #8
 8003ad2:	ab4a      	add	r3, sp, #296	; 0x128
 8003ad4:	441c      	add	r4, r3
 8003ad6:	462e      	mov	r6, r5
 8003ad8:	2000      	movs	r0, #0
 8003ada:	2100      	movs	r1, #0
 8003adc:	2e00      	cmp	r6, #0
 8003ade:	da36      	bge.n	8003b4e <__kernel_rem_pio2+0x5ce>
 8003ae0:	f1bb 0f00 	cmp.w	fp, #0
 8003ae4:	d039      	beq.n	8003b5a <__kernel_rem_pio2+0x5da>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003aec:	9c01      	ldr	r4, [sp, #4]
 8003aee:	e9c4 2300 	strd	r2, r3, [r4]
 8003af2:	4602      	mov	r2, r0
 8003af4:	460b      	mov	r3, r1
 8003af6:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8003afa:	f7fc fb71 	bl	80001e0 <__aeabi_dsub>
 8003afe:	ae4c      	add	r6, sp, #304	; 0x130
 8003b00:	2401      	movs	r4, #1
 8003b02:	42a5      	cmp	r5, r4
 8003b04:	da2c      	bge.n	8003b60 <__kernel_rem_pio2+0x5e0>
 8003b06:	f1bb 0f00 	cmp.w	fp, #0
 8003b0a:	d002      	beq.n	8003b12 <__kernel_rem_pio2+0x592>
 8003b0c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003b10:	4619      	mov	r1, r3
 8003b12:	9b01      	ldr	r3, [sp, #4]
 8003b14:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8003b18:	e7a5      	b.n	8003a66 <__kernel_rem_pio2+0x4e6>
 8003b1a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 8003b1e:	eb0d 0403 	add.w	r4, sp, r3
 8003b22:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8003b26:	2000      	movs	r0, #0
 8003b28:	2100      	movs	r1, #0
 8003b2a:	2d00      	cmp	r5, #0
 8003b2c:	da09      	bge.n	8003b42 <__kernel_rem_pio2+0x5c2>
 8003b2e:	f1bb 0f00 	cmp.w	fp, #0
 8003b32:	d002      	beq.n	8003b3a <__kernel_rem_pio2+0x5ba>
 8003b34:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003b38:	4619      	mov	r1, r3
 8003b3a:	9b01      	ldr	r3, [sp, #4]
 8003b3c:	e9c3 0100 	strd	r0, r1, [r3]
 8003b40:	e791      	b.n	8003a66 <__kernel_rem_pio2+0x4e6>
 8003b42:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8003b46:	f7fc fb4d 	bl	80001e4 <__adddf3>
 8003b4a:	3d01      	subs	r5, #1
 8003b4c:	e7ed      	b.n	8003b2a <__kernel_rem_pio2+0x5aa>
 8003b4e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8003b52:	f7fc fb47 	bl	80001e4 <__adddf3>
 8003b56:	3e01      	subs	r6, #1
 8003b58:	e7c0      	b.n	8003adc <__kernel_rem_pio2+0x55c>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	e7c5      	b.n	8003aec <__kernel_rem_pio2+0x56c>
 8003b60:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8003b64:	f7fc fb3e 	bl	80001e4 <__adddf3>
 8003b68:	3401      	adds	r4, #1
 8003b6a:	e7ca      	b.n	8003b02 <__kernel_rem_pio2+0x582>
 8003b6c:	e9da 8900 	ldrd	r8, r9, [sl]
 8003b70:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8003b74:	9b02      	ldr	r3, [sp, #8]
 8003b76:	3b01      	subs	r3, #1
 8003b78:	9302      	str	r3, [sp, #8]
 8003b7a:	4632      	mov	r2, r6
 8003b7c:	463b      	mov	r3, r7
 8003b7e:	4640      	mov	r0, r8
 8003b80:	4649      	mov	r1, r9
 8003b82:	f7fc fb2f 	bl	80001e4 <__adddf3>
 8003b86:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	4640      	mov	r0, r8
 8003b90:	4649      	mov	r1, r9
 8003b92:	f7fc fb25 	bl	80001e0 <__aeabi_dsub>
 8003b96:	4632      	mov	r2, r6
 8003b98:	463b      	mov	r3, r7
 8003b9a:	f7fc fb23 	bl	80001e4 <__adddf3>
 8003b9e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8003ba2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8003ba6:	ed8a 7b00 	vstr	d7, [sl]
 8003baa:	e76e      	b.n	8003a8a <__kernel_rem_pio2+0x50a>
 8003bac:	e9d4 8900 	ldrd	r8, r9, [r4]
 8003bb0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8003bb4:	4640      	mov	r0, r8
 8003bb6:	4632      	mov	r2, r6
 8003bb8:	463b      	mov	r3, r7
 8003bba:	4649      	mov	r1, r9
 8003bbc:	f7fc fb12 	bl	80001e4 <__adddf3>
 8003bc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	460b      	mov	r3, r1
 8003bc8:	4640      	mov	r0, r8
 8003bca:	4649      	mov	r1, r9
 8003bcc:	f7fc fb08 	bl	80001e0 <__aeabi_dsub>
 8003bd0:	4632      	mov	r2, r6
 8003bd2:	463b      	mov	r3, r7
 8003bd4:	f7fc fb06 	bl	80001e4 <__adddf3>
 8003bd8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003bdc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003be0:	ed84 7b00 	vstr	d7, [r4]
 8003be4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003be8:	e755      	b.n	8003a96 <__kernel_rem_pio2+0x516>
 8003bea:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8003bee:	f7fc faf9 	bl	80001e4 <__adddf3>
 8003bf2:	3d01      	subs	r5, #1
 8003bf4:	e759      	b.n	8003aaa <__kernel_rem_pio2+0x52a>
 8003bf6:	9b01      	ldr	r3, [sp, #4]
 8003bf8:	9a01      	ldr	r2, [sp, #4]
 8003bfa:	601d      	str	r5, [r3, #0]
 8003bfc:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8003c00:	605c      	str	r4, [r3, #4]
 8003c02:	609f      	str	r7, [r3, #8]
 8003c04:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8003c08:	60d3      	str	r3, [r2, #12]
 8003c0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003c0e:	6110      	str	r0, [r2, #16]
 8003c10:	6153      	str	r3, [r2, #20]
 8003c12:	e728      	b.n	8003a66 <__kernel_rem_pio2+0x4e6>
 8003c14:	41700000 	.word	0x41700000
 8003c18:	3e700000 	.word	0x3e700000
 8003c1c:	00000000 	.word	0x00000000

08003c20 <__kernel_sin>:
 8003c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c24:	ed2d 8b04 	vpush	{d8-d9}
 8003c28:	eeb0 8a41 	vmov.f32	s16, s2
 8003c2c:	eef0 8a61 	vmov.f32	s17, s3
 8003c30:	ec55 4b10 	vmov	r4, r5, d0
 8003c34:	b083      	sub	sp, #12
 8003c36:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8003c3a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8003c3e:	9001      	str	r0, [sp, #4]
 8003c40:	da06      	bge.n	8003c50 <__kernel_sin+0x30>
 8003c42:	ee10 0a10 	vmov	r0, s0
 8003c46:	4629      	mov	r1, r5
 8003c48:	f7fc ff1c 	bl	8000a84 <__aeabi_d2iz>
 8003c4c:	2800      	cmp	r0, #0
 8003c4e:	d051      	beq.n	8003cf4 <__kernel_sin+0xd4>
 8003c50:	4622      	mov	r2, r4
 8003c52:	462b      	mov	r3, r5
 8003c54:	4620      	mov	r0, r4
 8003c56:	4629      	mov	r1, r5
 8003c58:	f7fc fc7a 	bl	8000550 <__aeabi_dmul>
 8003c5c:	4682      	mov	sl, r0
 8003c5e:	468b      	mov	fp, r1
 8003c60:	4602      	mov	r2, r0
 8003c62:	460b      	mov	r3, r1
 8003c64:	4620      	mov	r0, r4
 8003c66:	4629      	mov	r1, r5
 8003c68:	f7fc fc72 	bl	8000550 <__aeabi_dmul>
 8003c6c:	a341      	add	r3, pc, #260	; (adr r3, 8003d74 <__kernel_sin+0x154>)
 8003c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c72:	4680      	mov	r8, r0
 8003c74:	4689      	mov	r9, r1
 8003c76:	4650      	mov	r0, sl
 8003c78:	4659      	mov	r1, fp
 8003c7a:	f7fc fc69 	bl	8000550 <__aeabi_dmul>
 8003c7e:	a33f      	add	r3, pc, #252	; (adr r3, 8003d7c <__kernel_sin+0x15c>)
 8003c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c84:	f7fc faac 	bl	80001e0 <__aeabi_dsub>
 8003c88:	4652      	mov	r2, sl
 8003c8a:	465b      	mov	r3, fp
 8003c8c:	f7fc fc60 	bl	8000550 <__aeabi_dmul>
 8003c90:	a33c      	add	r3, pc, #240	; (adr r3, 8003d84 <__kernel_sin+0x164>)
 8003c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c96:	f7fc faa5 	bl	80001e4 <__adddf3>
 8003c9a:	4652      	mov	r2, sl
 8003c9c:	465b      	mov	r3, fp
 8003c9e:	f7fc fc57 	bl	8000550 <__aeabi_dmul>
 8003ca2:	a33a      	add	r3, pc, #232	; (adr r3, 8003d8c <__kernel_sin+0x16c>)
 8003ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca8:	f7fc fa9a 	bl	80001e0 <__aeabi_dsub>
 8003cac:	4652      	mov	r2, sl
 8003cae:	465b      	mov	r3, fp
 8003cb0:	f7fc fc4e 	bl	8000550 <__aeabi_dmul>
 8003cb4:	a337      	add	r3, pc, #220	; (adr r3, 8003d94 <__kernel_sin+0x174>)
 8003cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cba:	f7fc fa93 	bl	80001e4 <__adddf3>
 8003cbe:	9b01      	ldr	r3, [sp, #4]
 8003cc0:	4606      	mov	r6, r0
 8003cc2:	460f      	mov	r7, r1
 8003cc4:	b9eb      	cbnz	r3, 8003d02 <__kernel_sin+0xe2>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	460b      	mov	r3, r1
 8003cca:	4650      	mov	r0, sl
 8003ccc:	4659      	mov	r1, fp
 8003cce:	f7fc fc3f 	bl	8000550 <__aeabi_dmul>
 8003cd2:	a325      	add	r3, pc, #148	; (adr r3, 8003d68 <__kernel_sin+0x148>)
 8003cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd8:	f7fc fa82 	bl	80001e0 <__aeabi_dsub>
 8003cdc:	4642      	mov	r2, r8
 8003cde:	464b      	mov	r3, r9
 8003ce0:	f7fc fc36 	bl	8000550 <__aeabi_dmul>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	4620      	mov	r0, r4
 8003cea:	4629      	mov	r1, r5
 8003cec:	f7fc fa7a 	bl	80001e4 <__adddf3>
 8003cf0:	4604      	mov	r4, r0
 8003cf2:	460d      	mov	r5, r1
 8003cf4:	ec45 4b10 	vmov	d0, r4, r5
 8003cf8:	b003      	add	sp, #12
 8003cfa:	ecbd 8b04 	vpop	{d8-d9}
 8003cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d02:	4b1b      	ldr	r3, [pc, #108]	; (8003d70 <__kernel_sin+0x150>)
 8003d04:	ec51 0b18 	vmov	r0, r1, d8
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f7fc fc21 	bl	8000550 <__aeabi_dmul>
 8003d0e:	4632      	mov	r2, r6
 8003d10:	ec41 0b19 	vmov	d9, r0, r1
 8003d14:	463b      	mov	r3, r7
 8003d16:	4640      	mov	r0, r8
 8003d18:	4649      	mov	r1, r9
 8003d1a:	f7fc fc19 	bl	8000550 <__aeabi_dmul>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	460b      	mov	r3, r1
 8003d22:	ec51 0b19 	vmov	r0, r1, d9
 8003d26:	f7fc fa5b 	bl	80001e0 <__aeabi_dsub>
 8003d2a:	4652      	mov	r2, sl
 8003d2c:	465b      	mov	r3, fp
 8003d2e:	f7fc fc0f 	bl	8000550 <__aeabi_dmul>
 8003d32:	ec53 2b18 	vmov	r2, r3, d8
 8003d36:	f7fc fa53 	bl	80001e0 <__aeabi_dsub>
 8003d3a:	a30b      	add	r3, pc, #44	; (adr r3, 8003d68 <__kernel_sin+0x148>)
 8003d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d40:	4606      	mov	r6, r0
 8003d42:	460f      	mov	r7, r1
 8003d44:	4640      	mov	r0, r8
 8003d46:	4649      	mov	r1, r9
 8003d48:	f7fc fc02 	bl	8000550 <__aeabi_dmul>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	460b      	mov	r3, r1
 8003d50:	4630      	mov	r0, r6
 8003d52:	4639      	mov	r1, r7
 8003d54:	f7fc fa46 	bl	80001e4 <__adddf3>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	4620      	mov	r0, r4
 8003d5e:	4629      	mov	r1, r5
 8003d60:	f7fc fa3e 	bl	80001e0 <__aeabi_dsub>
 8003d64:	e7c4      	b.n	8003cf0 <__kernel_sin+0xd0>
 8003d66:	bf00      	nop
 8003d68:	55555549 	.word	0x55555549
 8003d6c:	3fc55555 	.word	0x3fc55555
 8003d70:	3fe00000 	.word	0x3fe00000
 8003d74:	5acfd57c 	.word	0x5acfd57c
 8003d78:	3de5d93a 	.word	0x3de5d93a
 8003d7c:	8a2b9ceb 	.word	0x8a2b9ceb
 8003d80:	3e5ae5e6 	.word	0x3e5ae5e6
 8003d84:	57b1fe7d 	.word	0x57b1fe7d
 8003d88:	3ec71de3 	.word	0x3ec71de3
 8003d8c:	19c161d5 	.word	0x19c161d5
 8003d90:	3f2a01a0 	.word	0x3f2a01a0
 8003d94:	1110f8a6 	.word	0x1110f8a6
 8003d98:	3f811111 	.word	0x3f811111

08003d9c <fabs>:
 8003d9c:	ec51 0b10 	vmov	r0, r1, d0
 8003da0:	ee10 2a10 	vmov	r2, s0
 8003da4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003da8:	ec43 2b10 	vmov	d0, r2, r3
 8003dac:	4770      	bx	lr
	...

08003db0 <floor>:
 8003db0:	ec51 0b10 	vmov	r0, r1, d0
 8003db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003db8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8003dbc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8003dc0:	2e13      	cmp	r6, #19
 8003dc2:	ee10 5a10 	vmov	r5, s0
 8003dc6:	ee10 8a10 	vmov	r8, s0
 8003dca:	460c      	mov	r4, r1
 8003dcc:	dc32      	bgt.n	8003e34 <floor+0x84>
 8003dce:	2e00      	cmp	r6, #0
 8003dd0:	da14      	bge.n	8003dfc <floor+0x4c>
 8003dd2:	a333      	add	r3, pc, #204	; (adr r3, 8003ea0 <floor+0xf0>)
 8003dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd8:	f7fc fa04 	bl	80001e4 <__adddf3>
 8003ddc:	2200      	movs	r2, #0
 8003dde:	2300      	movs	r3, #0
 8003de0:	f7fc fe46 	bl	8000a70 <__aeabi_dcmpgt>
 8003de4:	b138      	cbz	r0, 8003df6 <floor+0x46>
 8003de6:	2c00      	cmp	r4, #0
 8003de8:	da57      	bge.n	8003e9a <floor+0xea>
 8003dea:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8003dee:	431d      	orrs	r5, r3
 8003df0:	d001      	beq.n	8003df6 <floor+0x46>
 8003df2:	4c2d      	ldr	r4, [pc, #180]	; (8003ea8 <floor+0xf8>)
 8003df4:	2500      	movs	r5, #0
 8003df6:	4621      	mov	r1, r4
 8003df8:	4628      	mov	r0, r5
 8003dfa:	e025      	b.n	8003e48 <floor+0x98>
 8003dfc:	4f2b      	ldr	r7, [pc, #172]	; (8003eac <floor+0xfc>)
 8003dfe:	4137      	asrs	r7, r6
 8003e00:	ea01 0307 	and.w	r3, r1, r7
 8003e04:	4303      	orrs	r3, r0
 8003e06:	d01f      	beq.n	8003e48 <floor+0x98>
 8003e08:	a325      	add	r3, pc, #148	; (adr r3, 8003ea0 <floor+0xf0>)
 8003e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e0e:	f7fc f9e9 	bl	80001e4 <__adddf3>
 8003e12:	2200      	movs	r2, #0
 8003e14:	2300      	movs	r3, #0
 8003e16:	f7fc fe2b 	bl	8000a70 <__aeabi_dcmpgt>
 8003e1a:	2800      	cmp	r0, #0
 8003e1c:	d0eb      	beq.n	8003df6 <floor+0x46>
 8003e1e:	2c00      	cmp	r4, #0
 8003e20:	bfbe      	ittt	lt
 8003e22:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8003e26:	fa43 f606 	asrlt.w	r6, r3, r6
 8003e2a:	19a4      	addlt	r4, r4, r6
 8003e2c:	ea24 0407 	bic.w	r4, r4, r7
 8003e30:	2500      	movs	r5, #0
 8003e32:	e7e0      	b.n	8003df6 <floor+0x46>
 8003e34:	2e33      	cmp	r6, #51	; 0x33
 8003e36:	dd0b      	ble.n	8003e50 <floor+0xa0>
 8003e38:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8003e3c:	d104      	bne.n	8003e48 <floor+0x98>
 8003e3e:	ee10 2a10 	vmov	r2, s0
 8003e42:	460b      	mov	r3, r1
 8003e44:	f7fc f9ce 	bl	80001e4 <__adddf3>
 8003e48:	ec41 0b10 	vmov	d0, r0, r1
 8003e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e50:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8003e54:	f04f 33ff 	mov.w	r3, #4294967295
 8003e58:	fa23 f707 	lsr.w	r7, r3, r7
 8003e5c:	4207      	tst	r7, r0
 8003e5e:	d0f3      	beq.n	8003e48 <floor+0x98>
 8003e60:	a30f      	add	r3, pc, #60	; (adr r3, 8003ea0 <floor+0xf0>)
 8003e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e66:	f7fc f9bd 	bl	80001e4 <__adddf3>
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	f7fc fdff 	bl	8000a70 <__aeabi_dcmpgt>
 8003e72:	2800      	cmp	r0, #0
 8003e74:	d0bf      	beq.n	8003df6 <floor+0x46>
 8003e76:	2c00      	cmp	r4, #0
 8003e78:	da02      	bge.n	8003e80 <floor+0xd0>
 8003e7a:	2e14      	cmp	r6, #20
 8003e7c:	d103      	bne.n	8003e86 <floor+0xd6>
 8003e7e:	3401      	adds	r4, #1
 8003e80:	ea25 0507 	bic.w	r5, r5, r7
 8003e84:	e7b7      	b.n	8003df6 <floor+0x46>
 8003e86:	2301      	movs	r3, #1
 8003e88:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8003e8c:	fa03 f606 	lsl.w	r6, r3, r6
 8003e90:	4435      	add	r5, r6
 8003e92:	4545      	cmp	r5, r8
 8003e94:	bf38      	it	cc
 8003e96:	18e4      	addcc	r4, r4, r3
 8003e98:	e7f2      	b.n	8003e80 <floor+0xd0>
 8003e9a:	2500      	movs	r5, #0
 8003e9c:	462c      	mov	r4, r5
 8003e9e:	e7aa      	b.n	8003df6 <floor+0x46>
 8003ea0:	8800759c 	.word	0x8800759c
 8003ea4:	7e37e43c 	.word	0x7e37e43c
 8003ea8:	bff00000 	.word	0xbff00000
 8003eac:	000fffff 	.word	0x000fffff

08003eb0 <scalbn>:
 8003eb0:	b570      	push	{r4, r5, r6, lr}
 8003eb2:	ec55 4b10 	vmov	r4, r5, d0
 8003eb6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8003eba:	4606      	mov	r6, r0
 8003ebc:	462b      	mov	r3, r5
 8003ebe:	b99a      	cbnz	r2, 8003ee8 <scalbn+0x38>
 8003ec0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8003ec4:	4323      	orrs	r3, r4
 8003ec6:	d036      	beq.n	8003f36 <scalbn+0x86>
 8003ec8:	4b39      	ldr	r3, [pc, #228]	; (8003fb0 <scalbn+0x100>)
 8003eca:	4629      	mov	r1, r5
 8003ecc:	ee10 0a10 	vmov	r0, s0
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f7fc fb3d 	bl	8000550 <__aeabi_dmul>
 8003ed6:	4b37      	ldr	r3, [pc, #220]	; (8003fb4 <scalbn+0x104>)
 8003ed8:	429e      	cmp	r6, r3
 8003eda:	4604      	mov	r4, r0
 8003edc:	460d      	mov	r5, r1
 8003ede:	da10      	bge.n	8003f02 <scalbn+0x52>
 8003ee0:	a32b      	add	r3, pc, #172	; (adr r3, 8003f90 <scalbn+0xe0>)
 8003ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee6:	e03a      	b.n	8003f5e <scalbn+0xae>
 8003ee8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8003eec:	428a      	cmp	r2, r1
 8003eee:	d10c      	bne.n	8003f0a <scalbn+0x5a>
 8003ef0:	ee10 2a10 	vmov	r2, s0
 8003ef4:	4620      	mov	r0, r4
 8003ef6:	4629      	mov	r1, r5
 8003ef8:	f7fc f974 	bl	80001e4 <__adddf3>
 8003efc:	4604      	mov	r4, r0
 8003efe:	460d      	mov	r5, r1
 8003f00:	e019      	b.n	8003f36 <scalbn+0x86>
 8003f02:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003f06:	460b      	mov	r3, r1
 8003f08:	3a36      	subs	r2, #54	; 0x36
 8003f0a:	4432      	add	r2, r6
 8003f0c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8003f10:	428a      	cmp	r2, r1
 8003f12:	dd08      	ble.n	8003f26 <scalbn+0x76>
 8003f14:	2d00      	cmp	r5, #0
 8003f16:	a120      	add	r1, pc, #128	; (adr r1, 8003f98 <scalbn+0xe8>)
 8003f18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f1c:	da1c      	bge.n	8003f58 <scalbn+0xa8>
 8003f1e:	a120      	add	r1, pc, #128	; (adr r1, 8003fa0 <scalbn+0xf0>)
 8003f20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f24:	e018      	b.n	8003f58 <scalbn+0xa8>
 8003f26:	2a00      	cmp	r2, #0
 8003f28:	dd08      	ble.n	8003f3c <scalbn+0x8c>
 8003f2a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003f2e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003f32:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003f36:	ec45 4b10 	vmov	d0, r4, r5
 8003f3a:	bd70      	pop	{r4, r5, r6, pc}
 8003f3c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8003f40:	da19      	bge.n	8003f76 <scalbn+0xc6>
 8003f42:	f24c 3350 	movw	r3, #50000	; 0xc350
 8003f46:	429e      	cmp	r6, r3
 8003f48:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8003f4c:	dd0a      	ble.n	8003f64 <scalbn+0xb4>
 8003f4e:	a112      	add	r1, pc, #72	; (adr r1, 8003f98 <scalbn+0xe8>)
 8003f50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1e2      	bne.n	8003f1e <scalbn+0x6e>
 8003f58:	a30f      	add	r3, pc, #60	; (adr r3, 8003f98 <scalbn+0xe8>)
 8003f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f5e:	f7fc faf7 	bl	8000550 <__aeabi_dmul>
 8003f62:	e7cb      	b.n	8003efc <scalbn+0x4c>
 8003f64:	a10a      	add	r1, pc, #40	; (adr r1, 8003f90 <scalbn+0xe0>)
 8003f66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d0b8      	beq.n	8003ee0 <scalbn+0x30>
 8003f6e:	a10e      	add	r1, pc, #56	; (adr r1, 8003fa8 <scalbn+0xf8>)
 8003f70:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f74:	e7b4      	b.n	8003ee0 <scalbn+0x30>
 8003f76:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003f7a:	3236      	adds	r2, #54	; 0x36
 8003f7c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003f80:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8003f84:	4620      	mov	r0, r4
 8003f86:	4b0c      	ldr	r3, [pc, #48]	; (8003fb8 <scalbn+0x108>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	e7e8      	b.n	8003f5e <scalbn+0xae>
 8003f8c:	f3af 8000 	nop.w
 8003f90:	c2f8f359 	.word	0xc2f8f359
 8003f94:	01a56e1f 	.word	0x01a56e1f
 8003f98:	8800759c 	.word	0x8800759c
 8003f9c:	7e37e43c 	.word	0x7e37e43c
 8003fa0:	8800759c 	.word	0x8800759c
 8003fa4:	fe37e43c 	.word	0xfe37e43c
 8003fa8:	c2f8f359 	.word	0xc2f8f359
 8003fac:	81a56e1f 	.word	0x81a56e1f
 8003fb0:	43500000 	.word	0x43500000
 8003fb4:	ffff3cb0 	.word	0xffff3cb0
 8003fb8:	3c900000 	.word	0x3c900000

08003fbc <_init>:
 8003fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fbe:	bf00      	nop
 8003fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fc2:	bc08      	pop	{r3}
 8003fc4:	469e      	mov	lr, r3
 8003fc6:	4770      	bx	lr

08003fc8 <_fini>:
 8003fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fca:	bf00      	nop
 8003fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fce:	bc08      	pop	{r3}
 8003fd0:	469e      	mov	lr, r3
 8003fd2:	4770      	bx	lr
