// Seed: 3769456001
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input tri0 id_2,
    output wand id_3,
    output uwire id_4,
    input wand id_5,
    output wand id_6,
    input wire id_7,
    input tri0 id_8,
    input wand id_9,
    input uwire id_10
);
endmodule
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output tri module_1,
    output tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    input uwire id_8,
    input tri1 id_9,
    output wand id_10,
    input supply1 id_11,
    input tri1 id_12,
    input uwire id_13
);
  always @(1) begin : LABEL_0
    force id_1 = 1'b0;
  end
  module_0 modCall_1 (
      id_11,
      id_10,
      id_8,
      id_3,
      id_1,
      id_12,
      id_10,
      id_12,
      id_6,
      id_8,
      id_5
  );
  assign modCall_1.id_9 = 0;
endmodule
