<Results/membwl/dimm4/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9e2
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3944.01 --||-- Mem Ch  0: Reads (MB/s):  3910.24 --|
|--            Writes(MB/s):  2183.64 --||--            Writes(MB/s):  2204.64 --|
|-- Mem Ch  1: Reads (MB/s):  3944.80 --||-- Mem Ch  1: Reads (MB/s):  3909.28 --|
|--            Writes(MB/s):  2182.83 --||--            Writes(MB/s):  2208.84 --|
|-- Mem Ch  2: Reads (MB/s):  3944.85 --||-- Mem Ch  2: Reads (MB/s):  3909.73 --|
|--            Writes(MB/s):  2180.03 --||--            Writes(MB/s):  2204.46 --|
|-- Mem Ch  3: Reads (MB/s):  3957.16 --||-- Mem Ch  3: Reads (MB/s):  3948.07 --|
|--            Writes(MB/s):  2185.32 --||--            Writes(MB/s):  2213.71 --|
|-- NODE 0 Mem Read (MB/s) : 15790.82 --||-- NODE 1 Mem Read (MB/s) : 15677.32 --|
|-- NODE 0 Mem Write(MB/s) :  8731.83 --||-- NODE 1 Mem Write(MB/s) :  8831.65 --|
|-- NODE 0 P. Write (T/s):     157551 --||-- NODE 1 P. Write (T/s):     158770 --|
|-- NODE 0 Memory (MB/s):    24522.65 --||-- NODE 1 Memory (MB/s):    24508.97 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31468.14                --|
            |--                System Write Throughput(MB/s):      17563.48                --|
            |--               System Memory Throughput(MB/s):      49031.62                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: ab7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     196 M        60      27 M   236 M    897 K     0    1331 K
 1     192 M        12      30 M   231 M    813 K     0    1271 K
-----------------------------------------------------------------------
 *     388 M        72      57 M   467 M   1711 K     0    2602 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.82        Core1: 17.62        
Core2: 39.23        Core3: 27.94        
Core4: 19.22        Core5: 19.46        
Core6: 42.50        Core7: 15.51        
Core8: 17.65        Core9: 25.45        
Core10: 45.61        Core11: 15.18        
Core12: 13.52        Core13: 39.51        
Core14: 15.19        Core15: 19.41        
Core16: 28.01        Core17: 38.74        
Core18: 16.04        Core19: 17.45        
Core20: 24.08        Core21: 20.54        
Core22: 23.49        Core23: 28.54        
Core24: 27.00        Core25: 16.36        
Core26: 18.34        Core27: 19.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.70
Socket1: 17.70
DDR read Latency(ns)
Socket0: 733.97
Socket1: 699.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.97        Core1: 18.81        
Core2: 40.38        Core3: 28.57        
Core4: 19.90        Core5: 19.66        
Core6: 37.12        Core7: 15.51        
Core8: 18.61        Core9: 24.18        
Core10: 42.72        Core11: 14.40        
Core12: 13.42        Core13: 38.76        
Core14: 15.21        Core15: 19.17        
Core16: 26.32        Core17: 38.02        
Core18: 15.89        Core19: 17.19        
Core20: 24.21        Core21: 21.20        
Core22: 23.78        Core23: 29.08        
Core24: 26.48        Core25: 16.40        
Core26: 18.20        Core27: 20.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.76
Socket1: 17.78
DDR read Latency(ns)
Socket0: 739.43
Socket1: 719.25
irq_total: 503262.412132312
cpu_total: 30.75
cpu_0: 44.15
cpu_1: 61.37
cpu_2: 1.06
cpu_3: 4.79
cpu_4: 40.09
cpu_5: 40.69
cpu_6: 0.20
cpu_7: 50.33
cpu_8: 48.94
cpu_9: 3.79
cpu_10: 0.07
cpu_11: 51.86
cpu_12: 53.19
cpu_13: 0.13
cpu_14: 49.67
cpu_15: 40.09
cpu_16: 16.36
cpu_17: 0.07
cpu_18: 65.23
cpu_19: 45.81
cpu_20: 24.27
cpu_21: 42.22
cpu_22: 36.10
cpu_23: 20.88
cpu_24: 2.33
cpu_25: 46.21
cpu_26: 47.21
cpu_27: 24.07
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12168633018
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12372805944
Total_tx_bytes_phy: 24541438962
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 8324135
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7715877
Total_rx_bytes: 16040012
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1350500
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1372023
Total_tx_packets_phy: 2722523
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 126123
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 116907
Total_rx_packets: 243030
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1350496
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1372023
Total_tx_packets: 2722519
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9052277
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8183911
Total_rx_bytes_phy: 17236188
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12163195654
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12367310927
Total_tx_bytes: 24530506581
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 129617
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 116913
Total_rx_packets_phy: 246530


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.46        Core1: 16.13        
Core2: 41.01        Core3: 28.43        
Core4: 21.38        Core5: 20.13        
Core6: 38.36        Core7: 16.07        
Core8: 15.85        Core9: 26.14        
Core10: 34.40        Core11: 16.55        
Core12: 15.36        Core13: 30.16        
Core14: 15.29        Core15: 18.79        
Core16: 26.72        Core17: 39.43        
Core18: 16.29        Core19: 16.90        
Core20: 25.14        Core21: 21.79        
Core22: 24.74        Core23: 28.33        
Core24: 31.38        Core25: 15.78        
Core26: 18.45        Core27: 19.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.98
Socket1: 17.74
DDR read Latency(ns)
Socket0: 709.69
Socket1: 712.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.50        Core1: 16.42        
Core2: 39.06        Core3: 28.12        
Core4: 18.69        Core5: 18.10        
Core6: 36.08        Core7: 17.47        
Core8: 15.88        Core9: 25.47        
Core10: 38.10        Core11: 15.60        
Core12: 15.54        Core13: 34.72        
Core14: 15.46        Core15: 19.00        
Core16: 25.73        Core17: 38.16        
Core18: 16.11        Core19: 17.13        
Core20: 23.92        Core21: 21.43        
Core22: 24.63        Core23: 29.06        
Core24: 37.02        Core25: 16.07        
Core26: 18.29        Core27: 20.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.81
Socket1: 17.69
DDR read Latency(ns)
Socket0: 721.24
Socket1: 712.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.30        Core1: 16.58        
Core2: 40.86        Core3: 28.11        
Core4: 19.46        Core5: 18.59        
Core6: 38.66        Core7: 17.63        
Core8: 15.85        Core9: 26.37        
Core10: 41.87        Core11: 14.67        
Core12: 14.97        Core13: 37.05        
Core14: 15.69        Core15: 19.37        
Core16: 28.50        Core17: 38.47        
Core18: 16.59        Core19: 17.56        
Core20: 25.23        Core21: 20.49        
Core22: 23.60        Core23: 28.23        
Core24: 31.49        Core25: 16.38        
Core26: 18.65        Core27: 20.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.89
Socket1: 17.68
DDR read Latency(ns)
Socket0: 722.05
Socket1: 714.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.75        Core1: 16.27        
Core2: 40.46        Core3: 28.22        
Core4: 20.16        Core5: 19.25        
Core6: 42.57        Core7: 18.03        
Core8: 14.92        Core9: 26.93        
Core10: 39.93        Core11: 14.64        
Core12: 15.38        Core13: 36.85        
Core14: 15.63        Core15: 18.68        
Core16: 28.22        Core17: 39.91        
Core18: 16.29        Core19: 17.34        
Core20: 24.22        Core21: 21.66        
Core22: 24.69        Core23: 28.13        
Core24: 35.46        Core25: 16.08        
Core26: 18.48        Core27: 19.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.91
Socket1: 17.70
DDR read Latency(ns)
Socket0: 716.18
Socket1: 717.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3158
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412456082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412459834; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206294528; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206294528; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206293329; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206293329; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206290831; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206290831; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206291511; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206291511; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005244895; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5690699; Consumed Joules: 347.33; Watts: 57.84; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 4397202; Consumed DRAM Joules: 67.28; DRAM Watts: 11.20
S1P0; QPIClocks: 14412500642; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412504474; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206311369; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206311369; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206310103; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206310103; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206312029; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206312029; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206313777; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206313777; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005286517; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5782547; Consumed Joules: 352.94; Watts: 58.77; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 4686929; Consumed DRAM Joules: 71.71; DRAM Watts: 11.94
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: d28
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.23   0.40    0.89      53 M     66 M    0.20    0.38    0.06    0.07     4760     9149       34     65
   1    1     0.24   0.32   0.75    1.20      58 M     79 M    0.27    0.39    0.02    0.03     4088     8775      287     60
   2    0     0.00   0.24   0.02    0.60     889 K   1382 K    0.36    0.06    0.02    0.04      168       73       21     64
   3    1     0.04   0.64   0.06    0.60    2537 K   3231 K    0.21    0.30    0.01    0.01      504       38      170     61
   4    0     0.12   0.27   0.43    0.96      57 M     71 M    0.20    0.33    0.05    0.06     1064     8489      214     64
   5    1     0.13   0.28   0.46    0.98      56 M     70 M    0.19    0.35    0.04    0.05     4704    10088       50     61
   6    0     0.00   0.31   0.00    0.60     125 K    200 K    0.37    0.10    0.02    0.02        0        9        2     64
   7    1     0.13   0.23   0.57    1.10      52 M     69 M    0.24    0.40    0.04    0.05     5936     9972      132     60
   8    0     0.15   0.27   0.56    1.10      52 M     68 M    0.24    0.40    0.03    0.04     4816     9721      320     63
   9    1     0.03   0.67   0.05    0.60    1764 K   2144 K    0.18    0.27    0.01    0.01      224      111       16     60
  10    0     0.00   0.33   0.00    0.60      59 K     87 K    0.32    0.12    0.02    0.02       56        7        1     63
  11    1     0.16   0.27   0.60    1.13      52 M     72 M    0.27    0.41    0.03    0.04     3976     9778      179     60
  12    0     0.18   0.27   0.67    1.18      51 M     71 M    0.28    0.43    0.03    0.04     5936    11241      232     63
  13    1     0.00   0.29   0.00    0.60      49 K     77 K    0.37    0.11    0.02    0.03      112        7        4     60
  14    0     0.13   0.22   0.59    1.13      53 M     70 M    0.24    0.41    0.04    0.05     3528    10582      322     63
  15    1     0.06   0.19   0.34    0.83      52 M     64 M    0.18    0.36    0.08    0.10     1848     9994       21     60
  16    0     0.11   0.74   0.15    0.61    5706 K   7372 K    0.23    0.35    0.01    0.01       56      122      115     63
  17    1     0.00   0.28   0.00    0.60      34 K     47 K    0.28    0.07    0.03    0.04        0        2        0     61
  18    0     0.27   0.32   0.82    1.20      59 M     83 M    0.28    0.40    0.02    0.03     5096    10773      371     63
  19    1     0.12   0.26   0.46    0.97      50 M     65 M    0.23    0.38    0.04    0.05     5040     8943      240     61
  20    0     0.18   0.75   0.23    0.67    7835 K     11 M    0.33    0.39    0.00    0.01      168      394      127     64
  21    1     0.12   0.28   0.41    0.90      56 M     69 M    0.18    0.34    0.05    0.06     3808     8788      216     61
  22    0     0.05   0.20   0.27    0.74      57 M     66 M    0.13    0.30    0.11    0.12     5376     8117        9     65
  23    1     0.15   0.73   0.21    0.62    8607 K   9749 K    0.12    0.41    0.01    0.01      280      420      264     62
  24    0     0.03   0.69   0.04    0.60    1319 K   1673 K    0.21    0.35    0.00    0.01      280      115       25     65
  25    1     0.08   0.19   0.43    0.90      49 M     63 M    0.23    0.43    0.06    0.08     4816    10696       13     62
  26    0     0.13   0.26   0.50    1.02      57 M     73 M    0.22    0.36    0.04    0.06     4200    11143      155     64
  27    1     0.19   0.72   0.26    0.69    6346 K   9452 K    0.33    0.53    0.00    0.00       56      135      120     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.31   0.34    0.99     458 M    593 M    0.23    0.38    0.03    0.04    35504    79935     1948     57
 SKT    1     0.10   0.32   0.33    0.95     448 M    579 M    0.23    0.39    0.03    0.04    35392    77747     1712     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.31   0.33    0.97     907 M   1172 M    0.23    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:   93 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.28 %

 C1 core residency: 41.86 %; C3 core residency: 1.38 %; C6 core residency: 22.48 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.78 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.59 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       33 G     33 G   |   34%    34%   
 SKT    1       33 G     33 G   |   34%    34%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  133 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    79.00    43.69     295.08      57.19         115.80
 SKT   1    78.94    44.42     297.08      60.05         115.98
---------------------------------------------------------------------------------------------------------------
       *    157.94    88.11     592.16     117.24         115.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",

	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_MEASUREMENT = "he_IL.UTF-8",
 ($Format:%ci ID=%h$)	LC_CTYPE = "en_US.UTF-8",

	LC_NAME = "he_IL.UTF-8",

	LANG = "en_US.UTF-8"
 This utility measures memory bandwidth per channel or per DIMM rank in real-time    are supported and installed on your system.


perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: e13
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3790.03 --||-- Mem Ch  0: Reads (MB/s):  3497.40 --|
|--            Writes(MB/s):  2143.85 --||--            Writes(MB/s):  1914.41 --|
|-- Mem Ch  1: Reads (MB/s):  3792.90 --||-- Mem Ch  1: Reads (MB/s):  3488.72 --|
|--            Writes(MB/s):  2146.25 --||--            Writes(MB/s):  1918.52 --|
|-- Mem Ch  2: Reads (MB/s):  3801.59 --||-- Mem Ch  2: Reads (MB/s):  3498.63 --|
|--            Writes(MB/s):  2148.67 --||--            Writes(MB/s):  1914.16 --|
|-- Mem Ch  3: Reads (MB/s):  3815.88 --||-- Mem Ch  3: Reads (MB/s):  3533.38 --|
|--            Writes(MB/s):  2149.70 --||--            Writes(MB/s):  1924.07 --|
|-- NODE 0 Mem Read (MB/s) : 15200.40 --||-- NODE 1 Mem Read (MB/s) : 14018.13 --|
|-- NODE 0 Mem Write(MB/s) :  8588.47 --||-- NODE 1 Mem Write(MB/s) :  7671.16 --|
|-- NODE 0 P. Write (T/s):     154997 --||-- NODE 1 P. Write (T/s):     152043 --|
|-- NODE 0 Memory (MB/s):    23788.86 --||-- NODE 1 Memory (MB/s):    21689.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      29218.52                --|
            |--                System Write Throughput(MB/s):      16259.62                --|
            |--               System Memory Throughput(MB/s):      45478.15                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: eef
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     196 M        12      27 M   246 M    803 K     0    1267 K
 1     192 M         0      27 M   216 M    791 K     0    1143 K
-----------------------------------------------------------------------
 *     388 M        12      54 M   463 M   1595 K     0    2410 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.94        Core1: 13.90        
Core2: 36.21        Core3: 25.67        
Core4: 12.55        Core5: 12.67        
Core6: 33.97        Core7: 26.55        
Core8: 12.21        Core9: 27.00        
Core10: 37.12        Core11: 28.29        
Core12: 24.44        Core13: 17.25        
Core14: 18.22        Core15: 16.67        
Core16: 20.08        Core17: 44.74        
Core18: 17.87        Core19: 20.44        
Core20: 23.42        Core21: 15.59        
Core22: 22.79        Core23: 24.53        
Core24: 24.30        Core25: 16.06        
Core26: 18.76        Core27: 25.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.31
Socket1: 17.50
DDR read Latency(ns)
Socket0: 743.53
Socket1: 890.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.85        Core1: 15.96        
Core2: 35.78        Core3: 26.00        
Core4: 14.51        Core5: 14.67        
Core6: 33.35        Core7: 22.26        
Core8: 13.41        Core9: 29.87        
Core10: 34.72        Core11: 19.19        
Core12: 21.10        Core13: 18.27        
Core14: 18.19        Core15: 17.02        
Core16: 20.41        Core17: 45.82        
Core18: 18.06        Core19: 20.52        
Core20: 23.37        Core21: 16.05        
Core22: 22.63        Core23: 24.27        
Core24: 25.34        Core25: 16.84        
Core26: 18.93        Core27: 25.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.93
Socket1: 17.68
DDR read Latency(ns)
Socket0: 718.94
Socket1: 818.31
irq_total: 507336.095580605
cpu_total: 30.46
cpu_0: 45.15
cpu_1: 53.26
cpu_2: 8.24
cpu_3: 6.72
cpu_4: 48.54
cpu_5: 54.12
cpu_6: 18.35
cpu_7: 37.23
cpu_8: 57.25
cpu_9: 0.27
cpu_10: 0.66
cpu_11: 32.65
cpu_12: 41.69
cpu_13: 1.53
cpu_14: 46.68
cpu_15: 44.95
cpu_16: 16.62
cpu_17: 0.13
cpu_18: 53.06
cpu_19: 38.70
cpu_20: 11.77
cpu_21: 48.27
cpu_22: 37.57
cpu_23: 25.00
cpu_24: 6.78
cpu_25: 45.41
cpu_26: 48.47
cpu_27: 23.87
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 119383
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 118029
Total_rx_packets_phy: 237412
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12117102650
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12395815423
Total_tx_bytes: 24512918073
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7567792
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7790313
Total_rx_bytes: 15358105
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1344560
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1375175
Total_tx_packets_phy: 2719735
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 114663
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 118035
Total_rx_packets: 232698
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8328590
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8262076
Total_rx_bytes_phy: 16590666
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1344548
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1375180
Total_tx_packets: 2719728
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12122587463
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12401266268
Total_tx_bytes_phy: 24523853731


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.00        Core1: 14.13        
Core2: 35.12        Core3: 25.52        
Core4: 12.71        Core5: 12.96        
Core6: 32.10        Core7: 25.41        
Core8: 12.95        Core9: 35.59        
Core10: 38.60        Core11: 27.70        
Core12: 22.83        Core13: 21.75        
Core14: 18.23        Core15: 16.46        
Core16: 20.11        Core17: 30.65        
Core18: 18.04        Core19: 20.67        
Core20: 23.31        Core21: 15.85        
Core22: 22.99        Core23: 23.96        
Core24: 24.66        Core25: 16.28        
Core26: 19.15        Core27: 24.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.53
Socket1: 17.60
DDR read Latency(ns)
Socket0: 734.39
Socket1: 876.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.80        Core1: 13.17        
Core2: 34.32        Core3: 25.03        
Core4: 12.09        Core5: 12.46        
Core6: 33.73        Core7: 26.84        
Core8: 13.82        Core9: 38.64        
Core10: 37.37        Core11: 28.62        
Core12: 23.36        Core13: 18.57        
Core14: 18.38        Core15: 16.76        
Core16: 21.11        Core17: 36.09        
Core18: 17.66        Core19: 20.22        
Core20: 23.17        Core21: 15.97        
Core22: 22.85        Core23: 24.47        
Core24: 24.65        Core25: 16.38        
Core26: 18.66        Core27: 24.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.54
Socket1: 17.47
DDR read Latency(ns)
Socket0: 759.34
Socket1: 854.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.08        Core1: 16.47        
Core2: 34.76        Core3: 26.95        
Core4: 13.89        Core5: 13.86        
Core6: 34.30        Core7: 17.26        
Core8: 16.13        Core9: 28.59        
Core10: 37.88        Core11: 20.01        
Core12: 20.08        Core13: 21.20        
Core14: 17.29        Core15: 17.36        
Core16: 22.08        Core17: 38.07        
Core18: 17.65        Core19: 20.40        
Core20: 22.68        Core21: 16.47        
Core22: 21.81        Core23: 24.06        
Core24: 24.77        Core25: 17.45        
Core26: 18.73        Core27: 25.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.90
Socket1: 17.42
DDR read Latency(ns)
Socket0: 742.54
Socket1: 779.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.61        Core1: 18.78        
Core2: 36.76        Core3: 26.20        
Core4: 16.38        Core5: 16.77        
Core6: 34.75        Core7: 15.50        
Core8: 16.36        Core9: 38.40        
Core10: 36.39        Core11: 17.29        
Core12: 18.06        Core13: 18.26        
Core14: 16.85        Core15: 17.93        
Core16: 21.84        Core17: 36.37        
Core18: 17.86        Core19: 20.89        
Core20: 21.50        Core21: 16.38        
Core22: 21.83        Core23: 24.50        
Core24: 25.43        Core25: 17.59        
Core26: 19.15        Core27: 25.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.43
Socket1: 17.80
DDR read Latency(ns)
Socket0: 719.92
Socket1: 724.55
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4259
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414348686; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414353122; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207243925; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207243925; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207244908; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207244908; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207245476; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207245476; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207237336; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207237336; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006034968; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5823834; Consumed Joules: 355.46; Watts: 59.18; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4477236; Consumed DRAM Joules: 68.50; DRAM Watts: 11.41
S1P0; QPIClocks: 14414373818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414386886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207255906; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207255906; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207271123; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207271123; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207270378; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207270378; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207273770; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207273770; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006087204; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5753241; Consumed Joules: 351.15; Watts: 58.47; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 4562675; Consumed DRAM Joules: 69.81; DRAM Watts: 11.62
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1189
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.18   0.41    0.90      51 M     64 M    0.21    0.42    0.07    0.09     4088    10307        8     64
   1    1     0.19   0.31   0.61    1.12      49 M     68 M    0.27    0.41    0.03    0.04     3752     5919      149     60
   2    0     0.05   0.71   0.08    0.60    4472 K   5623 K    0.20    0.27    0.01    0.01      168      200       83     63
   3    1     0.05   0.67   0.08    0.60    2959 K   3664 K    0.19    0.33    0.01    0.01      168       24      138     61
   4    0     0.10   0.19   0.51    1.04      45 M     62 M    0.27    0.45    0.05    0.06     5488    11598       29     63
   5    1     0.18   0.29   0.63    1.13      47 M     67 M    0.30    0.43    0.03    0.04     5264     7177      106     61
   6    0     0.12   0.77   0.16    0.62    9048 K     11 M    0.19    0.29    0.01    0.01       56       65      142     63
   7    1     0.12   0.27   0.42    0.95      50 M     62 M    0.19    0.35    0.04    0.05     2632     5920      167     61
   8    0     0.19   0.27   0.68    1.16      48 M     70 M    0.31    0.45    0.03    0.04     4256    11604      257     62
   9    1     0.00   0.42   0.00    0.60     145 K    218 K    0.33    0.17    0.01    0.02       56        3        8     61
  10    0     0.00   0.47   0.01    0.60     255 K    371 K    0.31    0.16    0.01    0.01        0       26        3     62
  11    1     0.05   0.18   0.31    0.82      52 M     61 M    0.15    0.35    0.10    0.11     5096     5918      389     60
  12    0     0.17   0.33   0.51    1.02      56 M     68 M    0.18    0.34    0.03    0.04     3808     9462      124     63
  13    1     0.01   0.71   0.02    0.60     468 K    679 K    0.31    0.48    0.00    0.01      224       51        6     60
  14    0     0.12   0.23   0.54    1.06      59 M     73 M    0.20    0.38    0.05    0.06     4424    10736      294     63
  15    1     0.11   0.26   0.43    0.94      49 M     64 M    0.24    0.40    0.04    0.06     4088     7127       12     60
  16    0     0.14   0.82   0.17    0.60    3741 K   6130 K    0.39    0.45    0.00    0.00       56      130        4     63
  17    1     0.00   0.47   0.00    0.60      76 K     94 K    0.20    0.10    0.02    0.02      224        6        1     61
  18    0     0.20   0.28   0.70    1.19      62 M     82 M    0.24    0.37    0.03    0.04     5824    10656      357     63
  19    1     0.09   0.27   0.33    0.81      47 M     58 M    0.19    0.36    0.05    0.06     2968     5153      222     61
  20    0     0.10   0.83   0.12    0.61    3171 K   5759 K    0.45    0.39    0.00    0.01       56      242        3     64
  21    1     0.13   0.26   0.49    0.98      47 M     64 M    0.26    0.41    0.04    0.05     3976     6874      256     61
  22    0     0.06   0.18   0.31    0.79      60 M     69 M    0.14    0.31    0.11    0.12     2352     9413       18     64
  23    1     0.19   0.70   0.27    0.70    8443 K     11 M    0.24    0.48    0.00    0.01      336      561      192     62
  24    0     0.04   0.72   0.06    0.60    2346 K   4472 K    0.48    0.23    0.01    0.01       56      129        2     65
  25    1     0.11   0.26   0.44    0.93      47 M     62 M    0.25    0.43    0.04    0.06     4536     7205       72     61
  26    0     0.13   0.25   0.52    1.06      60 M     75 M    0.20    0.35    0.05    0.06     5264    10969      115     63
  27    1     0.17   0.68   0.25    0.68    8952 K     11 M    0.21    0.44    0.01    0.01      560      105      201     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.31   0.34    0.96     466 M    601 M    0.22    0.38    0.03    0.04    35896    85537     1439     57
 SKT    1     0.10   0.33   0.31    0.91     412 M    536 M    0.23    0.40    0.03    0.04    33880    52043     1919     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.32   0.32    0.94     879 M   1138 M    0.23    0.39    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:   90 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.63 %

 C1 core residency: 48.49 %; C3 core residency: 3.00 %; C6 core residency: 13.88 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.03 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.60 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       32 G     31 G   |   33%    33%   
 SKT    1       31 G     31 G   |   32%    32%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  126 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    78.33    44.71     298.21      57.18         115.31
 SKT   1    70.43    39.18     290.14      56.93         115.58
---------------------------------------------------------------------------------------------------------------
       *    148.76    83.89     588.35     114.12         115.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1272
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3795.35 --||-- Mem Ch  0: Reads (MB/s):  4282.52 --|
|--            Writes(MB/s):  2175.10 --||--            Writes(MB/s):  2347.18 --|
|-- Mem Ch  1: Reads (MB/s):  3803.93 --||-- Mem Ch  1: Reads (MB/s):  4279.42 --|
|--            Writes(MB/s):  2179.65 --||--            Writes(MB/s):  2353.16 --|
|-- Mem Ch  2: Reads (MB/s):  3802.96 --||-- Mem Ch  2: Reads (MB/s):  4286.80 --|
|--            Writes(MB/s):  2178.81 --||--            Writes(MB/s):  2347.52 --|
|-- Mem Ch  3: Reads (MB/s):  3813.83 --||-- Mem Ch  3: Reads (MB/s):  4322.84 --|
|--            Writes(MB/s):  2182.07 --||--            Writes(MB/s):  2358.04 --|
|-- NODE 0 Mem Read (MB/s) : 15216.07 --||-- NODE 1 Mem Read (MB/s) : 17171.57 --|
|-- NODE 0 Mem Write(MB/s) :  8715.64 --||-- NODE 1 Mem Write(MB/s) :  9405.91 --|
|-- NODE 0 P. Write (T/s):     155013 --||-- NODE 1 P. Write (T/s):     164257 --|
|-- NODE 0 Memory (MB/s):    23931.71 --||-- NODE 1 Memory (MB/s):    26577.48 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32387.64                --|
            |--                System Write Throughput(MB/s):      18121.55                --|
            |--               System Memory Throughput(MB/s):      50509.18                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1361
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     196 M        36      23 M   220 M    876 K     0    1079 K
 1     183 M        12      28 M   237 M    706 K     0    1147 K
-----------------------------------------------------------------------
 *     380 M        48      51 M   458 M   1582 K     0    2227 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.81        Core1: 17.64        
Core2: 42.44        Core3: 29.34        
Core4: 18.70        Core5: 17.22        
Core6: 36.43        Core7: 17.24        
Core8: 17.17        Core9: 27.15        
Core10: 24.73        Core11: 16.77        
Core12: 20.02        Core13: 26.13        
Core14: 19.80        Core15: 19.98        
Core16: 26.07        Core17: 38.79        
Core18: 19.37        Core19: 19.77        
Core20: 31.06        Core21: 20.59        
Core22: 20.52        Core23: 26.55        
Core24: 35.56        Core25: 20.70        
Core26: 20.30        Core27: 21.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.49
Socket1: 19.00
DDR read Latency(ns)
Socket0: 693.93
Socket1: 633.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.75        Core1: 22.37        
Core2: 42.93        Core3: 28.46        
Core4: 19.93        Core5: 14.89        
Core6: 33.28        Core7: 15.25        
Core8: 13.42        Core9: 26.94        
Core10: 23.91        Core11: 14.19        
Core12: 23.57        Core13: 26.43        
Core14: 18.96        Core15: 19.95        
Core16: 25.47        Core17: 39.28        
Core18: 18.19        Core19: 19.64        
Core20: 31.62        Core21: 20.42        
Core22: 19.93        Core23: 26.31        
Core24: 34.62        Core25: 20.54        
Core26: 19.39        Core27: 20.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.63
Socket1: 18.39
DDR read Latency(ns)
Socket0: 760.18
Socket1: 664.70
irq_total: 454771.72587772
cpu_total: 31.25
cpu_0: 45.81
cpu_1: 47.47
cpu_2: 0.93
cpu_3: 9.77
cpu_4: 38.16
cpu_5: 48.74
cpu_6: 0.66
cpu_7: 50.07
cpu_8: 50.13
cpu_9: 7.18
cpu_10: 7.11
cpu_11: 52.93
cpu_12: 48.74
cpu_13: 7.38
cpu_14: 45.01
cpu_15: 47.07
cpu_16: 27.39
cpu_17: 0.13
cpu_18: 47.54
cpu_19: 40.96
cpu_20: 19.28
cpu_21: 41.09
cpu_22: 41.42
cpu_23: 28.72
cpu_24: 10.70
cpu_25: 41.69
cpu_26: 44.81
cpu_27: 23.80
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 105682
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 135046
Total_rx_packets_phy: 240728
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1284811
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1370052
Total_tx_packets_phy: 2654863
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11581257186
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12349623374
Total_tx_bytes: 23930880560
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11586423151
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12355073641
Total_tx_bytes_phy: 23941496792
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6148923
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 8912704
Total_rx_bytes: 15061627
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 7322651
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9453240
Total_rx_bytes_phy: 16775891
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 93165
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 135040
Total_rx_packets: 228205
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1284808
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1370055
Total_tx_packets: 2654863


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.60        Core1: 18.26        
Core2: 41.72        Core3: 27.72        
Core4: 17.58        Core5: 16.85        
Core6: 38.16        Core7: 17.02        
Core8: 16.24        Core9: 26.99        
Core10: 25.34        Core11: 16.07        
Core12: 20.63        Core13: 26.23        
Core14: 19.78        Core15: 19.98        
Core16: 25.44        Core17: 36.86        
Core18: 18.79        Core19: 19.74        
Core20: 32.07        Core21: 20.44        
Core22: 20.55        Core23: 26.67        
Core24: 35.16        Core25: 20.48        
Core26: 19.68        Core27: 20.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.26
Socket1: 18.86
DDR read Latency(ns)
Socket0: 697.65
Socket1: 647.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.15        Core1: 23.36        
Core2: 41.88        Core3: 28.31        
Core4: 19.35        Core5: 15.53        
Core6: 26.10        Core7: 15.25        
Core8: 13.70        Core9: 26.98        
Core10: 23.90        Core11: 13.93        
Core12: 23.27        Core13: 26.65        
Core14: 18.86        Core15: 19.89        
Core16: 25.65        Core17: 44.06        
Core18: 18.11        Core19: 19.66        
Core20: 31.28        Core21: 20.34        
Core22: 19.96        Core23: 26.07        
Core24: 32.49        Core25: 20.53        
Core26: 19.67        Core27: 20.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.67
Socket1: 18.47
DDR read Latency(ns)
Socket0: 769.89
Socket1: 667.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.98        Core1: 21.75        
Core2: 42.91        Core3: 28.48        
Core4: 19.53        Core5: 15.69        
Core6: 26.16        Core7: 15.85        
Core8: 14.24        Core9: 27.01        
Core10: 24.28        Core11: 14.45        
Core12: 22.31        Core13: 26.47        
Core14: 19.04        Core15: 19.94        
Core16: 26.43        Core17: 40.44        
Core18: 18.47        Core19: 19.55        
Core20: 30.15        Core21: 20.30        
Core22: 20.11        Core23: 26.09        
Core24: 34.80        Core25: 20.60        
Core26: 19.96        Core27: 20.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.81
Socket1: 18.59
DDR read Latency(ns)
Socket0: 749.97
Socket1: 665.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.28        Core1: 18.73        
Core2: 40.93        Core3: 27.80        
Core4: 17.81        Core5: 16.72        
Core6: 29.55        Core7: 16.94        
Core8: 15.14        Core9: 27.02        
Core10: 24.65        Core11: 15.45        
Core12: 21.23        Core13: 25.80        
Core14: 19.53        Core15: 20.09        
Core16: 25.86        Core17: 41.10        
Core18: 18.86        Core19: 19.67        
Core20: 30.87        Core21: 20.24        
Core22: 20.54        Core23: 26.52        
Core24: 34.20        Core25: 20.51        
Core26: 19.99        Core27: 20.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.01
Socket1: 18.78
DDR read Latency(ns)
Socket0: 717.48
Socket1: 654.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5382
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412685050; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412689118; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206411615; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206411615; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206412983; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206412983; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206405278; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206405278; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206405983; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206405983; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005360737; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5679666; Consumed Joules: 346.66; Watts: 57.73; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4354308; Consumed DRAM Joules: 66.62; DRAM Watts: 11.09
S1P0; QPIClocks: 14412768230; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412771686; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206446345; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206446345; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206446944; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206446944; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206447928; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206447928; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206448859; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206448859; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005431544; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5835133; Consumed Joules: 356.15; Watts: 59.31; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4792218; Consumed DRAM Joules: 73.32; DRAM Watts: 12.21
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15d7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.21   0.46    0.97      45 M     60 M    0.25    0.44    0.05    0.06     5488    10962       57     64
   1    1     0.16   0.31   0.51    1.02      56 M     71 M    0.21    0.33    0.04    0.05     4032     6594       58     60
   2    0     0.00   0.22   0.01    0.60     695 K   1050 K    0.34    0.06    0.02    0.04      224       60        2     63
   3    1     0.08   0.72   0.11    0.60    4062 K   4817 K    0.16    0.30    0.01    0.01       56       35      177     60
   4    0     0.06   0.18   0.31    0.81      51 M     61 M    0.17    0.36    0.09    0.11     4760     9314       17     64
   5    1     0.14   0.23   0.60    1.16      50 M     68 M    0.26    0.41    0.04    0.05     5320     9609       28     60
   6    0     0.01   0.55   0.01    0.60     293 K    432 K    0.32    0.19    0.01    0.01        0       16        1     64
   7    1     0.14   0.23   0.59    1.12      53 M     70 M    0.25    0.40    0.04    0.05     2744     9355      308     59
   8    0     0.16   0.26   0.63    1.18      44 M     63 M    0.29    0.45    0.03    0.04     4872    10835      183     62
   9    1     0.04   0.64   0.07    0.60    2368 K   5041 K    0.53    0.24    0.01    0.01       56       69       18     60
  10    0     0.06   0.79   0.07    0.60    2292 K   4445 K    0.48    0.27    0.00    0.01       56      127        1     62
  11    1     0.13   0.21   0.64    1.18      54 M     73 M    0.26    0.41    0.04    0.06     5376     9717      319     59
  12    0     0.20   0.34   0.59    1.09      60 M     73 M    0.18    0.33    0.03    0.04     3584    10105      437     62
  13    1     0.05   0.70   0.07    0.60    2432 K   4894 K    0.50    0.27    0.00    0.01      112       82       91     59
  14    0     0.11   0.25   0.46    0.96      58 M     70 M    0.17    0.36    0.05    0.06     3584    10133      294     63
  15    1     0.11   0.24   0.45    0.93      62 M     77 M    0.19    0.32    0.06    0.07     4872     9478      245     59
  16    0     0.21   0.92   0.23    0.66    9159 K     13 M    0.33    0.34    0.00    0.01       56      224      159     63
  17    1     0.00   0.28   0.00    0.60      47 K     68 K    0.31    0.09    0.02    0.03        0        1        1     60
  18    0     0.14   0.24   0.57    1.13      58 M     72 M    0.19    0.36    0.04    0.05     4200    10717      152     63
  19    1     0.06   0.17   0.34    0.80      56 M     67 M    0.16    0.35    0.10    0.12     3920     8150       10     61
  20    0     0.14   0.72   0.20    0.64    7412 K   9444 K    0.22    0.35    0.01    0.01        0      386      246     63
  21    1     0.06   0.17   0.34    0.80      61 M     72 M    0.15    0.33    0.11    0.13     4424     9399       10     62
  22    0     0.06   0.16   0.35    0.82      59 M     70 M    0.15    0.34    0.11    0.12     4200    10428        4     64
  23    1     0.21   0.69   0.30    0.74      12 M     14 M    0.17    0.45    0.01    0.01      168      809      374     62
  24    0     0.07   0.74   0.10    0.60    5417 K   6869 K    0.21    0.26    0.01    0.01      392       80      113     64
  25    1     0.06   0.17   0.35    0.82      61 M     72 M    0.16    0.33    0.10    0.12     4312     9327      282     61
  26    0     0.10   0.24   0.43    0.92      59 M     72 M    0.19    0.34    0.06    0.07     4760    11520        2     62
  27    1     0.18   0.74   0.24    0.66    6689 K   9776 K    0.32    0.52    0.00    0.01      168      325       81     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.32   0.32    0.92     462 M    581 M    0.20    0.37    0.03    0.04    36176    84907     1668     56
 SKT    1     0.10   0.30   0.33    0.92     484 M    612 M    0.21    0.36    0.03    0.04    35560    72950     2002     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.31   0.32    0.92     947 M   1194 M    0.21    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   28 G ; Active cycles:   90 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 35.06 %

 C1 core residency: 46.49 %; C3 core residency: 3.22 %; C6 core residency: 15.23 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.79 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.51 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       32 G     32 G   |   33%    33%   
 SKT    1       34 G     34 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  133 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    76.04    43.64     293.15      56.51         115.91
 SKT   1    85.16    46.76     298.51      61.51         116.44
---------------------------------------------------------------------------------------------------------------
       *    161.20    90.40     591.66     118.02         116.18
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16bc
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3241.60 --||-- Mem Ch  0: Reads (MB/s):  3139.39 --|
|--            Writes(MB/s):  1516.02 --||--            Writes(MB/s):  1710.53 --|
|-- Mem Ch  1: Reads (MB/s):  3237.09 --||-- Mem Ch  1: Reads (MB/s):  3129.67 --|
|--            Writes(MB/s):  1517.95 --||--            Writes(MB/s):  1711.12 --|
|-- Mem Ch  2: Reads (MB/s):  3236.41 --||-- Mem Ch  2: Reads (MB/s):  3129.94 --|
|--            Writes(MB/s):  1516.89 --||--            Writes(MB/s):  1705.80 --|
|-- Mem Ch  3: Reads (MB/s):  3251.48 --||-- Mem Ch  3: Reads (MB/s):  3180.53 --|
|--            Writes(MB/s):  1519.67 --||--            Writes(MB/s):  1717.97 --|
|-- NODE 0 Mem Read (MB/s) : 12966.59 --||-- NODE 1 Mem Read (MB/s) : 12579.54 --|
|-- NODE 0 Mem Write(MB/s) :  6070.53 --||-- NODE 1 Mem Write(MB/s) :  6845.41 --|
|-- NODE 0 P. Write (T/s):     146404 --||-- NODE 1 P. Write (T/s):     147411 --|
|-- NODE 0 Memory (MB/s):    19037.12 --||-- NODE 1 Memory (MB/s):    19424.95 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25546.13                --|
            |--                System Write Throughput(MB/s):      12915.95                --|
            |--               System Memory Throughput(MB/s):      38462.08                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1792
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     196 M        12      24 M   242 M    844 K     0    1268 K
 1     192 M        12      23 M   225 M    700 K     0    1214 K
-----------------------------------------------------------------------
 *     388 M        24      48 M   467 M   1545 K     0    2483 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.92        Core1: 16.79        
Core2: 33.18        Core3: 30.97        
Core4: 16.30        Core5: 13.79        
Core6: 35.10        Core7: 16.68        
Core8: 18.63        Core9: 40.22        
Core10: 23.36        Core11: 16.08        
Core12: 14.13        Core13: 30.76        
Core14: 15.05        Core15: 21.47        
Core16: 25.29        Core17: 25.19        
Core18: 13.99        Core19: 13.94        
Core20: 25.06        Core21: 14.74        
Core22: 26.44        Core23: 27.14        
Core24: 26.68        Core25: 15.56        
Core26: 14.40        Core27: 25.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.59
Socket1: 16.10
DDR read Latency(ns)
Socket0: 854.10
Socket1: 906.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.05        Core1: 22.21        
Core2: 32.55        Core3: 30.31        
Core4: 22.53        Core5: 13.37        
Core6: 32.30        Core7: 14.90        
Core8: 14.11        Core9: 33.77        
Core10: 22.38        Core11: 14.81        
Core12: 13.79        Core13: 29.71        
Core14: 14.49        Core15: 20.63        
Core16: 22.47        Core17: 24.61        
Core18: 14.06        Core19: 13.68        
Core20: 24.91        Core21: 14.16        
Core22: 25.51        Core23: 26.38        
Core24: 26.76        Core25: 14.78        
Core26: 13.56        Core27: 24.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 15.82
Socket1: 15.72
DDR read Latency(ns)
Socket0: 899.40
Socket1: 979.33
irq_total: 495760.134935346
cpu_total: 28.58
cpu_0: 41.22
cpu_1: 35.90
cpu_2: 10.37
cpu_3: 5.65
cpu_4: 37.37
cpu_5: 47.94
cpu_6: 2.19
cpu_7: 44.28
cpu_8: 45.61
cpu_9: 0.20
cpu_10: 8.58
cpu_11: 50.73
cpu_12: 49.40
cpu_13: 5.05
cpu_14: 47.67
cpu_15: 25.47
cpu_16: 22.01
cpu_17: 7.91
cpu_18: 47.67
cpu_19: 46.01
cpu_20: 10.37
cpu_21: 40.89
cpu_22: 18.42
cpu_23: 21.94
cpu_24: 16.95
cpu_25: 48.60
cpu_26: 49.27
cpu_27: 12.63
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1344190
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1373298
Total_tx_packets_phy: 2717488
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12089240232
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12378935109
Total_tx_bytes: 24468175341
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12094454822
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12384377163
Total_tx_bytes_phy: 24478831985
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1344208
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1373304
Total_tx_packets: 2717512
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7222215
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7711450
Total_rx_bytes: 14933665
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 7688295
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8178783
Total_rx_bytes_phy: 15867078
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 109426
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 116840
Total_rx_packets: 226266
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 109870
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 116839
Total_rx_packets_phy: 226709


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.76        Core1: 22.10        
Core2: 32.30        Core3: 31.40        
Core4: 22.41        Core5: 12.74        
Core6: 33.88        Core7: 17.60        
Core8: 14.36        Core9: 35.59        
Core10: 22.76        Core11: 15.01        
Core12: 13.44        Core13: 30.45        
Core14: 15.62        Core15: 20.35        
Core16: 21.65        Core17: 24.54        
Core18: 14.44        Core19: 13.76        
Core20: 24.44        Core21: 14.80        
Core22: 26.68        Core23: 26.80        
Core24: 25.20        Core25: 15.31        
Core26: 14.52        Core27: 23.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.20
Socket1: 16.12
DDR read Latency(ns)
Socket0: 860.19
Socket1: 942.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.74        Core1: 22.01        
Core2: 33.10        Core3: 30.99        
Core4: 22.33        Core5: 13.82        
Core6: 36.31        Core7: 15.01        
Core8: 14.18        Core9: 40.56        
Core10: 23.15        Core11: 16.05        
Core12: 14.33        Core13: 30.53        
Core14: 15.36        Core15: 20.68        
Core16: 22.69        Core17: 24.66        
Core18: 14.20        Core19: 13.97        
Core20: 24.95        Core21: 14.82        
Core22: 27.21        Core23: 26.40        
Core24: 26.44        Core25: 15.61        
Core26: 14.42        Core27: 24.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.41
Socket1: 16.27
DDR read Latency(ns)
Socket0: 853.54
Socket1: 902.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.93        Core1: 24.07        
Core2: 32.67        Core3: 31.44        
Core4: 23.11        Core5: 13.30        
Core6: 35.51        Core7: 14.41        
Core8: 14.36        Core9: 37.10        
Core10: 23.04        Core11: 15.81        
Core12: 13.99        Core13: 29.41        
Core14: 14.72        Core15: 21.97        
Core16: 22.93        Core17: 24.81        
Core18: 14.03        Core19: 13.56        
Core20: 23.61        Core21: 15.32        
Core22: 27.33        Core23: 25.93        
Core24: 25.54        Core25: 15.32        
Core26: 14.58        Core27: 25.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.39
Socket1: 16.21
DDR read Latency(ns)
Socket0: 837.37
Socket1: 910.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.25        Core1: 24.43        
Core2: 32.60        Core3: 30.80        
Core4: 22.41        Core5: 12.50        
Core6: 33.92        Core7: 14.31        
Core8: 16.28        Core9: 37.18        
Core10: 21.94        Core11: 14.59        
Core12: 12.32        Core13: 29.27        
Core14: 14.35        Core15: 21.43        
Core16: 24.21        Core17: 25.03        
Core18: 14.13        Core19: 14.11        
Core20: 24.30        Core21: 14.87        
Core22: 26.01        Core23: 26.26        
Core24: 26.57        Core25: 14.99        
Core26: 14.20        Core27: 24.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 15.87
Socket1: 15.78
DDR read Latency(ns)
Socket0: 933.91
Socket1: 933.61
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000
 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6452
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413472798; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413477282; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206798718; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206798718; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206800438; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206800438; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206802473; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206802473; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206803593; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206803593; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005676878; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5585169; Consumed Joules: 340.89; Watts: 56.76; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 3979731; Consumed DRAM Joules: 60.89; DRAM Watts: 10.14
S1P0; QPIClocks: 14413549010; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413552822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206833741; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206833741; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206836002; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206836002; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206839302; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206839302; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206842060; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206842060; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005721819; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5665790; Consumed Joules: 345.81; Watts: 57.58; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 4304868; Consumed DRAM Joules: 65.86; DRAM Watts: 10.97
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a05
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.21   0.36    0.85      37 M     51 M    0.27    0.48    0.05    0.07     3864     7694        6     64
   1    1     0.10   0.30   0.32    0.82      46 M     55 M    0.17    0.36    0.05    0.06     3360     4946       58     61
   2    0     0.06   0.74   0.09    0.60    5541 K   6790 K    0.18    0.29    0.01    0.01      112       75      150     63
   3    1     0.05   0.62   0.08    0.60    1802 K   2787 K    0.35    0.27    0.00    0.01      168      180       72     61
   4    0     0.12   0.36   0.33    0.79      44 M     54 M    0.19    0.38    0.04    0.05     1400     5704      111     64
   5    1     0.14   0.24   0.57    1.11      36 M     55 M    0.33    0.51    0.03    0.04     6272     7740       59     60
   6    0     0.01   0.54   0.02    0.60     587 K    830 K    0.29    0.15    0.01    0.01      112       15        4     63
   7    1     0.12   0.27   0.44    0.97      44 M     57 M    0.22    0.42    0.04    0.05     5600     6619      258     59
   8    0     0.20   0.36   0.54    1.07      38 M     57 M    0.33    0.46    0.02    0.03     2520     6641      141     63
   9    1     0.00   0.33   0.00    0.61      68 K    100 K    0.31    0.11    0.02    0.02       56        1        3     60
  10    0     0.07   0.86   0.08    0.60    2104 K   4388 K    0.52    0.34    0.00    0.01      168       94       43     62
  11    1     0.19   0.32   0.60    1.12      46 M     64 M    0.28    0.45    0.02    0.03     4592     7339      144     59
  12    0     0.17   0.28   0.61    1.15      36 M     57 M    0.36    0.51    0.02    0.03     5880     8308      145     63
  13    1     0.03   0.74   0.04    0.60    2489 K   2945 K    0.16    0.38    0.01    0.01      224       40       84     60
  14    0     0.13   0.27   0.49    1.01      40 M     57 M    0.29    0.48    0.03    0.04     3360     7280      241     63
  15    1     0.04   0.22   0.18    0.69      32 M     39 M    0.16    0.38    0.08    0.10     2016     5168       42     60
  16    0     0.17   0.79   0.21    0.65    6738 K     10 M    0.34    0.44    0.00    0.01      224      165      138     63
  17    1     0.06   0.81   0.07    0.60    2196 K   3971 K    0.45    0.31    0.00    0.01      112       57       95     61
  18    0     0.16   0.29   0.54    1.05      36 M     53 M    0.33    0.50    0.02    0.03     6608     8284      231     63
  19    1     0.11   0.24   0.46    0.98      35 M     52 M    0.32    0.52    0.03    0.05     1064     7449       15     61
  20    0     0.09   0.73   0.13    0.61    2154 K   3400 K    0.37    0.31    0.00    0.00      112      288        3     64
  21    1     0.09   0.24   0.38    0.91      32 M     46 M    0.29    0.50    0.04    0.05     7168     7399       19     60
  22    0     0.03   0.22   0.12    0.64      29 M     33 M    0.12    0.30    0.11    0.12     3024     4013        4     64
  23    1     0.16   0.74   0.22    0.66    8240 K     11 M    0.28    0.37    0.01    0.01      448      478      144     62
  24    0     0.13   0.76   0.17    0.64    5651 K   8725 K    0.35    0.42    0.00    0.01      112      215      378     65
  25    1     0.16   0.31   0.51    1.02      40 M     58 M    0.31    0.47    0.03    0.04     5544     7414      296     60
  26    0     0.14   0.26   0.53    1.05      39 M     56 M    0.31    0.49    0.03    0.04     7504     8248      268     63
  27    1     0.10   0.68   0.15    0.60    4139 K   5258 K    0.21    0.34    0.00    0.01        0      110       75     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.37   0.30    0.90     325 M    455 M    0.29    0.46    0.02    0.03    35000    57024     1863     57
 SKT    1     0.10   0.33   0.29    0.91     334 M    455 M    0.27    0.45    0.02    0.03    36624    54940     1364     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.35   0.29    0.90     660 M    911 M    0.28    0.46    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:   82 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.55 %

 C1 core residency: 52.76 %; C3 core residency: 3.55 %; C6 core residency: 11.13 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.76 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.58 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1       30 G     30 G   |   31%    31%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  120 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    64.08    29.85     288.47      51.18         115.40
 SKT   1    61.95    33.08     288.09      53.93         115.13
---------------------------------------------------------------------------------------------------------------
       *    126.03    62.93     576.57     105.11         115.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1aec
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3300.42 --||-- Mem Ch  0: Reads (MB/s):  3622.29 --|
|--            Writes(MB/s):  1514.58 --||--            Writes(MB/s):  1729.65 --|
|-- Mem Ch  1: Reads (MB/s):  3311.47 --||-- Mem Ch  1: Reads (MB/s):  3617.53 --|
|--            Writes(MB/s):  1517.74 --||--            Writes(MB/s):  1733.03 --|
|-- Mem Ch  2: Reads (MB/s):  3307.81 --||-- Mem Ch  2: Reads (MB/s):  3627.31 --|
|--            Writes(MB/s):  1514.76 --||--            Writes(MB/s):  1727.90 --|
|-- Mem Ch  3: Reads (MB/s):  3321.16 --||-- Mem Ch  3: Reads (MB/s):  3671.52 --|
|--            Writes(MB/s):  1516.55 --||--            Writes(MB/s):  1739.91 --|
|-- NODE 0 Mem Read (MB/s) : 13240.86 --||-- NODE 1 Mem Read (MB/s) : 14538.65 --|
|-- NODE 0 Mem Write(MB/s) :  6063.64 --||-- NODE 1 Mem Write(MB/s) :  6930.49 --|
|-- NODE 0 P. Write (T/s):     147267 --||-- NODE 1 P. Write (T/s):     151232 --|
|-- NODE 0 Memory (MB/s):    19304.50 --||-- NODE 1 Memory (MB/s):    21469.14 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      27779.51                --|
            |--                System Write Throughput(MB/s):      12994.12                --|
            |--               System Memory Throughput(MB/s):      40773.64                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1bc1
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     196 M       168      29 M   242 M    881 K     0    1108 K
 1     193 M        12      24 M   221 M    738 K     0    1277 K
-----------------------------------------------------------------------
 *     389 M       180      54 M   464 M   1619 K     0    2386 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.38        Core1: 16.98        
Core2: 35.70        Core3: 30.42        
Core4: 27.40        Core5: 25.38        
Core6: 36.75        Core7: 11.18        
Core8: 24.72        Core9: 33.81        
Core10: 27.76        Core11: 12.79        
Core12: 12.69        Core13: 32.05        
Core14: 18.73        Core15: 16.34        
Core16: 28.11        Core17: 25.06        
Core18: 12.46        Core19: 16.98        
Core20: 21.05        Core21: 17.11        
Core22: 20.56        Core23: 18.04        
Core24: 30.64        Core25: 18.64        
Core26: 14.28        Core27: 20.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.81
Socket1: 16.33
DDR read Latency(ns)
Socket0: 835.55
Socket1: 821.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.53        Core1: 20.63        
Core2: 34.86        Core3: 30.27        
Core4: 26.79        Core5: 25.76        
Core6: 35.87        Core7: 10.84        
Core8: 24.50        Core9: 33.93        
Core10: 27.82        Core11: 11.63        
Core12: 11.47        Core13: 31.76        
Core14: 18.15        Core15: 16.51        
Core16: 27.10        Core17: 25.59        
Core18: 12.39        Core19: 16.56        
Core20: 20.70        Core21: 16.66        
Core22: 20.22        Core23: 19.06        
Core24: 38.46        Core25: 18.02        
Core26: 14.38        Core27: 20.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.62
Socket1: 16.06
DDR read Latency(ns)
Socket0: 867.22
Socket1: 852.76
irq_total: 506472.250125812
cpu_total: 28.98
cpu_0: 33.78
cpu_1: 44.02
cpu_2: 9.77
cpu_3: 5.85
cpu_4: 33.84
cpu_5: 33.31
cpu_6: 0.47
cpu_7: 60.84
cpu_8: 38.30
cpu_9: 7.85
cpu_10: 8.78
cpu_11: 52.66
cpu_12: 49.14
cpu_13: 11.17
cpu_14: 46.21
cpu_15: 44.88
cpu_16: 24.80
cpu_17: 8.24
cpu_18: 54.39
cpu_19: 40.09
cpu_20: 8.71
cpu_21: 42.89
cpu_22: 35.17
cpu_23: 9.84
cpu_24: 1.13
cpu_25: 42.89
cpu_26: 45.61
cpu_27: 16.82
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12210869846
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12370977437
Total_tx_bytes: 24581847283
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 102674
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 106846
Total_rx_packets: 209520
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12216231962
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12376391028
Total_tx_bytes_phy: 24592622990
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 7359153
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7478990
Total_rx_bytes_phy: 14838143
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1356284
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1372419
Total_tx_packets_phy: 2728703
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6776584
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7051891
Total_rx_bytes: 13828475
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1356291
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1372428
Total_tx_packets: 2728719
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 105360
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 106842
Total_rx_packets_phy: 212202


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.27        Core1: 14.31        
Core2: 35.51        Core3: 30.47        
Core4: 27.85        Core5: 25.73        
Core6: 25.45        Core7: 11.49        
Core8: 24.21        Core9: 33.85        
Core10: 27.51        Core11: 12.63        
Core12: 11.73        Core13: 31.22        
Core14: 17.77        Core15: 17.53        
Core16: 27.70        Core17: 24.38        
Core18: 12.03        Core19: 17.23        
Core20: 20.72        Core21: 17.69        
Core22: 19.70        Core23: 21.93        
Core24: 26.82        Core25: 18.68        
Core26: 14.01        Core27: 21.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.16
Socket1: 16.24
DDR read Latency(ns)
Socket0: 845.46
Socket1: 768.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.53        Core1: 15.81        
Core2: 35.84        Core3: 30.04        
Core4: 28.23        Core5: 26.25        
Core6: 38.97        Core7: 11.23        
Core8: 24.79        Core9: 33.58        
Core10: 27.41        Core11: 12.25        
Core12: 10.89        Core13: 31.68        
Core14: 18.24        Core15: 16.71        
Core16: 27.50        Core17: 25.73        
Core18: 12.13        Core19: 16.88        
Core20: 20.61        Core21: 17.54        
Core22: 20.18        Core23: 21.89        
Core24: 39.18        Core25: 18.89        
Core26: 13.91        Core27: 20.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.84
Socket1: 16.17
DDR read Latency(ns)
Socket0: 864.09
Socket1: 793.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.80        Core1: 26.41        
Core2: 35.02        Core3: 30.06        
Core4: 28.94        Core5: 26.48        
Core6: 39.14        Core7: 10.77        
Core8: 24.78        Core9: 34.00        
Core10: 27.99        Core11: 11.74        
Core12: 11.06        Core13: 31.71        
Core14: 18.74        Core15: 15.95        
Core16: 28.56        Core17: 25.42        
Core18: 12.77        Core19: 16.40        
Core20: 21.38        Core21: 16.52        
Core22: 20.60        Core23: 21.43        
Core24: 46.46        Core25: 18.91        
Core26: 14.68        Core27: 20.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.41
Socket1: 16.41
DDR read Latency(ns)
Socket0: 857.49
Socket1: 889.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.73        Core1: 15.50        
Core2: 35.77        Core3: 30.96        
Core4: 21.34        Core5: 21.20        
Core6: 36.87        Core7: 12.14        
Core8: 22.80        Core9: 33.78        
Core10: 26.73        Core11: 13.46        
Core12: 12.06        Core13: 32.26        
Core14: 18.77        Core15: 16.90        
Core16: 28.49        Core17: 25.94        
Core18: 12.64        Core19: 16.77        
Core20: 20.99        Core21: 17.25        
Core22: 20.23        Core23: 21.86        
Core24: 29.73        Core25: 18.85        
Core26: 14.55        Core27: 20.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.91
Socket1: 16.40
DDR read Latency(ns)
Socket0: 814.15
Socket1: 787.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7520
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411783646; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411788686; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205965491; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205965491; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205965764; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205965764; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205970504; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205970504; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205974859; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205974859; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004994987; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5484519; Consumed Joules: 334.75; Watts: 55.74; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4044488; Consumed DRAM Joules: 61.88; DRAM Watts: 10.30
S1P0; QPIClocks: 14411898722; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411901890; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206019546; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206019546; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206023773; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206023773; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206027307; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206027307; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206028400; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206028400; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005036495; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5787957; Consumed Joules: 353.27; Watts: 58.83; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4381444; Consumed DRAM Joules: 67.04; DRAM Watts: 11.16
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e32
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.19   0.31    0.88      39 M     50 M    0.22    0.42    0.06    0.08     2632     6155        8     65
   1    1     0.14   0.29   0.48    0.99      42 M     57 M    0.26    0.43    0.03    0.04     4256     6232       29     60
   2    0     0.05   0.62   0.08    0.60    5841 K   7467 K    0.22    0.16    0.01    0.02      168       44      178     63
   3    1     0.04   0.64   0.07    0.60    2407 K   3167 K    0.24    0.26    0.01    0.01      224       21      125     60
   4    0     0.10   0.38   0.27    0.72      50 M     58 M    0.14    0.28    0.05    0.06     2632     4686      269     64
   5    1     0.13   0.41   0.31    0.77      48 M     55 M    0.13    0.30    0.04    0.04     2352     5881       86     60
   6    0     0.00   0.26   0.00    0.60     163 K    281 K    0.42    0.09    0.01    0.02       56       15        0     64
   7    1     0.17   0.23   0.75    1.19      37 M     61 M    0.40    0.55    0.02    0.04     6496     9392      357     59
   8    0     0.18   0.43   0.43    0.93      48 M     59 M    0.18    0.31    0.03    0.03     2408     4677      349     63
   9    1     0.04   0.66   0.07    0.60    4186 K   5589 K    0.25    0.23    0.01    0.01      168      107      143     60
  10    0     0.06   0.73   0.09    0.60    2280 K   3779 K    0.40    0.32    0.00    0.01      224      192        9     63
  11    1     0.15   0.24   0.61    1.14      38 M     60 M    0.36    0.53    0.03    0.04     5488     7965      107     59
  12    0     0.10   0.20   0.51    1.03      28 M     46 M    0.38    0.60    0.03    0.05     6104     8860       18     63
  13    1     0.08   0.78   0.10    0.60    5727 K   6870 K    0.17    0.31    0.01    0.01      112       95      161     59
  14    0     0.20   0.34   0.58    1.11      48 M     63 M    0.23    0.39    0.02    0.03     3808     6282      192     63
  15    1     0.15   0.32   0.46    0.99      42 M     57 M    0.26    0.42    0.03    0.04     1400     6619      224     59
  16    0     0.19   0.74   0.26    0.68    8663 K     11 M    0.27    0.41    0.00    0.01      224       73      311     63
  17    1     0.06   0.75   0.08    0.60    2478 K   4172 K    0.41    0.33    0.00    0.01        0       87       11     60
  18    0     0.19   0.28   0.69    1.20      36 M     57 M    0.37    0.52    0.02    0.03     7616     8230      198     63
  19    1     0.07   0.22   0.33    0.81      41 M     53 M    0.23    0.44    0.06    0.07     7000     6820      107     61
  20    0     0.09   0.77   0.11    0.60    1697 K   2642 K    0.36    0.32    0.00    0.00       56      229        1     64
  21    1     0.14   0.33   0.43    0.93      42 M     57 M    0.26    0.41    0.03    0.04     4144     6924       30     60
  22    0     0.05   0.20   0.28    0.77      44 M     52 M    0.17    0.39    0.08    0.10     4144     6456       15     65
  23    1     0.09   0.72   0.12    0.60    2502 K   3529 K    0.29    0.41    0.00    0.00      224      345       51     62
  24    0     0.00   0.59   0.01    0.60     296 K    376 K    0.21    0.25    0.01    0.01      112       16        4     65
  25    1     0.10   0.27   0.39    0.87      49 M     63 M    0.22    0.39    0.05    0.06     3864     6773      177     60
  26    0     0.10   0.22   0.45    0.96      35 M     51 M    0.31    0.52    0.04    0.05     4536     8414       16     64
  27    1     0.14   0.72   0.19    0.61    5572 K   6892 K    0.19    0.43    0.00    0.00      112      153      131     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.34   0.29    0.91     350 M    466 M    0.25    0.44    0.03    0.03    34720    54329     1568     57
 SKT    1     0.11   0.34   0.31    0.90     365 M    498 M    0.27    0.44    0.02    0.03    35840    57414     1739     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.34   0.30    0.90     715 M    965 M    0.26    0.44    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   28 G ; Active cycles:   84 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.42 %

 C1 core residency: 52.72 %; C3 core residency: 2.91 %; C6 core residency: 10.95 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.54 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.58 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       32 G     31 G   |   33%    33%   
 SKT    1       33 G     33 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  131 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    67.17    31.30     282.47      52.01         115.14
 SKT   1    71.31    34.31     295.29      55.92         116.02
---------------------------------------------------------------------------------------------------------------
       *    138.49    65.60     577.76     107.93         115.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1f16
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4123.99 --||-- Mem Ch  0: Reads (MB/s):  4095.72 --|
|--            Writes(MB/s):  2301.52 --||--            Writes(MB/s):  2408.53 --|
|-- Mem Ch  1: Reads (MB/s):  4127.34 --||-- Mem Ch  1: Reads (MB/s):  4093.02 --|
|--            Writes(MB/s):  2303.66 --||--            Writes(MB/s):  2414.74 --|
|-- Mem Ch  2: Reads (MB/s):  4124.09 --||-- Mem Ch  2: Reads (MB/s):  4091.45 --|
|--            Writes(MB/s):  2300.06 --||--            Writes(MB/s):  2406.22 --|
|-- Mem Ch  3: Reads (MB/s):  4132.92 --||-- Mem Ch  3: Reads (MB/s):  4129.07 --|
|--            Writes(MB/s):  2301.85 --||--            Writes(MB/s):  2420.33 --|
|-- NODE 0 Mem Read (MB/s) : 16508.33 --||-- NODE 1 Mem Read (MB/s) : 16409.26 --|
|-- NODE 0 Mem Write(MB/s) :  9207.09 --||-- NODE 1 Mem Write(MB/s) :  9649.82 --|
|-- NODE 0 P. Write (T/s):     159248 --||-- NODE 1 P. Write (T/s):     161502 --|
|-- NODE 0 Memory (MB/s):    25715.42 --||-- NODE 1 Memory (MB/s):    26059.08 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32917.59                --|
            |--                System Write Throughput(MB/s):      18856.91                --|
            |--               System Memory Throughput(MB/s):      51774.50                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1feb
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     196 M        24      30 M   229 M    909 K    12    1139 K
 1     189 M         0      28 M   235 M    741 K     0    1192 K
-----------------------------------------------------------------------
 *     385 M        24      59 M   464 M   1651 K    12    2332 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.78        Core1: 14.76        
Core2: 43.36        Core3: 30.93        
Core4: 27.98        Core5: 26.53        
Core6: 39.43        Core7: 15.28        
Core8: 15.41        Core9: 27.46        
Core10: 27.52        Core11: 15.98        
Core12: 15.07        Core13: 38.27        
Core14: 17.95        Core15: 17.80        
Core16: 28.70        Core17: 26.26        
Core18: 20.39        Core19: 17.44        
Core20: 25.87        Core21: 20.19        
Core22: 20.21        Core23: 20.68        
Core24: 25.40        Core25: 19.08        
Core26: 18.91        Core27: 20.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.62
Socket1: 18.14
DDR read Latency(ns)
Socket0: 670.08
Socket1: 696.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.79        Core1: 14.82        
Core2: 43.64        Core3: 31.29        
Core4: 28.23        Core5: 26.44        
Core6: 41.23        Core7: 15.27        
Core8: 15.40        Core9: 26.29        
Core10: 27.61        Core11: 16.07        
Core12: 15.15        Core13: 35.44        
Core14: 17.96        Core15: 18.07        
Core16: 29.03        Core17: 26.19        
Core18: 20.33        Core19: 17.46        
Core20: 26.02        Core21: 20.43        
Core22: 19.86        Core23: 19.91        
Core24: 25.29        Core25: 18.93        
Core26: 19.60        Core27: 20.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.69
Socket1: 18.20
DDR read Latency(ns)
Socket0: 667.48
Socket1: 699.74
irq_total: 494588.499269848
cpu_total: 31.95
cpu_0: 47.01
cpu_1: 51.86
cpu_2: 0.93
cpu_3: 17.15
cpu_4: 36.57
cpu_5: 37.77
cpu_6: 0.27
cpu_7: 58.31
cpu_8: 64.43
cpu_9: 7.91
cpu_10: 7.11
cpu_11: 50.80
cpu_12: 58.31
cpu_13: 0.27
cpu_14: 47.87
cpu_15: 43.35
cpu_16: 18.28
cpu_17: 9.11
cpu_18: 45.88
cpu_19: 45.55
cpu_20: 23.87
cpu_21: 44.75
cpu_22: 43.02
cpu_23: 18.88
cpu_24: 9.04
cpu_25: 46.74
cpu_26: 42.89
cpu_27: 16.49
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1330010
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1376392
Total_tx_packets_phy: 2706402
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7193593
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9977489
Total_rx_bytes: 17171082
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 115858
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 151174
Total_rx_packets_phy: 267032
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8068928
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 10582181
Total_rx_bytes_phy: 18651109
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 108993
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 151174
Total_rx_packets: 260167
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11988533794
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12406827891
Total_tx_bytes: 24395361685
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1330005
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1376398
Total_tx_packets: 2706403
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11993898290
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12412282452
Total_tx_bytes_phy: 24406180742


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.73        Core1: 14.82        
Core2: 43.09        Core3: 29.97        
Core4: 27.68        Core5: 26.48        
Core6: 43.03        Core7: 15.18        
Core8: 15.30        Core9: 26.97        
Core10: 27.70        Core11: 16.08        
Core12: 15.18        Core13: 34.52        
Core14: 19.09        Core15: 18.67        
Core16: 28.81        Core17: 26.63        
Core18: 19.82        Core19: 17.86        
Core20: 25.76        Core21: 19.77        
Core22: 20.02        Core23: 18.83        
Core24: 25.44        Core25: 19.22        
Core26: 20.06        Core27: 19.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.77
Socket1: 18.27
DDR read Latency(ns)
Socket0: 665.18
Socket1: 683.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.92        Core1: 15.00        
Core2: 43.51        Core3: 30.69        
Core4: 24.54        Core5: 25.53        
Core6: 40.99        Core7: 15.32        
Core8: 15.36        Core9: 27.37        
Core10: 26.66        Core11: 16.14        
Core12: 15.94        Core13: 36.29        
Core14: 18.77        Core15: 18.55        
Core16: 28.21        Core17: 26.21        
Core18: 19.88        Core19: 17.98        
Core20: 25.53        Core21: 20.00        
Core22: 19.94        Core23: 19.00        
Core24: 25.69        Core25: 19.12        
Core26: 19.83        Core27: 19.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.69
Socket1: 18.29
DDR read Latency(ns)
Socket0: 664.74
Socket1: 690.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.07        Core1: 14.75        
Core2: 41.91        Core3: 31.61        
Core4: 27.72        Core5: 26.18        
Core6: 42.07        Core7: 15.20        
Core8: 14.94        Core9: 26.95        
Core10: 27.23        Core11: 16.01        
Core12: 15.35        Core13: 35.68        
Core14: 18.36        Core15: 18.34        
Core16: 28.87        Core17: 26.46        
Core18: 20.98        Core19: 17.82        
Core20: 25.47        Core21: 20.64        
Core22: 19.81        Core23: 19.82        
Core24: 25.29        Core25: 18.69        
Core26: 19.42        Core27: 19.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.73
Socket1: 18.23
DDR read Latency(ns)
Socket0: 672.19
Socket1: 686.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.88        Core1: 14.71        
Core2: 43.98        Core3: 30.31        
Core4: 28.31        Core5: 26.61        
Core6: 39.77        Core7: 15.32        
Core8: 15.24        Core9: 27.30        
Core10: 27.54        Core11: 15.85        
Core12: 15.04        Core13: 31.56        
Core14: 18.70        Core15: 18.51        
Core16: 29.10        Core17: 26.50        
Core18: 20.04        Core19: 17.86        
Core20: 24.78        Core21: 20.24        
Core22: 20.01        Core23: 19.55        
Core24: 24.93        Core25: 19.22        
Core26: 19.76        Core27: 19.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.74
Socket1: 18.29
DDR read Latency(ns)
Socket0: 665.64
Socket1: 688.02
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8588
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411663198; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411667142; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205894812; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205894812; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205896097; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205896097; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205894905; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205894905; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205895602; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205895602; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004954373; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5810658; Consumed Joules: 354.65; Watts: 59.06; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4568797; Consumed DRAM Joules: 69.90; DRAM Watts: 11.64
S1P0; QPIClocks: 14411783918; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411787366; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205959891; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205959891; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205959687; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205959687; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205960057; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205960057; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205960157; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205960157; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004977429; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5925814; Consumed Joules: 361.68; Watts: 60.23; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4781862; Consumed DRAM Joules: 73.16; DRAM Watts: 12.18
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 225d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.19   0.45    0.93      46 M     62 M    0.25    0.44    0.05    0.07     4480     8382        9     64
   1    1     0.15   0.23   0.65    1.20      51 M     70 M    0.28    0.41    0.03    0.05     3976    10215       96     59
   2    0     0.00   0.24   0.01    0.60     780 K   1122 K    0.30    0.05    0.02    0.04      280       74        5     63
   3    1     0.11   0.70   0.16    0.60    7899 K   9438 K    0.16    0.33    0.01    0.01      224      213      313     60
   4    0     0.08   0.29   0.29    0.74      61 M     70 M    0.13    0.25    0.07    0.08     1904     6206      187     64
   5    1     0.10   0.32   0.33    0.80      59 M     67 M    0.13    0.27    0.06    0.06     3920     9121       71     60
   6    0     0.00   0.25   0.00    0.60     149 K    224 K    0.34    0.07    0.02    0.03        0       11        1     63
   7    1     0.19   0.27   0.73    1.20      52 M     73 M    0.29    0.41    0.03    0.04     6160    10253      469     59
   8    0     0.26   0.32   0.84    1.20      55 M     80 M    0.31    0.43    0.02    0.03     4200     8662      537     62
   9    1     0.06   0.76   0.07    0.60    2476 K   4693 K    0.47    0.27    0.00    0.01      112      133       20     60
  10    0     0.06   0.81   0.07    0.60    2313 K   3686 K    0.37    0.33    0.00    0.01      168      118       53     62
  11    1     0.13   0.20   0.61    1.17      57 M     74 M    0.23    0.38    0.05    0.06     3472     9848      393     58
  12    0     0.22   0.30   0.74    1.20      50 M     73 M    0.32    0.43    0.02    0.03     6160     9407      201     62
  13    1     0.00   0.24   0.00    0.60     166 K    270 K    0.38    0.10    0.02    0.03      224       23       15     59
  14    0     0.13   0.24   0.56    1.09      59 M     74 M    0.20    0.37    0.05    0.06     3752     8596      152     63
  15    1     0.06   0.17   0.38    0.85      58 M     70 M    0.17    0.37    0.09    0.11     4200    10312       56     59
  16    0     0.14   0.78   0.18    0.61    6351 K   8712 K    0.27    0.37    0.00    0.01        0       88      113     62
  17    1     0.06   0.72   0.08    0.60    2432 K   6233 K    0.61    0.20    0.00    0.01        0       82        5     60
  18    0     0.13   0.26   0.51    1.05      62 M     75 M    0.17    0.32    0.05    0.06     4592     7958      305     63
  19    1     0.10   0.24   0.43    0.92      54 M     69 M    0.21    0.38    0.05    0.07     4088    10151       20     60
  20    0     0.17   0.78   0.22    0.64    7278 K     11 M    0.37    0.40    0.00    0.01        0      245      134     63
  21    1     0.11   0.26   0.43    0.93      61 M     75 M    0.18    0.31    0.06    0.07     5208    10169      298     60
  22    0     0.07   0.17   0.38    0.87      60 M     71 M    0.16    0.34    0.09    0.11     3752     9096       16     64
  23    1     0.15   0.71   0.21    0.61    5496 K   6978 K    0.21    0.48    0.00    0.00      280      581      108     61
  24    0     0.07   0.85   0.08    0.60    2477 K   4363 K    0.43    0.36    0.00    0.01      168      150      485     64
  25    1     0.12   0.24   0.48    0.99      58 M     74 M    0.21    0.35    0.05    0.06     4256     9773      396     60
  26    0     0.06   0.17   0.37    0.85      58 M     69 M    0.16    0.36    0.09    0.11     5824     8315        5     64
  27    1     0.13   0.73   0.18    0.60    4069 K   5517 K    0.26    0.50    0.00    0.00      168      127       81     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.32   0.34    0.94     473 M    607 M    0.22    0.37    0.03    0.04    35280    67308     2203     56
 SKT    1     0.10   0.31   0.34    0.93     474 M    608 M    0.22    0.36    0.03    0.04    36288    81001     2341     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.31   0.34    0.94     948 M   1216 M    0.22    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:   94 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 36.04 %

 C1 core residency: 47.34 %; C3 core residency: 1.98 %; C6 core residency: 14.63 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.82 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.64 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       33 G     33 G   |   34%    34%   
 SKT    1       33 G     33 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  134 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    82.64    46.19     296.88      58.22         115.56
 SKT   1    81.48    47.46     302.66      61.13         116.13
---------------------------------------------------------------------------------------------------------------
       *    164.12    93.65     599.54     119.35         115.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2343
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4236.57 --||-- Mem Ch  0: Reads (MB/s):  4225.87 --|
|--            Writes(MB/s):  2391.94 --||--            Writes(MB/s):  2470.75 --|
|-- Mem Ch  1: Reads (MB/s):  4240.61 --||-- Mem Ch  1: Reads (MB/s):  4226.39 --|
|--            Writes(MB/s):  2395.22 --||--            Writes(MB/s):  2471.05 --|
|-- Mem Ch  2: Reads (MB/s):  4236.82 --||-- Mem Ch  2: Reads (MB/s):  4216.69 --|
|--            Writes(MB/s):  2390.88 --||--            Writes(MB/s):  2470.57 --|
|-- Mem Ch  3: Reads (MB/s):  4242.78 --||-- Mem Ch  3: Reads (MB/s):  4266.47 --|
|--            Writes(MB/s):  2393.02 --||--            Writes(MB/s):  2480.23 --|
|-- NODE 0 Mem Read (MB/s) : 16956.77 --||-- NODE 1 Mem Read (MB/s) : 16935.43 --|
|-- NODE 0 Mem Write(MB/s) :  9571.06 --||-- NODE 1 Mem Write(MB/s) :  9892.60 --|
|-- NODE 0 P. Write (T/s):     162201 --||-- NODE 1 P. Write (T/s):     163598 --|
|-- NODE 0 Memory (MB/s):    26527.83 --||-- NODE 1 Memory (MB/s):    26828.04 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      33892.20                --|
            |--                System Write Throughput(MB/s):      19463.66                --|
            |--               System Memory Throughput(MB/s):      53355.86                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2418
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     188 M        96      30 M   229 M    966 K     0    1212 K
 1     181 M        12      28 M   229 M    712 K     0    1020 K
-----------------------------------------------------------------------
 *     370 M       108      58 M   458 M   1679 K     0    2232 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.91        Core1: 16.87        
Core2: 43.95        Core3: 22.34        
Core4: 19.63        Core5: 18.87        
Core6: 34.67        Core7: 17.28        
Core8: 16.28        Core9: 41.31        
Core10: 48.78        Core11: 18.79        
Core12: 18.98        Core13: 38.47        
Core14: 20.67        Core15: 20.06        
Core16: 23.62        Core17: 36.45        
Core18: 20.01        Core19: 19.26        
Core20: 24.75        Core21: 19.59        
Core22: 20.54        Core23: 26.27        
Core24: 51.59        Core25: 20.15        
Core26: 19.65        Core27: 24.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.22
Socket1: 19.24
DDR read Latency(ns)
Socket0: 660.41
Socket1: 650.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.92        Core1: 15.47        
Core2: 43.71        Core3: 21.73        
Core4: 18.51        Core5: 20.05        
Core6: 41.25        Core7: 16.12        
Core8: 15.16        Core9: 40.41        
Core10: 44.92        Core11: 18.99        
Core12: 20.57        Core13: 41.28        
Core14: 20.32        Core15: 20.71        
Core16: 23.25        Core17: 36.56        
Core18: 20.13        Core19: 18.68        
Core20: 26.05        Core21: 18.90        
Core22: 20.76        Core23: 26.59        
Core24: 45.74        Core25: 19.65        
Core26: 19.86        Core27: 24.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.96
Socket1: 18.92
DDR read Latency(ns)
Socket0: 684.23
Socket1: 677.09
irq_total: 449456.358306824
cpu_total: 31.90
cpu_0: 47.87
cpu_1: 48.94
cpu_2: 0.86
cpu_3: 12.43
cpu_4: 44.35
cpu_5: 47.61
cpu_6: 0.33
cpu_7: 49.40
cpu_8: 54.12
cpu_9: 0.13
cpu_10: 0.20
cpu_11: 42.49
cpu_12: 59.77
cpu_13: 0.13
cpu_14: 59.04
cpu_15: 49.07
cpu_16: 15.76
cpu_17: 7.45
cpu_18: 46.68
cpu_19: 46.61
cpu_20: 29.85
cpu_21: 42.69
cpu_22: 43.28
cpu_23: 27.33
cpu_24: 0.13
cpu_25: 42.82
cpu_26: 44.95
cpu_27: 28.72
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 103171
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 144682
Total_rx_packets: 247853
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11602547908
enp4s0f0_tx_bytes: 4
enp4s0f1_tx_bytes: 12065251480
Total_tx_bytes: 23667799392
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1287475
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1338501
Total_tx_packets: 2625976
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1287475
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1338507
Total_tx_packets_phy: 2625982
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 7720551
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 10127802
Total_rx_bytes_phy: 17848353
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6809344
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9549049
Total_rx_bytes: 16358393
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 110961
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 144682
Total_rx_packets_phy: 255643
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11607699038
enp4s0f0_tx_bytes_phy: 4
enp4s0f1_tx_bytes_phy: 12070659164
Total_tx_bytes_phy: 23678358206


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.96        Core1: 16.49        
Core2: 45.21        Core3: 23.10        
Core4: 18.97        Core5: 18.29        
Core6: 36.97        Core7: 17.00        
Core8: 16.15        Core9: 34.87        
Core10: 32.95        Core11: 19.61        
Core12: 19.02        Core13: 33.17        
Core14: 20.65        Core15: 20.21        
Core16: 22.55        Core17: 36.34        
Core18: 20.12        Core19: 18.85        
Core20: 25.54        Core21: 19.16        
Core22: 21.07        Core23: 26.19        
Core24: 35.12        Core25: 19.78        
Core26: 19.82        Core27: 24.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.21
Socket1: 19.07
DDR read Latency(ns)
Socket0: 661.91
Socket1: 660.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.11        Core1: 15.62        
Core2: 44.20        Core3: 26.85        
Core4: 18.26        Core5: 20.04        
Core6: 51.64        Core7: 16.08        
Core8: 15.38        Core9: 42.66        
Core10: 44.58        Core11: 18.91        
Core12: 20.06        Core13: 38.58        
Core14: 20.47        Core15: 20.39        
Core16: 22.57        Core17: 36.68        
Core18: 20.19        Core19: 18.80        
Core20: 25.34        Core21: 19.05        
Core22: 20.79        Core23: 26.69        
Core24: 39.90        Core25: 19.67        
Core26: 19.79        Core27: 23.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.95
Socket1: 18.94
DDR read Latency(ns)
Socket0: 677.07
Socket1: 673.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.82        Core1: 15.24        
Core2: 41.92        Core3: 25.00        
Core4: 18.57        Core5: 19.34        
Core6: 43.82        Core7: 17.07        
Core8: 15.89        Core9: 43.33        
Core10: 45.98        Core11: 20.18        
Core12: 17.93        Core13: 37.73        
Core14: 20.64        Core15: 20.46        
Core16: 22.78        Core17: 37.29        
Core18: 20.11        Core19: 18.51        
Core20: 24.62        Core21: 18.72        
Core22: 21.12        Core23: 25.43        
Core24: 46.93        Core25: 19.42        
Core26: 20.03        Core27: 23.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.95
Socket1: 18.98
DDR read Latency(ns)
Socket0: 665.19
Socket1: 699.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.90        Core1: 14.53        
Core2: 43.00        Core3: 24.84        
Core4: 17.70        Core5: 20.86        
Core6: 44.81        Core7: 16.61        
Core8: 15.67        Core9: 37.40        
Core10: 47.37        Core11: 22.54        
Core12: 18.04        Core13: 40.83        
Core14: 20.92        Core15: 20.23        
Core16: 22.70        Core17: 37.24        
Core18: 20.76        Core19: 18.05        
Core20: 25.30        Core21: 18.36        
Core22: 21.06        Core23: 25.83        
Core24: 39.69        Core25: 18.95        
Core26: 20.49        Core27: 23.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.86
Socket1: 19.00
DDR read Latency(ns)
Socket0: 665.07
Socket1: 739.77
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9658
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412259030; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412262842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206186947; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206186947; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206186477; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206186477; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206185942; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206185942; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206185455; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206185455; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004596500; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5801094; Consumed Joules: 354.07; Watts: 58.97; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4606793; Consumed DRAM Joules: 70.48; DRAM Watts: 11.74
S1P0; QPIClocks: 14410918538; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410921550; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205525902; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205525902; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205525809; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205525809; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205526641; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205526641; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205526893; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205526893; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004618459; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5829156; Consumed Joules: 355.78; Watts: 59.26; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4849133; Consumed DRAM Joules: 74.19; DRAM Watts: 12.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 268b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.22   0.60    1.20      56 M     74 M    0.24    0.35    0.04    0.06     1848    11690      391     64
   1    1     0.13   0.22   0.60    1.19      56 M     72 M    0.22    0.36    0.04    0.05     4424    11115       29     59
   2    0     0.00   0.23   0.01    0.60     695 K    957 K    0.27    0.05    0.03    0.04       56       71        5     63
   3    1     0.08   0.69   0.12    0.60    3895 K   4781 K    0.19    0.40    0.00    0.01      168       80      177     60
   4    0     0.07   0.17   0.40    0.87      59 M     71 M    0.17    0.34    0.09    0.10     5712    12287       18     63
   5    1     0.13   0.22   0.60    1.18      55 M     72 M    0.23    0.36    0.04    0.06     4872    12375       30     59
   6    0     0.00   0.28   0.00    0.60      73 K    101 K    0.28    0.06    0.02    0.03       56        3        0     63
   7    1     0.13   0.22   0.60    1.18      57 M     73 M    0.22    0.35    0.04    0.06     6104    12096      381     58
   8    0     0.18   0.26   0.70    1.20      57 M     76 M    0.25    0.39    0.03    0.04     2464    12495      508     63
   9    1     0.00   0.34   0.00    0.60      60 K     86 K    0.30    0.12    0.02    0.02      112        0        3     60
  10    0     0.00   0.43   0.00    0.60     148 K    174 K    0.15    0.15    0.03    0.03      336       13        4     62
  11    1     0.06   0.17   0.35    0.84      58 M     69 M    0.15    0.33    0.10    0.12     4424    10451       38     59
  12    0     0.24   0.31   0.79    1.21      60 M     83 M    0.27    0.39    0.02    0.03     6944    13240      258     62
  13    1     0.00   0.34   0.00    0.60      48 K     73 K    0.34    0.12    0.01    0.02      112        6        0     59
  14    0     0.20   0.27   0.73    1.21      70 M     88 M    0.20    0.32    0.04    0.04     4480    12138      773     62
  15    1     0.14   0.25   0.58    1.16      66 M     82 M    0.19    0.29    0.05    0.06     3640    12563      255     58
  16    0     0.12   0.80   0.15    0.61    3510 K   5352 K    0.34    0.47    0.00    0.00        0      144        4     62
  17    1     0.04   0.57   0.07    0.60    4148 K   6003 K    0.31    0.16    0.01    0.02        0       52      154     59
  18    0     0.10   0.21   0.49    1.01      63 M     76 M    0.17    0.33    0.06    0.07     4704    11902      172     63
  19    1     0.12   0.26   0.45    0.93      56 M     71 M    0.22    0.34    0.05    0.06     4368    12050       11     60
  20    0     0.23   0.84   0.27    0.72    8999 K     13 M    0.35    0.42    0.00    0.01      224      488      199     63
  21    1     0.06   0.16   0.37    0.84      56 M     68 M    0.17    0.35    0.10    0.12     4648    12393       33     61
  22    0     0.07   0.19   0.39    0.89      63 M     74 M    0.15    0.31    0.09    0.10     2240    12588       28     64
  23    1     0.20   0.68   0.29    0.73    9842 K     13 M    0.25    0.47    0.00    0.01      224      869      229     61
  24    0     0.00   0.29   0.00    0.60      45 K     63 K    0.28    0.07    0.02    0.03      112        7        0     65
  25    1     0.06   0.16   0.37    0.84      58 M     70 M    0.17    0.35    0.10    0.11     3136    12353       22     60
  26    0     0.07   0.16   0.42    0.90      60 M     72 M    0.17    0.34    0.09    0.11     5656    13124        6     64
  27    1     0.21   0.68   0.30    0.75    9717 K     13 M    0.29    0.48    0.00    0.01      168      338      269     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.29   0.35    1.02     505 M    638 M    0.21    0.35    0.04    0.04    34832   100190     2366     56
 SKT    1     0.10   0.29   0.34    0.96     493 M    617 M    0.20    0.35    0.04    0.05    36400    96741     1631     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.29   0.35    0.99     999 M   1256 M    0.20    0.35    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:   96 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.86 %

 C1 core residency: 36.49 %; C3 core residency: 1.58 %; C6 core residency: 27.07 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.29 => corresponds to 7.21 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.49 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       33 G     33 G   |   34%    34%   
 SKT    1       33 G     33 G   |   34%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  134 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    87.28    49.35     297.64      59.30         118.29
 SKT   1    84.46    49.86     299.65      62.26         118.68
---------------------------------------------------------------------------------------------------------------
       *    171.74    99.21     597.29     121.56         118.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
IBRS and IBPB supported  : yes
STIBP supported          : yes
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
Spec arch caps supported : no
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2770
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3564.59 --||-- Mem Ch  0: Reads (MB/s):  4277.38 --|
|--            Writes(MB/s):  1865.39 --||--            Writes(MB/s):  2382.30 --|
|-- Mem Ch  1: Reads (MB/s):  3573.93 --||-- Mem Ch  1: Reads (MB/s):  4281.60 --|
|--            Writes(MB/s):  1868.03 --||--            Writes(MB/s):  2386.41 --|
|-- Mem Ch  2: Reads (MB/s):  3561.19 --||-- Mem Ch  2: Reads (MB/s):  4272.41 --|
|--            Writes(MB/s):  1862.79 --||--            Writes(MB/s):  2381.28 --|
|-- Mem Ch  3: Reads (MB/s):  3578.74 --||-- Mem Ch  3: Reads (MB/s):  4325.90 --|
|--            Writes(MB/s):  1865.70 --||--            Writes(MB/s):  2393.85 --|
|-- NODE 0 Mem Read (MB/s) : 14278.45 --||-- NODE 1 Mem Read (MB/s) : 17157.29 --|
|-- NODE 0 Mem Write(MB/s) :  7461.92 --||-- NODE 1 Mem Write(MB/s) :  9543.83 --|
|-- NODE 0 P. Write (T/s):     150497 --||-- NODE 1 P. Write (T/s):     162930 --|
|-- NODE 0 Memory (MB/s):    21740.38 --||-- NODE 1 Memory (MB/s):    26701.12 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31435.74                --|
            |--                System Write Throughput(MB/s):      17005.75                --|
            |--               System Memory Throughput(MB/s):      48441.50                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2845
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     190 M        12      27 M   213 M    969 K     0    1076 K
 1     187 M        12      31 M   245 M    791 K     0    1147 K
-----------------------------------------------------------------------
 *     378 M        24      58 M   459 M   1761 K     0    2224 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.60        Core1: 23.63        
Core2: 41.60        Core3: 31.36        
Core4: 14.64        Core5: 13.71        
Core6: 41.50        Core7: 13.29        
Core8: 24.50        Core9: 36.26        
Core10: 32.61        Core11: 15.69        
Core12: 24.33        Core13: 23.99        
Core14: 16.35        Core15: 17.90        
Core16: 24.14        Core17: 37.67        
Core18: 15.42        Core19: 21.30        
Core20: 30.52        Core21: 22.11        
Core22: 16.19        Core23: 21.04        
Core24: 40.63        Core25: 17.87        
Core26: 20.03        Core27: 24.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.61
Socket1: 17.83
DDR read Latency(ns)
Socket0: 830.97
Socket1: 683.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.39        Core1: 20.73        
Core2: 42.04        Core3: 31.95        
Core4: 15.27        Core5: 14.66        
Core6: 39.26        Core7: 14.35        
Core8: 22.83        Core9: 35.55        
Core10: 35.27        Core11: 16.68        
Core12: 23.23        Core13: 24.75        
Core14: 16.62        Core15: 18.27        
Core16: 24.37        Core17: 38.93        
Core18: 15.20        Core19: 21.43        
Core20: 30.43        Core21: 22.00        
Core22: 16.39        Core23: 21.53        
Core24: 36.88        Core25: 18.18        
Core26: 20.22        Core27: 25.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.82
Socket1: 18.29
DDR read Latency(ns)
Socket0: 810.78
Socket1: 668.37
irq_total: 464856.412361515
cpu_total: 31.67
cpu_0: 45.08
cpu_1: 48.54
cpu_2: 0.86
cpu_3: 18.42
cpu_4: 47.94
cpu_5: 63.10
cpu_6: 0.27
cpu_7: 54.45
cpu_8: 43.42
cpu_9: 0.33
cpu_10: 8.31
cpu_11: 50.47
cpu_12: 43.02
cpu_13: 3.52
cpu_14: 45.35
cpu_15: 46.48
cpu_16: 33.98
cpu_17: 16.69
cpu_18: 48.67
cpu_19: 39.76
cpu_20: 20.74
cpu_21: 41.16
cpu_22: 44.08
cpu_23: 23.80
cpu_24: 0.40
cpu_25: 45.61
cpu_26: 38.23
cpu_27: 14.30
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7715309
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12446367
Total_rx_bytes: 20161676
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11904151601
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12132142066
Total_tx_bytes: 24036293667
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 121083
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 188566
Total_rx_packets_phy: 309649
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1322161
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1345924
Total_tx_packets: 2668085
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1322163
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1345931
Total_tx_packets_phy: 2668094
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11909455239
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12137589901
Total_tx_bytes_phy: 24047045140
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8450748
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 13200954
Total_rx_bytes_phy: 21651702
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 116898
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 188561
Total_rx_packets: 305459


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.12        Core1: 17.92        
Core2: 36.96        Core3: 31.52        
Core4: 15.70        Core5: 15.59        
Core6: 30.90        Core7: 15.16        
Core8: 22.65        Core9: 30.43        
Core10: 36.61        Core11: 17.50        
Core12: 24.02        Core13: 24.21        
Core14: 16.62        Core15: 18.40        
Core16: 24.22        Core17: 38.15        
Core18: 15.55        Core19: 21.47        
Core20: 30.66        Core21: 22.38        
Core22: 16.37        Core23: 20.75        
Core24: 27.62        Core25: 18.43        
Core26: 20.07        Core27: 25.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.16
Socket1: 18.50
DDR read Latency(ns)
Socket0: 778.73
Socket1: 642.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.53        Core1: 24.56        
Core2: 41.91        Core3: 31.54        
Core4: 13.91        Core5: 13.58        
Core6: 40.01        Core7: 13.25        
Core8: 25.02        Core9: 37.74        
Core10: 33.76        Core11: 15.57        
Core12: 24.18        Core13: 19.38        
Core14: 16.08        Core15: 17.36        
Core16: 24.20        Core17: 37.08        
Core18: 15.29        Core19: 21.32        
Core20: 30.52        Core21: 21.80        
Core22: 16.19        Core23: 20.98        
Core24: 34.70        Core25: 17.90        
Core26: 19.45        Core27: 25.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.38
Socket1: 17.74
DDR read Latency(ns)
Socket0: 847.35
Socket1: 691.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.35        Core1: 18.03        
Core2: 42.15        Core3: 33.07        
Core4: 15.34        Core5: 15.49        
Core6: 40.61        Core7: 15.20        
Core8: 23.03        Core9: 38.83        
Core10: 38.39        Core11: 17.55        
Core12: 24.47        Core13: 23.04        
Core14: 16.68        Core15: 18.49        
Core16: 25.00        Core17: 39.19        
Core18: 15.62        Core19: 21.59        
Core20: 30.74        Core21: 22.51        
Core22: 16.32        Core23: 21.56        
Core24: 44.59        Core25: 18.69        
Core26: 19.85        Core27: 25.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.20
Socket1: 18.59
DDR read Latency(ns)
Socket0: 786.01
Socket1: 643.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.29        Core1: 17.33        
Core2: 42.41        Core3: 32.50        
Core4: 15.69        Core5: 15.75        
Core6: 41.44        Core7: 15.37        
Core8: 22.21        Core9: 35.98        
Core10: 37.84        Core11: 17.80        
Core12: 24.23        Core13: 22.39        
Core14: 16.55        Core15: 18.58        
Core16: 24.28        Core17: 38.34        
Core18: 15.45        Core19: 21.63        
Core20: 30.54        Core21: 22.50        
Core22: 16.35        Core23: 21.34        
Core24: 31.71        Core25: 18.54        
Core26: 20.14        Core27: 24.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.15
Socket1: 18.59
DDR read Latency(ns)
Socket0: 780.45
Socket1: 639.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10726
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419122294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419127374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209623269; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209623269; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7209624620; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7209624620; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209626745; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209626745; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7209628146; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7209628146; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008169251; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5657772; Consumed Joules: 345.32; Watts: 57.49; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4308288; Consumed DRAM Joules: 65.92; DRAM Watts: 10.97
S1P0; QPIClocks: 14417495678; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417499310; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209827301; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209827301; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7209830899; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7209830899; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209834404; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209834404; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7209835538; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7209835538; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007365486; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5889373; Consumed Joules: 359.46; Watts: 59.84; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 4807162; Consumed DRAM Joules: 73.55; DRAM Watts: 12.24
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2ab9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.20   0.40    0.90      37 M     52 M    0.28    0.46    0.05    0.06     3864     8789        8     64
   1    1     0.17   0.26   0.64    1.15      55 M     74 M    0.26    0.37    0.03    0.04     3808     9139       34     59
   2    0     0.00   0.21   0.01    0.60     505 K    727 K    0.30    0.05    0.03    0.04       56       48        3     63
   3    1     0.13   0.74   0.17    0.60    8093 K   9014 K    0.10    0.37    0.01    0.01      224      251      350     60
   4    0     0.14   0.27   0.51    1.02      41 M     59 M    0.31    0.45    0.03    0.04     5712     8637       26     63
   5    1     0.21   0.26   0.79    1.20      56 M     80 M    0.30    0.42    0.03    0.04     5208    10622       57     59
   6    0     0.00   0.34   0.00    0.60     143 K    194 K    0.26    0.07    0.02    0.03      336        7        2     63
   7    1     0.14   0.21   0.68    1.19      54 M     74 M    0.26    0.40    0.04    0.05     4872    10386      409     58
   8    0     0.19   0.36   0.53    1.08      52 M     65 M    0.20    0.34    0.03    0.03     3136     6711      371     62
   9    1     0.00   0.26   0.01    0.60     248 K    398 K    0.38    0.09    0.02    0.03      168        2       14     59
  10    0     0.05   0.66   0.08    0.60    4691 K   5970 K    0.21    0.24    0.01    0.01      392       48      169     62
  11    1     0.12   0.21   0.60    1.15      63 M     79 M    0.20    0.35    0.05    0.06     5376     9380      382     58
  12    0     0.17   0.37   0.47    0.95      54 M     64 M    0.16    0.32    0.03    0.04     2856     7560      178     63
  13    1     0.03   0.69   0.05    0.60    1091 K   1626 K    0.33    0.35    0.00    0.01       56      206        2     58
  14    0     0.13   0.25   0.52    1.08      46 M     60 M    0.23    0.40    0.04    0.05     3472     8493      252     63
  15    1     0.07   0.17   0.44    0.92      58 M     71 M    0.19    0.37    0.08    0.10     4536    10719       31     58
  16    0     0.26   0.80   0.33    0.78      12 M     18 M    0.34    0.42    0.00    0.01      168      218      162     62
  17    1     0.10   0.78   0.13    0.60    8734 K     11 M    0.23    0.17    0.01    0.01       56        5      342     59
  18    0     0.14   0.24   0.59    1.16      45 M     62 M    0.26    0.43    0.03    0.04     5264     8200      144     63
  19    1     0.06   0.18   0.33    0.79      56 M     67 M    0.16    0.33    0.09    0.11     2968     9424       13     60
  20    0     0.13   0.94   0.14    0.60    6822 K     11 M    0.40    0.21    0.01    0.01       56      253       68     64
  21    1     0.10   0.26   0.38    0.88      59 M     72 M    0.18    0.30    0.06    0.07     4648     9522       50     60
  22    0     0.07   0.18   0.39    0.87      42 M     54 M    0.22    0.46    0.06    0.08     4592     9458        7     64
  23    1     0.19   0.71   0.26    0.69    6332 K   9666 K    0.34    0.50    0.00    0.01      168      699       78     61
  24    0     0.00   0.67   0.01    0.60     291 K    369 K    0.21    0.33    0.01    0.01      112       27        6     65
  25    1     0.07   0.17   0.43    0.91      58 M     72 M    0.19    0.36    0.08    0.10     4368    10169       22     60
  26    0     0.06   0.21   0.30    0.77      45 M     55 M    0.17    0.39    0.07    0.09     6160     8272        5     64
  27    1     0.11   0.67   0.16    0.62    4544 K   5535 K    0.18    0.38    0.00    0.01        0      119      126     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.34   0.31    0.94     391 M    511 M    0.24    0.40    0.03    0.04    36176    66721     1401     56
 SKT    1     0.11   0.30   0.36    0.95     492 M    630 M    0.22    0.37    0.03    0.04    36456    80643     1910     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.32   0.33    0.94     883 M   1142 M    0.23    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:   93 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 35.31 %

 C1 core residency: 41.38 %; C3 core residency: 3.39 %; C6 core residency: 19.92 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.89 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.63 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       33 G     33 G   |   34%    34%   
 SKT    1       35 G     35 G   |   36%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  137 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    72.02    37.26     286.09      54.18         117.09
 SKT   1    88.09    48.70     305.21      62.31         121.04
---------------------------------------------------------------------------------------------------------------
       *    160.11    85.95     591.30     116.49         119.29
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2b9d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4454.09 --||-- Mem Ch  0: Reads (MB/s):  3770.98 --|
|--            Writes(MB/s):  2450.44 --||--            Writes(MB/s):  2213.51 --|
|-- Mem Ch  1: Reads (MB/s):  4457.08 --||-- Mem Ch  1: Reads (MB/s):  3771.21 --|
|--            Writes(MB/s):  2456.32 --||--            Writes(MB/s):  2214.81 --|
|-- Mem Ch  2: Reads (MB/s):  4455.59 --||-- Mem Ch  2: Reads (MB/s):  3770.69 --|
|--            Writes(MB/s):  2450.54 --||--            Writes(MB/s):  2211.09 --|
|-- Mem Ch  3: Reads (MB/s):  4459.63 --||-- Mem Ch  3: Reads (MB/s):  3811.28 --|
|--            Writes(MB/s):  2452.29 --||--            Writes(MB/s):  2221.91 --|
|-- NODE 0 Mem Read (MB/s) : 17826.38 --||-- NODE 1 Mem Read (MB/s) : 15124.17 --|
|-- NODE 0 Mem Write(MB/s) :  9809.59 --||-- NODE 1 Mem Write(MB/s) :  8861.33 --|
|-- NODE 0 P. Write (T/s):     163739 --||-- NODE 1 P. Write (T/s):     155982 --|
|-- NODE 0 Memory (MB/s):    27635.97 --||-- NODE 1 Memory (MB/s):    23985.50 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32950.55                --|
            |--                System Write Throughput(MB/s):      18670.92                --|
            |--               System Memory Throughput(MB/s):      51621.47                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2c72
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     195 M        72      29 M   245 M    861 K     0    1132 K
 1     193 M        12      27 M   227 M    845 K   372    1281 K
-----------------------------------------------------------------------
 *     389 M        84      56 M   473 M   1707 K   372    2413 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.06        Core1: 18.38        
Core2: 27.69        Core3: 21.64        
Core4: 19.38        Core5: 15.77        
Core6: 38.58        Core7: 16.05        
Core8: 17.51        Core9: 19.72        
Core10: 41.42        Core11: 19.09        
Core12: 17.41        Core13: 25.61        
Core14: 16.63        Core15: 22.00        
Core16: 25.88        Core17: 34.18        
Core18: 19.62        Core19: 14.32        
Core20: 21.98        Core21: 17.13        
Core22: 21.99        Core23: 29.19        
Core24: 41.85        Core25: 19.66        
Core26: 16.52        Core27: 19.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.59
Socket1: 17.76
DDR read Latency(ns)
Socket0: 620.07
Socket1: 747.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.55        Core1: 17.95        
Core2: 27.83        Core3: 26.77        
Core4: 19.67        Core5: 16.31        
Core6: 40.29        Core7: 16.21        
Core8: 17.77        Core9: 22.86        
Core10: 41.53        Core11: 19.53        
Core12: 17.80        Core13: 38.06        
Core14: 17.02        Core15: 22.72        
Core16: 26.52        Core17: 36.32        
Core18: 18.81        Core19: 15.44        
Core20: 22.20        Core21: 16.37        
Core22: 21.38        Core23: 29.70        
Core24: 38.46        Core25: 20.74        
Core26: 16.92        Core27: 19.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.74
Socket1: 18.10
DDR read Latency(ns)
Socket0: 613.61
Socket1: 737.74
irq_total: 473941.039646817
cpu_total: 31.15
cpu_0: 44.95
cpu_1: 55.72
cpu_2: 19.35
cpu_3: 5.78
cpu_4: 52.86
cpu_5: 51.73
cpu_6: 0.33
cpu_7: 48.40
cpu_8: 52.86
cpu_9: 6.58
cpu_10: 2.73
cpu_11: 39.56
cpu_12: 54.59
cpu_13: 0.20
cpu_14: 58.91
cpu_15: 34.57
cpu_16: 9.11
cpu_17: 0.07
cpu_18: 46.28
cpu_19: 48.47
cpu_20: 21.41
cpu_21: 41.82
cpu_22: 39.76
cpu_23: 21.88
cpu_24: 0.13
cpu_25: 50.40
cpu_26: 47.74
cpu_27: 15.76
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1352117
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1374963
Total_tx_packets_phy: 2727080
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7797859
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 8404886
Total_rx_bytes: 16202745
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8494378
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8914584
Total_rx_bytes_phy: 17408962
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1352107
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1374954
Total_tx_packets: 2727061
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 118149
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 127346
Total_rx_packets: 245495
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 121647
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 127351
Total_rx_packets_phy: 248998
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12185681534
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12393829653
Total_tx_bytes: 24579511187
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12191176526
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12399411004
Total_tx_bytes_phy: 24590587530


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.13        Core1: 18.78        
Core2: 27.70        Core3: 27.13        
Core4: 19.51        Core5: 15.60        
Core6: 38.00        Core7: 15.81        
Core8: 17.33        Core9: 20.68        
Core10: 38.06        Core11: 19.13        
Core12: 17.72        Core13: 27.90        
Core14: 16.69        Core15: 21.98        
Core16: 23.25        Core17: 37.27        
Core18: 19.45        Core19: 15.11        
Core20: 21.31        Core21: 17.54        
Core22: 21.52        Core23: 28.63        
Core24: 31.99        Core25: 19.59        
Core26: 16.35        Core27: 20.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.55
Socket1: 17.93
DDR read Latency(ns)
Socket0: 622.55
Socket1: 747.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.13        Core1: 18.60        
Core2: 27.68        Core3: 26.78        
Core4: 19.44        Core5: 16.12        
Core6: 38.74        Core7: 16.23        
Core8: 17.29        Core9: 24.60        
Core10: 36.99        Core11: 19.45        
Core12: 17.49        Core13: 29.30        
Core14: 16.96        Core15: 21.61        
Core16: 24.26        Core17: 39.61        
Core18: 19.42        Core19: 15.26        
Core20: 21.93        Core21: 16.98        
Core22: 21.31        Core23: 28.48        
Core24: 39.51        Core25: 19.75        
Core26: 16.90        Core27: 19.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.60
Socket1: 18.03
DDR read Latency(ns)
Socket0: 622.31
Socket1: 739.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.36        Core1: 18.36        
Core2: 27.62        Core3: 26.51        
Core4: 19.51        Core5: 16.12        
Core6: 33.14        Core7: 15.75        
Core8: 17.74        Core9: 22.69        
Core10: 36.38        Core11: 19.20        
Core12: 17.59        Core13: 30.84        
Core14: 16.87        Core15: 22.10        
Core16: 23.47        Core17: 38.00        
Core18: 19.09        Core19: 15.58        
Core20: 21.47        Core21: 16.71        
Core22: 21.23        Core23: 29.20        
Core24: 40.78        Core25: 20.32        
Core26: 16.77        Core27: 19.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.63
Socket1: 18.00
DDR read Latency(ns)
Socket0: 617.52
Socket1: 750.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.12        Core1: 18.74        
Core2: 27.86        Core3: 28.43        
Core4: 19.51        Core5: 16.85        
Core6: 41.05        Core7: 15.40        
Core8: 17.63        Core9: 20.13        
Core10: 36.65        Core11: 19.41        
Core12: 17.58        Core13: 33.14        
Core14: 16.63        Core15: 22.17        
Core16: 25.82        Core17: 34.69        
Core18: 19.00        Core19: 14.85        
Core20: 21.41        Core21: 16.97        
Core22: 21.62        Core23: 29.75        
Core24: 42.67        Core25: 19.72        
Core26: 16.38        Core27: 20.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.53
Socket1: 18.00
DDR read Latency(ns)
Socket0: 623.39
Socket1: 757.30
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11800
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412748502; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412753526; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206437274; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206437274; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206438905; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206438905; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206438635; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206438635; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206439928; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206439928; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005395042; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5950092; Consumed Joules: 363.16; Watts: 60.48; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4679643; Consumed DRAM Joules: 71.60; DRAM Watts: 11.92
S1P0; QPIClocks: 14412852586; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412856070; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206489969; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206489969; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206490271; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206490271; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206495365; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206495365; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206496158; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206496158; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005436036; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5812412; Consumed Joules: 354.76; Watts: 59.08; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4660233; Consumed DRAM Joules: 71.30; DRAM Watts: 11.87
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2eea
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.18   0.41    0.88      59 M     72 M    0.18    0.36    0.08    0.10     3920    11063        6     63
   1    1     0.20   0.29   0.70    1.18      60 M     78 M    0.23    0.36    0.03    0.04     3920     7719      562     59
   2    0     0.12   0.85   0.14    0.60    7801 K     11 M    0.33    0.30    0.01    0.01      168      354      138     62
   3    1     0.04   0.66   0.06    0.60    2544 K   3216 K    0.21    0.31    0.01    0.01      224       33      144     60
   4    0     0.18   0.28   0.64    1.19      66 M     83 M    0.21    0.32    0.04    0.05     4368    11702      478     62
   5    1     0.19   0.29   0.66    1.20      52 M     72 M    0.27    0.39    0.03    0.04     4144     8595       54     59
   6    0     0.00   0.25   0.00    0.60     250 K    387 K    0.35    0.07    0.02    0.03       56       28        0     63
   7    1     0.15   0.24   0.61    1.17      54 M     70 M    0.23    0.38    0.04    0.05     4536     7907      381     58
   8    0     0.18   0.27   0.68    1.19      59 M     78 M    0.24    0.38    0.03    0.04     3528    11674      319     61
   9    1     0.05   0.71   0.07    0.60    2664 K   3185 K    0.16    0.39    0.01    0.01        0       99       73     59
  10    0     0.01   0.51   0.02    0.60     574 K    778 K    0.26    0.13    0.00    0.01       56       88        4     62
  11    1     0.06   0.17   0.32    0.80      55 M     65 M    0.15    0.36    0.10    0.12     4928     8037       22     59
  12    0     0.19   0.27   0.71    1.20      61 M     80 M    0.24    0.38    0.03    0.04     4872    12023      212     62
  13    1     0.00   0.54   0.00    0.60      81 K    116 K    0.30    0.30    0.01    0.01       56       12        0     59
  14    0     0.19   0.26   0.75    1.20      62 M     83 M    0.25    0.38    0.03    0.04     3696    12508      421     62
  15    1     0.05   0.18   0.26    0.73      52 M     60 M    0.14    0.33    0.11    0.13     3024     7680       22     59
  16    0     0.08   0.74   0.11    0.60    2644 K   3754 K    0.30    0.30    0.00    0.00       56      166        2     62
  17    1     0.00   0.27   0.00    0.60      27 K     40 K    0.31    0.07    0.02    0.03        0        2        0     60
  18    0     0.12   0.23   0.50    1.03      62 M     75 M    0.18    0.34    0.05    0.07     4424    11142      231     63
  19    1     0.13   0.26   0.52    1.03      45 M     62 M    0.28    0.43    0.03    0.05     6272     8717       25     59
  20    0     0.16   0.87   0.18    0.60    4743 K   8531 K    0.44    0.45    0.00    0.01      168      483        0     63
  21    1     0.06   0.18   0.37    0.85      50 M     62 M    0.19    0.40    0.08    0.10     4536     8611       17     60
  22    0     0.06   0.18   0.34    0.85      59 M     69 M    0.14    0.31    0.10    0.11     3752    10981       40     64
  23    1     0.16   0.70   0.22    0.65    9004 K     10 M    0.18    0.38    0.01    0.01      168      599      325     61
  24    0     0.00   0.29   0.00    0.60      39 K     58 K    0.33    0.09    0.02    0.03        0        4        1     64
  25    1     0.20   0.34   0.58    1.10      57 M     74 M    0.22    0.34    0.03    0.04     3752     8346      373     60
  26    0     0.08   0.16   0.48    0.98      55 M     69 M    0.20    0.40    0.07    0.09     6328    12918      261     63
  27    1     0.13   0.73   0.18    0.61    4195 K   5615 K    0.25    0.46    0.00    0.00      168      192       73     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.29   0.36    1.01     501 M    639 M    0.21    0.36    0.03    0.04    35392    95134     2112     56
 SKT    1     0.10   0.31   0.32    0.96     447 M    571 M    0.22    0.38    0.03    0.04    35728    66549     2071     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.30   0.34    0.98     949 M   1210 M    0.22    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   28 G ; Active cycles:   95 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.58 %

 C1 core residency: 43.71 %; C3 core residency: 0.91 %; C6 core residency: 20.81 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.54 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.56 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       34 G     34 G   |   35%    35%   
 SKT    1       33 G     33 G   |   34%    34%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  135 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    88.79    48.83     303.65      59.64         116.29
 SKT   1    75.85    44.69     296.48      59.38         115.52
---------------------------------------------------------------------------------------------------------------
       *    164.64    93.53     600.14     119.02         115.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
IBRS and IBPB supported  : yes
STIBP supported          : yes
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
Spec arch caps supported : no
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2fce
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3952.76 --||-- Mem Ch  0: Reads (MB/s):  4219.70 --|
|--            Writes(MB/s):  2254.94 --||--            Writes(MB/s):  2364.13 --|
|-- Mem Ch  1: Reads (MB/s):  3963.00 --||-- Mem Ch  1: Reads (MB/s):  4219.12 --|
|--            Writes(MB/s):  2261.13 --||--            Writes(MB/s):  2366.04 --|
|-- Mem Ch  2: Reads (MB/s):  3956.49 --||-- Mem Ch  2: Reads (MB/s):  4223.55 --|
|--            Writes(MB/s):  2256.13 --||--            Writes(MB/s):  2367.75 --|
|-- Mem Ch  3: Reads (MB/s):  3962.38 --||-- Mem Ch  3: Reads (MB/s):  4262.19 --|
|--            Writes(MB/s):  2257.93 --||--            Writes(MB/s):  2374.34 --|
|-- NODE 0 Mem Read (MB/s) : 15834.63 --||-- NODE 1 Mem Read (MB/s) : 16924.56 --|
|-- NODE 0 Mem Write(MB/s) :  9030.14 --||-- NODE 1 Mem Write(MB/s) :  9472.27 --|
|-- NODE 0 P. Write (T/s):     156665 --||-- NODE 1 P. Write (T/s):     162976 --|
|-- NODE 0 Memory (MB/s):    24864.77 --||-- NODE 1 Memory (MB/s):    26396.83 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32759.19                --|
            |--                System Write Throughput(MB/s):      18502.41                --|
            |--               System Memory Throughput(MB/s):      51261.60                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30a3
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     196 M       120      27 M   236 M    754 K     0    1217 K
 1     191 M         0      26 M   232 M    800 K     0    1214 K
-----------------------------------------------------------------------
 *     387 M       120      53 M   468 M   1554 K     0    2432 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.88        Core1: 16.27        
Core2: 43.50        Core3: 29.69        
Core4: 19.57        Core5: 18.37        
Core6: 26.59        Core7: 15.68        
Core8: 17.69        Core9: 36.09        
Core10: 35.27        Core11: 17.62        
Core12: 15.69        Core13: 23.66        
Core14: 20.26        Core15: 18.71        
Core16: 26.42        Core17: 34.97        
Core18: 19.83        Core19: 16.33        
Core20: 22.36        Core21: 20.11        
Core22: 17.02        Core23: 25.60        
Core24: 43.68        Core25: 19.77        
Core26: 16.53        Core27: 19.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.33
Socket1: 17.97
DDR read Latency(ns)
Socket0: 679.23
Socket1: 671.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.30        Core1: 15.46        
Core2: 45.22        Core3: 29.86        
Core4: 18.68        Core5: 18.10        
Core6: 27.76        Core7: 16.19        
Core8: 20.14        Core9: 38.82        
Core10: 34.94        Core11: 16.80        
Core12: 14.95        Core13: 19.22        
Core14: 19.17        Core15: 19.90        
Core16: 25.20        Core17: 40.19        
Core18: 20.20        Core19: 16.97        
Core20: 21.99        Core21: 19.83        
Core22: 16.46        Core23: 24.77        
Core24: 43.68        Core25: 19.86        
Core26: 15.96        Core27: 20.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.44
Socket1: 17.97
DDR read Latency(ns)
Socket0: 692.66
Socket1: 642.19
irq_total: 497525.840841004
cpu_total: 30.94
cpu_0: 41.82
cpu_1: 49.87
cpu_2: 1.00
cpu_3: 11.50
cpu_4: 44.95
cpu_5: 48.40
cpu_6: 8.51
cpu_7: 51.20
cpu_8: 48.01
cpu_9: 0.13
cpu_10: 10.04
cpu_11: 50.20
cpu_12: 52.66
cpu_13: 1.20
cpu_14: 46.21
cpu_15: 45.74
cpu_16: 8.44
cpu_17: 0.07
cpu_18: 55.12
cpu_19: 47.54
cpu_20: 15.03
cpu_21: 49.14
cpu_22: 46.54
cpu_23: 23.07
cpu_24: 0.13
cpu_25: 41.09
cpu_26: 53.32
cpu_27: 15.43
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12193312275
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12411640886
Total_tx_bytes_phy: 24604953161
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7645960
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 8841343
Total_rx_bytes: 16487303
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8350043
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9376926
Total_rx_bytes_phy: 17726969
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1352915
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1376328
Total_tx_packets: 2729243
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 115847
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 133959
Total_rx_packets: 249806
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1352905
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1376333
Total_tx_packets_phy: 2729238
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 119608
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 133956
Total_rx_packets_phy: 253564
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12187989937
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12406090253
Total_tx_bytes: 24594080190


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.62        Core1: 15.40        
Core2: 39.95        Core3: 29.13        
Core4: 20.18        Core5: 18.13        
Core6: 27.08        Core7: 16.02        
Core8: 18.44        Core9: 36.66        
Core10: 35.28        Core11: 17.98        
Core12: 15.40        Core13: 21.29        
Core14: 19.99        Core15: 19.00        
Core16: 23.59        Core17: 35.20        
Core18: 20.15        Core19: 16.53        
Core20: 21.42        Core21: 20.22        
Core22: 16.75        Core23: 24.81        
Core24: 39.60        Core25: 19.96        
Core26: 16.25        Core27: 20.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.34
Socket1: 17.99
DDR read Latency(ns)
Socket0: 685.42
Socket1: 653.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.11        Core1: 15.38        
Core2: 41.53        Core3: 29.64        
Core4: 20.10        Core5: 17.81        
Core6: 26.74        Core7: 16.47        
Core8: 18.38        Core9: 37.98        
Core10: 34.36        Core11: 18.40        
Core12: 15.72        Core13: 22.42        
Core14: 19.20        Core15: 19.16        
Core16: 24.75        Core17: 39.98        
Core18: 20.17        Core19: 16.41        
Core20: 21.62        Core21: 19.85        
Core22: 17.14        Core23: 24.56        
Core24: 37.79        Core25: 19.85        
Core26: 16.41        Core27: 20.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.42
Socket1: 18.01
DDR read Latency(ns)
Socket0: 675.32
Socket1: 655.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.28        Core1: 15.31        
Core2: 42.61        Core3: 29.87        
Core4: 18.65        Core5: 18.54        
Core6: 27.01        Core7: 16.05        
Core8: 19.20        Core9: 40.92        
Core10: 35.52        Core11: 17.40        
Core12: 15.38        Core13: 22.19        
Core14: 19.37        Core15: 18.84        
Core16: 24.22        Core17: 34.44        
Core18: 19.88        Core19: 16.56        
Core20: 21.87        Core21: 20.10        
Core22: 16.76        Core23: 25.53        
Core24: 38.97        Core25: 20.06        
Core26: 16.16        Core27: 20.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.23
Socket1: 17.93
DDR read Latency(ns)
Socket0: 695.44
Socket1: 656.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.35        Core1: 15.53        
Core2: 43.22        Core3: 29.65        
Core4: 19.44        Core5: 18.13        
Core6: 26.64        Core7: 16.21        
Core8: 16.98        Core9: 38.79        
Core10: 36.09        Core11: 18.25        
Core12: 16.27        Core13: 20.38        
Core14: 19.00        Core15: 19.17        
Core16: 25.01        Core17: 34.44        
Core18: 20.65        Core19: 16.44        
Core20: 23.02        Core21: 19.68        
Core22: 17.32        Core23: 24.92        
Core24: 39.51        Core25: 19.96        
Core26: 16.74        Core27: 20.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.38
Socket1: 18.03
DDR read Latency(ns)
Socket0: 694.86
Socket1: 662.39
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12869
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415119026; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415123602; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207628241; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207628241; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207630497; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207630497; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207629051; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207629051; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207627582; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207627582; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006361641; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5923175; Consumed Joules: 361.52; Watts: 60.19; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4556151; Consumed DRAM Joules: 69.71; DRAM Watts: 11.61
S1P0; QPIClocks: 14415029070; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415032554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207575621; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207575621; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207573119; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207573119; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207571758; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207571758; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207572084; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207572084; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006316801; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6008887; Consumed Joules: 366.75; Watts: 61.06; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4869071; Consumed DRAM Joules: 74.50; DRAM Watts: 12.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3316
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.19   0.38    0.86      54 M     66 M    0.19    0.37    0.07    0.09     3416    10853       10     64
   1    1     0.15   0.24   0.65    1.18      54 M     73 M    0.26    0.40    0.04    0.05     3976    12386      113     59
   2    0     0.00   0.21   0.01    0.60     683 K   1004 K    0.32    0.05    0.03    0.04      112       71        3     62
   3    1     0.09   0.69   0.13    0.60    5054 K   6166 K    0.18    0.27    0.01    0.01      280       98      194     60
   4    0     0.11   0.26   0.42    0.92      58 M     71 M    0.19    0.33    0.05    0.06     4984    10400      162     62
   5    1     0.15   0.27   0.57    1.11      57 M     75 M    0.23    0.35    0.04    0.05     5544    12458       45     59
   6    0     0.07   0.78   0.09    0.60    2586 K   4625 K    0.44    0.29    0.00    0.01       56      153        1     63
   7    1     0.15   0.23   0.63    1.18      58 M     75 M    0.23    0.38    0.04    0.05     4368    12599      385     58
   8    0     0.17   0.28   0.61    1.13      56 M     73 M    0.23    0.38    0.03    0.04     4144    10203      509     62
   9    1     0.00   0.29   0.00    0.60     109 K    167 K    0.35    0.09    0.02    0.03       56        0        6     60
  10    0     0.07   0.77   0.09    0.60    5104 K   6521 K    0.22    0.24    0.01    0.01       56       96       92     61
  11    1     0.16   0.29   0.56    1.09      60 M     77 M    0.22    0.34    0.04    0.05     2912    11308      307     58
  12    0     0.19   0.28   0.69    1.19      53 M     72 M    0.27    0.42    0.03    0.04     6272    11858      196     62
  13    1     0.01   0.68   0.01    0.60     366 K    559 K    0.34    0.43    0.00    0.01       56       68        3     58
  14    0     0.14   0.26   0.53    1.06      61 M     74 M    0.18    0.34    0.05    0.06      896    10423      234     62
  15    1     0.11   0.23   0.47    0.98      59 M     73 M    0.20    0.34    0.05    0.07     4648    12147      160     58
  16    0     0.08   0.75   0.10    0.60    2335 K   3465 K    0.33    0.32    0.00    0.00        0      132        6     63
  17    1     0.00   0.29   0.00    0.60      39 K     53 K    0.27    0.06    0.03    0.04        0        1        2     59
  18    0     0.20   0.30   0.65    1.16      65 M     80 M    0.19    0.32    0.03    0.04     4536    10272      470     62
  19    1     0.14   0.25   0.54    1.07      53 M     71 M    0.25    0.38    0.04    0.05     5264    12505       31     59
  20    0     0.12   0.79   0.16    0.61    3595 K   6303 K    0.43    0.40    0.00    0.01       56      371        2     63
  21    1     0.17   0.29   0.58    1.13      63 M     79 M    0.20    0.32    0.04    0.05     3808    11364      521     59
  22    0     0.08   0.17   0.45    0.95      54 M     68 M    0.20    0.40    0.07    0.09     5432    11935        7     64
  23    1     0.17   0.70   0.24    0.68    8152 K     10 M    0.23    0.45    0.00    0.01      224      595      239     61
  24    0     0.00   0.28   0.00    0.60      55 K     80 K    0.31    0.07    0.02    0.03       56        7        0     64
  25    1     0.06   0.17   0.35    0.83      59 M     71 M    0.16    0.33    0.10    0.12     3024    12081       49     60
  26    0     0.17   0.27   0.63    1.17      55 M     74 M    0.26    0.38    0.03    0.04     5432    12445       52     63
  27    1     0.12   0.72   0.17    0.61    4420 K   5823 K    0.24    0.51    0.00    0.00      504      240       12     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.31   0.34    1.00     471 M    604 M    0.22    0.37    0.03    0.04    35448    89219     1744     56
 SKT    1     0.11   0.30   0.35    1.00     484 M    620 M    0.22    0.36    0.03    0.04    34664    97850     2067     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.30   0.35    1.00     956 M   1225 M    0.22    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:   97 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.80 %

 C1 core residency: 46.70 %; C3 core residency: 1.37 %; C6 core residency: 17.12 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.60 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.64 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       34 G     34 G   |   35%    35%   
 SKT    1       34 G     34 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  137 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    80.26    45.13     300.52      57.53         115.75
 SKT   1    85.66    47.52     307.23      61.86         116.01
---------------------------------------------------------------------------------------------------------------
       *    165.92    92.65     607.76     119.39         115.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
