// Seed: 3135610221
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input id_5
);
  logic id_6 = id_1;
endmodule
