architecture:
   version: 0.3
   subtree:                           # "subtree" contains abstract hierarchies
     - name: system_arch              # name of the design
       attributes:                    # shared attributes that will propagate down all lower levels
         technology: 32nm
         latency: 1ns
#       local:
#         - name: DRAM                 # offchip DRAM is the source of all datatypes
#           class: DRAM                # assume DRAM is large enough to store all the data, so no depth specification needed
#           attributes:
#             width: 64                # width in bits
#             datawidth: 16            # datawidth in bits
#             block-size: 4
#             energy: 0


       subtree:
           - name: chip
             local:
               - name: chip_net
                 class: XY_NoC
                 attributes:
                   n_inputs: 512
                   n_outputs: 512
                   energy: 0
             subtree:
                - name: tile[0..255]                 # all components below this level are on-chip components
                  attributes:
                    latency: 1ns
                  local:
                    - name: shared_glb
                      class: smartbuffer_SRAM
                      attributes:
                        memory_depth: 1048576
                        memory_width: 64
                        n_banks: 128
                        block-size: 8
                        word-bits: 8
                        read_bandwidth: 16
                        write_bandwidth: 16
                        n_rdwr_ports: 2
                        network_read: D2A_NoC
                        network_update: A2D_NoC
                        #meshX: 1
                        technology: 32nm
                        energy: 0
                    - name: dummy_buffer
                      class: dummy_storage
                      attributes:
                        depth: 0   # will result in zero area/energy for accelergy
                        width: 1024  # timeloop needs a width even if the memory is not storing anything
                        network_fill: D2A_NoC
                        network_drain: A2D_NoC
                        #meshX: 1
                        fanoutX: 294912
                        FanoutY: 294912
                        FanoutX: 294912
                        fanoutY: 294912
                        energy: 0

                    - name: D2A_NoC
                      class: SimpleMulticast         # timeloop class
                      subclass: DAC_SimpleMulticast  # accelergy class
                      attributes:
                        datawidth: 8
                        DAC_datawidth: 1  # DAC only converts one bit per cycle
                        n_DAC_cycles: 16  # number of cycles needed for a DAC to convert a datawidth-bit data
                        n_PE_cols: 512
                        n_PE_rows: 512
                        action_name: transfer
                        per_datatype_ERT: True
                        multicast_factor_argument: num_destinations
                        energy: 0
                    - name: A2D_NoC
                      class: SimpleMulticast         # timeloop class
                      subclass: ADC_SimpleMulticast  # accelergy class
                      attributes:
                        datawidth: 8
                        ADC_datawidth: 8
                        cell_datawidth: 2
                        n_DAC_cycles: 16    # number of cycles needed for a DAC to convert a datawidth-bit data = datawidth/DAC_datawidth
                        n_PE_cols: 512
                        n_PE_rows: 512
                        action_name: transfer
                        per_datatype_ERT: False
                        multicast_factor_argument: num_destinations
                        energy: 0

                  subtree:
                    - name: Core[0..3] # 1 core
                      local:

                        - name: MVMin
                          class: SRAM
                          attributes:
                            sizeKB: 200000
                            technology: 32nm
                            meshX: 256

      #                      meshY: 1
      #                      fanoutX: 1179648
      #                      FanoutY: 1179648
      #                      FanoutX: 1179648
      #                      fanoutY: 1179648

                        - name: core_network
                          class: XY_NoC
                          attributes:
                              n_inputs: 294912
                              n_outputs: 294912
                              energy: 0

                        - name: ALU_OUT
                          class: SRAM
                          attributes:
                            sizeKB: 1024
                            meshX: 256
                            energy: 0



                      subtree:
                        - name: MVMArray[0..294911]
                          local:
                            - name: sonos_dummy_connect
                              class: sonos_dummy
                              attributes:
                                technology: sonos
                                memory_depth: 16384
                                memory_width: 64
                                n_banks: 32
                                block-size: 4
                                word-bits: 16
                                read_bandwidth: 16
                                write_bandwidth: 16
                                n_rdwr_ports: 8

#                            - name: sonos_net
#                              class: XY_NoC
#                              subclass: crossbar
#                              attributes:
#                                n_inputs: 294912
#                                n_outputs: 294912
#                              action_name: transfer_random

                            - name: scratchpad
                              class: sonos_storage  # definitions of the compound classes can be found under "components" folder
                              attributes:
                                technology: sonos
                                #depth: 0
                                #width: 16       # width in bits
                                #depth: 1
                                sizeKB: 64
                                meshX: 256        # number of components in the X dimension (PE rows)
                                #meshY: 256        # number of components in the Y dimension (PE cols)
                                energy: 0

                            - name: sonos_nvm
                              class: compute
                              subclass: sonos_array
                              attributes:
                                technology: sonos
                                datawidth: 1   # datawidth in bits
                                #meshX: 254        # number of components in the X dimension (PE rows)
                                #meshY: 128        # number of components in the Y dimension (PE cols)
                                #active_rows: 254
                                #active_cols: 1151
                                meshX: 256
                                nCells: 1152
                                fat: 1
#                                network: core_network
#                                network_operand: core_network
#                                network_name: core_network
                                #network_result: A2D_NOC
#                                #action_name: compute






