Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Mon Apr  4 06:23:47 2016
| Host             : francis-Aspire-E1-570 running 64-bit Ubuntu 15.10
| Command          : report_power -file FPU_Add_Subtract_Function_power_routed.rpt -pb FPU_Add_Subtract_Function_power_summary_routed.pb
| Design           : FPU_Add_Subtract_Function
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.106 |
| Dynamic (W)              | 0.015 |
| Device Static (W)        | 0.091 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 99.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        3 |       --- |             --- |
| Slice Logic    |     0.002 |     1873 |       --- |             --- |
|   LUT as Logic |     0.002 |      571 |     63400 |            0.90 |
|   CARRY4       |    <0.001 |       51 |     15850 |            0.32 |
|   Register     |    <0.001 |      912 |    126800 |            0.72 |
|   F7/F8 Muxes  |    <0.001 |        4 |     63400 |           <0.01 |
|   Others       |     0.000 |       16 |       --- |             --- |
| Signals        |     0.004 |     1400 |       --- |             --- |
| I/O            |     0.005 |      202 |       210 |           96.19 |
| Static Power   |     0.091 |          |           |                 |
| Total          |     0.106 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.025 |       0.010 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.006 |       0.002 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| FPU_Add_Subtract_Function            |     0.015 |
|   Add_Sub_Significands               |    <0.001 |
|     R_Sgf                            |    <0.001 |
|   FS_Module                          |     0.002 |
|   First_Und_Ov_Search                |    <0.001 |
|     R_Overflow                       |    <0.001 |
|     R_Underflow                      |    <0.001 |
|   Fourth_Module                      |    <0.001 |
|     SgfRegister_F                    |    <0.001 |
|     SgfShift                         |    <0.001 |
|   Normalization_Smallest_Significand |    <0.001 |
|     ESRegister                       |    <0.001 |
|     SGFmRegister                     |    <0.001 |
|   Operands_Classification            |     0.002 |
|     ASRegister                       |    <0.001 |
|     CMPRegister                      |    <0.001 |
|     Dir_M                            |    <0.001 |
|     Dir_m                            |    <0.001 |
|     DYP                              |    <0.001 |
|     DY_Inv                           |    <0.001 |
|     DMC                              |    <0.001 |
|     DmC                              |    <0.001 |
|     XRegister                        |    <0.001 |
|     YRegister                        |    <0.001 |
|   Round_Resultant_Significand        |    <0.001 |
|     Round_Adder                      |    <0.001 |
|     Round_Sgf_N                      |    <0.001 |
|     Sgf_Ready_Reg                    |    <0.001 |
|   Sel_10_P_a                         |    <0.001 |
|   Sel_10_P_b                         |    <0.001 |
|   Sel_4_P                            |    <0.001 |
|   Select_Final_Exponent              |    <0.001 |
|     dir_exp_up                       |    <0.001 |
|     exp_fp_reg                       |    <0.001 |
|     exp_u_register                   |    <0.001 |
|     overflow_am                      |    <0.001 |
|   Select_Final_Significand           |    <0.001 |
|     Dir_Sgf_iee                      |    <0.001 |
|     Exp_na_Reg                       |    <0.001 |
|     Sgf_ieee_Register                |    <0.001 |
|   Tenth_Module                       |    <0.001 |
|     Cresult_Reg                      |    <0.001 |
|     Final_Result_IEEE                |    <0.001 |
|     Final_Result_Mux_Reg             |    <0.001 |
|   Update_Exponent_First_Time         |    <0.001 |
|     Exp_F_ieee                       |    <0.001 |
|     RExp                             |    <0.001 |
|     UExp                             |    <0.001 |
|   Zero_Except_Module                 |    <0.001 |
|     Zero_Info_Register               |    <0.001 |
|   as_5_P_Reg                         |    <0.001 |
+--------------------------------------+-----------+


