{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1899, "design__instance__area": 35867.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.020448118448257446, "power__switching__total": 0.011022261343896389, "power__leakage__total": 4.75268763011627e-07, "power__total": 0.03147085756063461, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.02324662750317829, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.02324662750317829, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6786484899467637, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.6038149040561889, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.678648, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.603815, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.03784606068989927, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.03784606068989927, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.9341012672196983, "timing__setup__ws__corner:nom_ss_125C_4v50": -5.2447292437971, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -232.90906573730635, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -5.2447292437971, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.508336, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 63, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -5.244729, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 63, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.01648126126668235, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.01648126126668235, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.30905873179886445, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.643669136209825, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.309059, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.643669, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 8, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": 0.04132572179209097, "clock__skew__worst_setup": 0.015005830336378713, "timing__hold__ws": 0.3049773298003075, "timing__setup__ws": -5.563747842142713, "timing__hold__tns": 0, "timing__setup__tns": -245.72126007208234, "timing__hold__wns": 0, "timing__setup__wns": -5.563747842142713, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.304977, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 189, "timing__setup_r2r__ws": -5.563748, "timing__setup_r2r_vio__count": 189, "design__die__bbox": "0.0 0.0 284.69 302.61", "design__core__bbox": "6.72 15.68 277.76 286.16", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 109, "design__die__area": 86150, "design__core__area": 73310.9, "design__instance__count__stdcell": 1899, "design__instance__area__stdcell": 35867.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.48925, "design__instance__utilization__stdcell": 0.48925, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 17875209, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 42507, "design__violations": 0, "design__instance__count__setup_buffer": 33, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1351, "route__net__special": 2, "route__drc_errors__iter:1": 314, "route__wirelength__iter:1": 47130, "route__drc_errors__iter:2": 40, "route__wirelength__iter:2": 46638, "route__drc_errors__iter:3": 25, "route__wirelength__iter:3": 46558, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 46523, "route__drc_errors": 0, "route__wirelength": 46523, "route__vias": 7961, "route__vias__singlecut": 7961, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 552.05, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.02126526792624433, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.02126526792624433, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6726523972657871, "timing__setup__ws__corner:min_tt_025C_5v00": 1.7531123715596824, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.672652, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 1.753112, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.03480960063167251, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.03480960063167251, "timing__hold__ws__corner:min_ss_125C_4v50": 0.9484326925606951, "timing__setup__ws__corner:min_ss_125C_4v50": -4.978563480167364, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -222.34076542552242, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.978563480167364, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.492685, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.978563, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 62, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.015005830336378713, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.015005830336378713, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.3049773298003075, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.7398180055753185, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.304977, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.739818, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.02550898453559203, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.02550898453559203, "timing__hold__ws__corner:max_tt_025C_5v00": 0.68505181244469, "timing__setup__ws__corner:max_tt_025C_5v00": 1.42449789329624, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.685052, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.424498, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.04132572179209097, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.04132572179209097, "timing__hold__ws__corner:max_ss_125C_4v50": 0.9178393860288865, "timing__setup__ws__corner:max_ss_125C_4v50": -5.563747842142713, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -245.72126007208234, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.563747842142713, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.527587, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 64, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.563748, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 64, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.018170465646423488, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.018170465646423488, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.31389430831937876, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.528155312211932, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.313894, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.528155, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9973, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99961, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00269891, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00187805, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000370151, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00187805, "ir__voltage__worst": 5, "ir__drop__avg": 0.000387, "ir__drop__worst": 0.0027, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}