0.6
2019.2
Nov  6 2019
21:57:16
D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim/glbl.v,1594141507,verilog,,,,glbl,,,,,,,,
D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v,1594142636,verilog,,,,test_cam_TB,,,,,,,,
D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v,1594141508,verilog,,D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v,,clk24_25_nexys4,,,,,,,,
D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v,1594142243,verilog,,D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/buffer_ram_dp.v,,VGA_Driver160x120,,,,,,,,
D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/buffer_ram_dp.v,1594143080,verilog,,D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read2_0.v,,buffer_ram_dp,,,,,,,,
D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read2_0.v,1594141697,verilog,,D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v,,cam_read2_0,,,,,,,,
D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v,1594142738,verilog,,D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v,,test_cam,,,,,,,,
