Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:37:15 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : mkPktMerge
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.165ns (8.287%)  route 1.826ns (91.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 6.823 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[0]/Q
    RAMB18_X0Y76         net (fo=10, unplaced)        1.826     6.051    fo/fifo_3/ram1/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, unset)           1.243     6.823    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.004    
                         clock uncertainty           -0.035     6.968    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416     6.552    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.552    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.165ns (8.291%)  route 1.825ns (91.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 6.822 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[0]/Q
    RAMB18_X0Y76         net (fo=10, unplaced)        1.825     6.050    fo/fifo_3/ram1/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, unset)           1.242     6.822    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.003    
                         clock uncertainty           -0.035     6.967    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416     6.551    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.551    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.165ns (8.440%)  route 1.790ns (91.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 6.823 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[3]/Q
    RAMB18_X0Y76         net (fo=7, unplaced)         1.790     6.015    fo/fifo_3/ram1/Q[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, unset)           1.243     6.823    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.004    
                         clock uncertainty           -0.035     6.968    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     6.552    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.552    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.165ns (8.444%)  route 1.789ns (91.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 6.822 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[3]/Q
    RAMB18_X0Y76         net (fo=7, unplaced)         1.789     6.014    fo/fifo_3/ram1/Q[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, unset)           1.242     6.822    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.003    
                         clock uncertainty           -0.035     6.967    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416     6.551    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.551    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.165ns (8.449%)  route 1.788ns (91.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 6.822 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.224    fo/fifo_3/rp_reg[1]/Q
    RAMB18_X0Y76         net (fo=9, unplaced)         1.788     6.012    fo/fifo_3/ram1/Q[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, unset)           1.242     6.822    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.003    
                         clock uncertainty           -0.035     6.967    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.416     6.551    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.551    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.165ns (8.475%)  route 1.782ns (91.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 6.823 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[4]/Q
    RAMB18_X0Y76         net (fo=6, unplaced)         1.782     6.007    fo/fifo_3/ram1/Q[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, unset)           1.243     6.823    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.004    
                         clock uncertainty           -0.035     6.968    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     6.552    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.552    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.165ns (8.479%)  route 1.781ns (91.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 6.822 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[4]/Q
    RAMB18_X0Y76         net (fo=6, unplaced)         1.781     6.006    fo/fifo_3/ram1/Q[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, unset)           1.242     6.822    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.003    
                         clock uncertainty           -0.035     6.967    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416     6.551    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.551    
                         arrival time                          -6.006    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.165ns (8.576%)  route 1.759ns (91.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 6.823 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.224    fo/fifo_3/rp_reg[1]/Q
    RAMB18_X0Y76         net (fo=9, unplaced)         1.759     5.983    fo/fifo_3/ram1/Q[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, unset)           1.243     6.823    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.004    
                         clock uncertainty           -0.035     6.968    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416     6.552    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.552    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.165ns (8.833%)  route 1.703ns (91.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 6.823 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y115         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[2]/Q
    RAMB18_X0Y76         net (fo=8, unplaced)         1.703     5.928    fo/fifo_3/ram1/Q[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, unset)           1.243     6.823    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.004    
                         clock uncertainty           -0.035     6.968    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     6.552    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.552    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.165ns (8.838%)  route 1.702ns (91.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 6.822 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y115         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[2]/Q
    RAMB18_X0Y76         net (fo=8, unplaced)         1.702     5.927    fo/fifo_3/ram1/Q[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB18_X0Y76         net (fo=24, unset)           1.242     6.822    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.003    
                         clock uncertainty           -0.035     6.967    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416     6.551    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.551    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/empty_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.251ns (15.561%)  route 1.362ns (84.439%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 6.766 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[3]/Q
    SLICE_X8Y115         net (fo=7, unplaced)         0.596     4.821    fo/fifo_3/rp_reg__0[3]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.043     4.864    fo/fifo_3/empty_r_i_2/O
    SLICE_X2Y100         net (fo=1, unplaced)         0.714     5.578    fo/fifo_3/empty_r_i_2_n_0
    SLICE_X2Y100         LUT3 (Prop_lut3_I1_O)        0.043     5.621    fo/fifo_3/empty_r_i_1/O
    SLICE_X2Y100         net (fo=1, unset)            0.052     5.673    fo/fifo_3/empty_r_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X2Y100         net (fo=24, unplaced)        1.185     6.766    fo/fifo_3/CLK_IBUF_BUFG
                         clock pessimism              0.180     6.946    
                         clock uncertainty           -0.035     6.911    
    SLICE_X2Y100         FDRE (Setup_fdre_C_D)        0.040     6.951    fo/fifo_3/empty_r_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.165ns (24.924%)  route 0.497ns (75.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 6.685 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[3]/Q
    RAMB36_X0Y23         net (fo=7, unplaced)         0.497     4.722    fo/fifo_3/ram1/Q[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, unset)           1.105     6.685    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     6.866    
                         clock uncertainty           -0.035     6.830    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     6.414    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.414    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.165ns (24.962%)  route 0.496ns (75.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 6.687 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[3]/Q
    RAMB36_X0Y23         net (fo=7, unplaced)         0.496     4.721    fo/fifo_3/ram1/Q[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, unset)           1.107     6.687    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     6.868    
                         clock uncertainty           -0.035     6.832    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416     6.416    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.416    
                         arrival time                          -4.721    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.165ns (25.502%)  route 0.482ns (74.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 6.685 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[4]/Q
    RAMB36_X0Y23         net (fo=6, unplaced)         0.482     4.707    fo/fifo_3/ram1/Q[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, unset)           1.105     6.685    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     6.866    
                         clock uncertainty           -0.035     6.830    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     6.414    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.414    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.165ns (25.502%)  route 0.482ns (74.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 6.687 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[4]/Q
    RAMB36_X0Y23         net (fo=6, unplaced)         0.482     4.707    fo/fifo_3/ram1/Q[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, unset)           1.107     6.687    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     6.868    
                         clock uncertainty           -0.035     6.832    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416     6.416    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.416    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fi0/fifo_1/full_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.251ns (22.431%)  route 0.868ns (77.569%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 6.976 - 3.000 ) 
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X2Y7           net (fo=24, unplaced)        1.548     4.309    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.165     4.474    fi0/fifo_1/wp_reg[1]/Q
    SLICE_X1Y7           net (fo=7, unplaced)         0.574     5.048    fi0/fifo_1/wp_reg__0[1]
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.043     5.091    fi0/fifo_1/full_r_i_2/O
    SLICE_X1Y7           net (fo=1, unset)            0.242     5.333    fi0/fifo_1/full_r_i_2_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.043     5.376    fi0/fifo_1/full_r_i_1/O
    SLICE_X1Y7           net (fo=1, unset)            0.052     5.428    fi0/fifo_1/full_r_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X1Y7           net (fo=24, unplaced)        1.395     6.976    fi0/fifo_1/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.156    
                         clock uncertainty           -0.035     7.121    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)        0.040     7.161    fi0/fifo_1/full_r_reg
  -------------------------------------------------------------------
                         required time                          7.161    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fi0/fifo_1/gb2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.251ns (22.531%)  route 0.863ns (77.469%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 6.976 - 3.000 ) 
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X2Y7           net (fo=24, unplaced)        1.548     4.309    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.165     4.474    fi0/fifo_1/wp_reg[1]/Q
    SLICE_X1Y7           net (fo=7, unplaced)         0.596     5.070    fi0/fifo_1/wp_reg__0[1]
    SLICE_X1Y7           LUT6 (Prop_lut6_I1_O)        0.043     5.113    fi0/fifo_1/gb2_i_2/O
    SLICE_X1Y7           net (fo=1, unplaced)         0.215     5.328    fi0/fifo_1/gb2_i_2_n_0
    SLICE_X1Y7           LUT3 (Prop_lut3_I0_O)        0.043     5.371    fi0/fifo_1/gb2_i_1/O
    SLICE_X1Y7           net (fo=1, unset)            0.052     5.423    fi0/fifo_1/gb2_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X1Y7           net (fo=24, unplaced)        1.395     6.976    fi0/fifo_1/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.156    
                         clock uncertainty           -0.035     7.121    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)        0.040     7.161    fi0/fifo_1/gb2_reg
  -------------------------------------------------------------------
                         required time                          7.161    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.165ns (27.500%)  route 0.435ns (72.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 6.685 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y115         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[2]/Q
    RAMB36_X0Y23         net (fo=8, unplaced)         0.435     4.660    fo/fifo_3/ram1/Q[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, unset)           1.105     6.685    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     6.866    
                         clock uncertainty           -0.035     6.830    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     6.414    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.414    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.165ns (27.546%)  route 0.434ns (72.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 6.687 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y115         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[2]/Q
    RAMB36_X0Y23         net (fo=8, unplaced)         0.434     4.659    fo/fifo_3/ram1/Q[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, unset)           1.107     6.687    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     6.868    
                         clock uncertainty           -0.035     6.832    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416     6.416    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.416    
                         arrival time                          -4.659    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.764ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.165ns (27.966%)  route 0.425ns (72.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 6.685 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[0]/Q
    RAMB36_X0Y23         net (fo=10, unplaced)        0.425     4.650    fo/fifo_3/ram1/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, unset)           1.105     6.685    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     6.866    
                         clock uncertainty           -0.035     6.830    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416     6.414    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.414    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.165ns (27.966%)  route 0.425ns (72.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 6.687 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[0]/Q
    RAMB36_X0Y23         net (fo=10, unplaced)        0.425     4.650    fo/fifo_3/ram1/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, unset)           1.107     6.687    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     6.868    
                         clock uncertainty           -0.035     6.832    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.416     6.416    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.416    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.165ns (28.399%)  route 0.416ns (71.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 6.685 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.224    fo/fifo_3/rp_reg[1]/Q
    RAMB36_X0Y23         net (fo=9, unplaced)         0.416     4.640    fo/fifo_3/ram1/Q[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, unset)           1.105     6.685    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     6.866    
                         clock uncertainty           -0.035     6.830    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     6.414    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.414    
                         arrival time                          -4.640    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.165ns (28.302%)  route 0.418ns (71.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 6.687 - 3.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.298     4.059    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.224    fo/fifo_3/rp_reg[1]/Q
    RAMB36_X0Y23         net (fo=9, unplaced)         0.418     4.642    fo/fifo_3/ram1/Q[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    RAMB36_X0Y23         net (fo=24, unset)           1.107     6.687    fo/fifo_3/ram1/CLK_IBUF_BUFG
                         clock pessimism              0.180     6.868    
                         clock uncertainty           -0.035     6.832    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416     6.416    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.416    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 fi1/fifo_2/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fi1/fifo_2/gb2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.251ns (23.284%)  route 0.827ns (76.716%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 6.954 - 3.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X0Y7           net (fo=24, unplaced)        1.521     4.282    fi1/fifo_2/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.165     4.447    fi1/fifo_2/wp_reg[0]/Q
    SLICE_X0Y8           net (fo=8, unplaced)         0.593     5.040    fi1/fifo_2/wp_reg__0[0]
    SLICE_X0Y8           LUT6 (Prop_lut6_I1_O)        0.043     5.083    fi1/fifo_2/gb2_i_2__0/O
    SLICE_X1Y8           net (fo=1, unplaced)         0.182     5.265    fi1/fifo_2/gb2_i_2__0_n_0
    SLICE_X1Y8           LUT3 (Prop_lut3_I0_O)        0.043     5.308    fi1/fifo_2/gb2_i_1__0/O
    SLICE_X1Y8           net (fo=1, unset)            0.052     5.360    fi1/fifo_2/gb2_i_1__0_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X1Y8           net (fo=24, unplaced)        1.373     6.954    fi1/fifo_2/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.134    
                         clock uncertainty           -0.035     7.099    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)        0.040     7.139    fi1/fifo_2/gb2_reg
  -------------------------------------------------------------------
                         required time                          7.139    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 fi1/fifo_2/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fi1/fifo_2/full_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.251ns (25.025%)  route 0.752ns (74.975%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 6.955 - 3.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X0Y7           net (fo=24, unplaced)        1.521     4.282    fi1/fifo_2/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.165     4.447    fi1/fifo_2/wp_reg[2]/Q
    SLICE_X0Y8           net (fo=6, unset)            0.554     5.001    fi1/fifo_2/wp_reg__0[2]
    SLICE_X0Y8           LUT5 (Prop_lut5_I0_O)        0.043     5.044    fi1/fifo_2/full_r_i_2__0/O
    SLICE_X1Y8           net (fo=1, unset)            0.146     5.190    fi1/fifo_2/full_r_i_2__0_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.043     5.233    fi1/fifo_2/full_r_i_1__0/O
    SLICE_X1Y8           net (fo=1, unset)            0.052     5.285    fi1/fifo_2/full_r_i_1__0_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X1Y8           net (fo=24, unplaced)        1.374     6.955    fi1/fifo_2/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.135    
                         clock uncertainty           -0.035     7.100    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)        0.040     7.140    fi1/fifo_2/full_r_reg
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 fi1/fifo_2/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fi1/fifo_2/wp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.208ns (23.963%)  route 0.660ns (76.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 6.954 - 3.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X0Y7           net (fo=24, unplaced)        1.521     4.282    fi1/fifo_2/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.165     4.447    fi1/fifo_2/wp_reg[0]/Q
    SLICE_X0Y8           net (fo=8, unplaced)         0.608     5.055    fi1/fifo_2/wp_reg__0[0]
    SLICE_X0Y8           LUT4 (Prop_lut4_I1_O)        0.043     5.098    fi1/fifo_2/wp[3]_i_1__0/O
    SLICE_X0Y8           net (fo=1, unset)            0.052     5.150    fi1/fifo_2/wp[3]_i_1__0_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X0Y8           net (fo=24, unplaced)        1.373     6.954    fi1/fifo_2/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.134    
                         clock uncertainty           -0.035     7.099    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.040     7.139    fi1/fifo_2/wp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.139    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/rp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.208ns (24.791%)  route 0.631ns (75.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 6.726 - 3.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.299     4.060    fo/fifo_3/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.165     4.225    fo/fifo_3/rp_reg[4]/Q
    SLICE_X8Y116         net (fo=6, unset)            0.579     4.804    fo/fifo_3/rp_reg__0[4]
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.043     4.847    fo/fifo_3/rp[4]_i_1/O
    SLICE_X8Y116         net (fo=1, unset)            0.052     4.899    fo/fifo_3/rp[4]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X8Y116         net (fo=24, unplaced)        1.145     6.726    fo/fifo_3/CLK_IBUF_BUFG
                         clock pessimism              0.180     6.906    
                         clock uncertainty           -0.035     6.871    
    SLICE_X8Y116         FDRE (Setup_fdre_C_D)        0.040     6.911    fo/fifo_3/rp_reg[4]
  -------------------------------------------------------------------
                         required time                          6.911    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fi0/fifo_1/wp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.208ns (25.212%)  route 0.617ns (74.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 6.975 - 3.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X2Y7           net (fo=24, unplaced)        1.546     4.307    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.165     4.472    fi0/fifo_1/wp_reg[4]/Q
    SLICE_X2Y7           net (fo=3, unset)            0.565     5.037    fi0/fifo_1/wp_reg__0[4]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.043     5.080    fi0/fifo_1/wp[4]_i_2/O
    SLICE_X2Y7           net (fo=1, unset)            0.052     5.132    fi0/fifo_1/wp[4]_i_2_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X2Y7           net (fo=24, unplaced)        1.394     6.975    fi0/fifo_1/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.155    
                         clock uncertainty           -0.035     7.120    
    SLICE_X2Y7           FDRE (Setup_fdre_C_D)        0.040     7.160    fi0/fifo_1/wp_reg[4]
  -------------------------------------------------------------------
                         required time                          7.160    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 fi1/fifo_2/wp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fi1/fifo_2/wp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.208ns (25.397%)  route 0.611ns (74.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 6.954 - 3.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X0Y8           net (fo=24, unplaced)        1.520     4.281    fi1/fifo_2/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.165     4.446    fi1/fifo_2/wp_reg[4]/Q
    SLICE_X0Y8           net (fo=3, unset)            0.559     5.005    fi1/fifo_2/wp_reg__0[4]
    SLICE_X0Y8           LUT5 (Prop_lut5_I0_O)        0.043     5.048    fi1/fifo_2/wp[4]_i_1/O
    SLICE_X0Y8           net (fo=1, unset)            0.052     5.100    fi1/fifo_2/wp[4]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X0Y8           net (fo=24, unplaced)        1.373     6.954    fi1/fifo_2/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.134    
                         clock uncertainty           -0.035     7.099    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.040     7.139    fi1/fifo_2/wp_reg[4]
  -------------------------------------------------------------------
                         required time                          7.139    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fi0/fifo_1/wp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.208ns (29.420%)  route 0.499ns (70.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 6.975 - 3.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    P23                                               0.000     0.000    CLK
    P23                  net (fo=0)                   0.000     0.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    CLK_IBUF_BUFG_inst/O
    SLICE_X2Y8           net (fo=24, unplaced)        1.546     4.307    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.165     4.472    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X2Y7           net (fo=8, unset)            0.447     4.919    fi0/fifo_1/wp_reg__0[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.043     4.962    fi0/fifo_1/wp[3]_i_1/O
    SLICE_X2Y7           net (fo=1, unset)            0.052     5.014    fi0/fifo_1/wp[3]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000    
    P23                                               0.000     3.000    CLK
    P23                  net (fo=0)                   0.000     3.000    CLK
    P23                  IBUF (Prop_ibuf_I_O)         0.692     3.692    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     5.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.581    CLK_IBUF_BUFG_inst/O
    SLICE_X2Y7           net (fo=24, unplaced)        1.394     6.975    fi0/fifo_1/CLK_IBUF_BUFG
                         clock pessimism              0.180     7.155    
                         clock uncertainty           -0.035     7.120    
    SLICE_X2Y7           FDRE (Setup_fdre_C_D)        0.040     7.160    fi0/fifo_1/wp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.160    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  2.146    




