<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6212079 - Method and apparatus for improving efficiency in a switching regulator at ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Method and apparatus for improving efficiency in a switching regulator at light loads"><meta name="DC.contributor" content="Balu Balakrishnan" scheme="inventor"><meta name="DC.contributor" content="Alex B. Djenguerian" scheme="inventor"><meta name="DC.contributor" content="Power Integrations, Inc." scheme="assignee"><meta name="DC.date" content="2000-6-30" scheme="dateSubmitted"><meta name="DC.description" content="A switching regulator that operates at a frequency for a first range of feedback signal values and at a variable frequency without skipping cycles for a second range of feedback signal values. In one embodiment, a switching regulator for a switched mode power supply includes a power switch coupled between drain and source terminals of the switching regulator, which are to be coupled to control the delivery of power to an output of a power supply. A control terminal of the switching regulator is to be coupled to an output of the power supply. The switching regulator includes a control circuit coupled to the control terminal and generates a feedback signal that is responsive to the output of the power supply. The control circuit also generates a drive signal that is coupled to control the switching of the power switch. The control circuit generates the drive signal responsive to the feedback signal. The drive signal has a fixed frequency for a first range of feedback signal values and at a variable frequency without skipping cycles for a second range of feedback signal values."><meta name="DC.date" content="2001-4-3" scheme="issued"><meta name="DC.relation" content="US:3909695" scheme="references"><meta name="DC.relation" content="US:4459651" scheme="references"><meta name="DC.relation" content="US:4460951" scheme="references"><meta name="DC.relation" content="US:4849869" scheme="references"><meta name="DC.relation" content="US:5430633" scheme="references"><meta name="DC.relation" content="US:5747977" scheme="references"><meta name="DC.relation" content="US:5912552" scheme="references"><meta name="citation_patent_number" content="US:6212079"><meta name="citation_patent_application_number" content="US:09/608,161"><link rel="canonical" href="http://www.google.com/patents/US6212079"/><meta property="og:url" content="http://www.google.com/patents/US6212079"/><meta name="title" content="Patent US6212079 - Method and apparatus for improving efficiency in a switching regulator at light loads"/><meta name="description" content="A switching regulator that operates at a frequency for a first range of feedback signal values and at a variable frequency without skipping cycles for a second range of feedback signal values. In one embodiment, a switching regulator for a switched mode power supply includes a power switch coupled between drain and source terminals of the switching regulator, which are to be coupled to control the delivery of power to an output of a power supply. A control terminal of the switching regulator is to be coupled to an output of the power supply. The switching regulator includes a control circuit coupled to the control terminal and generates a feedback signal that is responsive to the output of the power supply. The control circuit also generates a drive signal that is coupled to control the switching of the power switch. The control circuit generates the drive signal responsive to the feedback signal. The drive signal has a fixed frequency for a first range of feedback signal values and at a variable frequency without skipping cycles for a second range of feedback signal values."/><meta property="og:title" content="Patent US6212079 - Method and apparatus for improving efficiency in a switching regulator at light loads"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("wKTtU_n5BdfZoAT6hoIo"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("NZL"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("wKTtU_n5BdfZoAT6hoIo"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("NZL"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6212079?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6212079"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=TkpUBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6212079&amp;usg=AFQjCNGmVtxDuQRAge8lSZQQCYvrW6KoMg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6212079.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6212079.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6212079" style="display:none"><span itemprop="description">A switching regulator that operates at a frequency for a first range of feedback signal values and at a variable frequency without skipping cycles for a second range of feedback signal values. In one embodiment, a switching regulator for a switched mode power supply includes a power switch coupled between...</span><span itemprop="url">http://www.google.com/patents/US6212079?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6212079 - Method and apparatus for improving efficiency in a switching regulator at light loads</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6212079 - Method and apparatus for improving efficiency in a switching regulator at light loads" title="Patent US6212079 - Method and apparatus for improving efficiency in a switching regulator at light loads"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6212079 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/608,161</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Apr 3, 2001</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jun 30, 2000</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jun 30, 2000</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/EP1256162A1">EP1256162A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1256162A4">EP1256162A4</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1256162B1">EP1256162B1</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP2276160A2">EP2276160A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP2276160A3">EP2276160A3</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP2276161A2">EP2276161A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP2276161A3">EP2276161A3</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2002003537A1">WO2002003537A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09608161, </span><span class="patent-bibdata-value">608161, </span><span class="patent-bibdata-value">US 6212079 B1, </span><span class="patent-bibdata-value">US 6212079B1, </span><span class="patent-bibdata-value">US-B1-6212079, </span><span class="patent-bibdata-value">US6212079 B1, </span><span class="patent-bibdata-value">US6212079B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Balu+Balakrishnan%22">Balu Balakrishnan</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Alex+B.+Djenguerian%22">Alex B. Djenguerian</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Power+Integrations,+Inc.%22">Power Integrations, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6212079.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6212079.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6212079.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (7),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (70),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (9),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (9)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=TkpUBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6212079&usg=AFQjCNFqTlONUcX07hLZsr2TYyfoQ8-Wag">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=TkpUBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6212079&usg=AFQjCNHD5JXWK_qMGbfiEnLpq1Z-egioKw">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=TkpUBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6212079B1%26KC%3DB1%26FT%3DD&usg=AFQjCNFSG6KxshHRnwqEl6UhWndYKM4eVw">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54750821" lang="EN" load-source="patent-office">Method and apparatus for improving efficiency in a switching regulator at light loads</invention-title></span><br><span class="patent-number">US 6212079 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA72537160" lang="EN" load-source="patent-office"> <div class="abstract">A switching regulator that operates at a frequency for a first range of feedback signal values and at a variable frequency without skipping cycles for a second range of feedback signal values. In one embodiment, a switching regulator for a switched mode power supply includes a power switch coupled between drain and source terminals of the switching regulator, which are to be coupled to control the delivery of power to an output of a power supply. A control terminal of the switching regulator is to be coupled to an output of the power supply. The switching regulator includes a control circuit coupled to the control terminal and generates a feedback signal that is responsive to the output of the power supply. The control circuit also generates a drive signal that is coupled to control the switching of the power switch. The control circuit generates the drive signal responsive to the feedback signal. The drive signal has a fixed frequency for a first range of feedback signal values and at a variable frequency without skipping cycles for a second range of feedback signal values.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(5)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6212079B1/US06212079-20010403-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6212079B1/US06212079-20010403-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6212079B1/US06212079-20010403-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6212079B1/US06212079-20010403-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6212079B1/US06212079-20010403-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6212079B1/US06212079-20010403-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6212079B1/US06212079-20010403-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6212079B1/US06212079-20010403-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6212079B1/US06212079-20010403-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6212079B1/US06212079-20010403-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(29)</span></span></div><div class="patent-text"><div mxw-id="PCLM28617065" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6212079-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A switching regulator, comprising:</div>
      <div class="claim-text">a power switch coupled between first and second terminals, the first terminal to be coupled to an energy transfer element of a power supply and the second terminal to be coupled to a supply rail of the power supply; </div>
      <div class="claim-text">a control circuit coupled to a third terminal and the power switch, the third terminal to be coupled to an output of the power supply, the control circuit coupled to generate a feedback signal responsive to the output of the power supply, the control circuit coupled to switch the power switch in response to the feedback signal, the control circuit coupled to switch the power switch at a fixed switching frequency for a first range of feedback signal values, the control circuit coupled to vary a switching frequency of the power switch without skipping cycles in response to the feedback signal for a second range of feedback signal values. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6212079-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The switching regulator of claim <b>1</b> wherein the control circuit comprises:</div>
      <div class="claim-text">a feedback signal circuit coupled to the third terminal, the feedback signal circuit coupled to generate the feedback signal; and </div>
      <div class="claim-text">a pulse width modulator circuit coupled to switch the power switch in response to the feedback signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6212079-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The switching regulator of claim <b>1</b> wherein the first and second ranges of the feedback signal correspond to first and second ranges of levels of a load coupled to the output of the power supply.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6212079-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The switching regulator of claim <b>2</b> wherein the first and second ranges of the feedback signal correspond to first and second ranges of on-time values of a drive signal generated by the pulse width modulator circuit to switch the power switch.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6212079-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The switching regulator of claim <b>2</b> wherein the first and second ranges of the feedback signal correspond to first and second ranges of duty cycle percentage values of a drive signal generated by the pulse width modulator circuit to switch the power switch.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6212079-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The switching regulator of claim <b>2</b> wherein an off-time value of a drive signal generated by the pulse width modulator circuit to switch the power switch varies as a function of a level of a load coupled to the output of the power supply to vary the switching frequency of the power switch without skipping cycles for the second range of feedback signal values.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6212079-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The switching regulator of claim <b>2</b> wherein on-time and off-time values of a drive signal generated by the pulse width modulator circuit to switch the power switch vary simultaneously as a function of a level of a load coupled to the output of the power supply to vary the switching frequency of the power switch without skipping cycles for the second range of feedback signal values.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6212079-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The switching regulator of claim <b>7</b> wherein the off-time value of the drive signal is varied as a function of the on-time value and a first on-time value of the drive signal, the first on-time value of the drive signal corresponding to an on-time of the drive signal at a boundary between the first and second ranges of feedback signal values.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6212079-B1-CLM-00009" class="claim">
      <div class="claim-text">9. The switching regulator of claim <b>2</b> wherein the switching frequency of the power switch is reduced without skipping cycles for the second range of feedback signal values as a level of load coupled to the output of the power supply is reduced.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6212079-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The switching regulator of claim <b>9</b> wherein the switching frequency of the power switch is reduced without skipping cycles to a minimum frequency when a duty cycle percentage value of a drive signal generated by the pulse width modulator circuit to switch the power switch is substantially equal to zero percent.</div>
    </div>
    </div> <div class="claim"> <div num="11" id="US-6212079-B1-CLM-00011" class="claim">
      <div class="claim-text">11. A power supply, comprising:</div>
      <div class="claim-text">an energy transfer element having an energy transfer element input and an energy transfer element output coupled to an output of the power supply; </div>
      <div class="claim-text">a switching regulator circuit including a power switch coupled to the energy transfer element input, and a control circuit coupled to the power switch and the output of the power supply, the control circuit coupled to generate a feedback signal responsive to the output of the power supply, the control circuit coupled to switch the power switch in response to the feedback signal, the control circuit coupled to switch the power switch at a fixed switching frequency for a first range of feedback signal values, the control circuit coupled to vary a switching frequency of the power switch without skipping cycles in response to the feedback signal for a second range of feedback signal values. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6212079-B1-CLM-00012" class="claim">
      <div class="claim-text">12. The power supply of claim <b>11</b> wherein the control circuit comprises:</div>
      <div class="claim-text">a feedback signal circuit coupled to the output of the power supply, the feedback signal circuit coupled to generate the feedback signal; and </div>
      <div class="claim-text">a pulse width modulator circuit coupled to switch the power switch in response to the feedback signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6212079-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The power supply of claim <b>12</b> further comprising an output sense circuit coupled between the output of the power supply and the switching regulator circuit, the output sense circuit coupled to provide an output sense signal to the switching regulator that is proportional to an output voltage or current supplied by the output of the power supply, wherein a duty cycle variation provided by a drive signal generated by the pulse width modulator circuit to switch the power switch is inversely proportional to the output sense signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6212079-B1-CLM-00014" class="claim">
      <div class="claim-text">14. The power supply of claim <b>11</b> wherein the first and second ranges of the feedback signal correspond to first and second ranges of levels of a load coupled to the output of the power supply.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6212079-B1-CLM-00015" class="claim">
      <div class="claim-text">15. The power supply of claim <b>12</b> wherein the first and second ranges of the feedback signal correspond to first and second ranges of on-time values of a drive signal generated by the pulse width modulator circuit to switch the power switch.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6212079-B1-CLM-00016" class="claim">
      <div class="claim-text">16. The power supply of claim <b>12</b> wherein the first and second ranges of the feedback signal correspond to first and second ranges of duty cycle percentage values of a drive signal generated by the pulse width modulator circuit to switch the power switch.</div>
    </div>
    </div> <div class="claim"> <div num="17" id="US-6212079-B1-CLM-00017" class="claim">
      <div class="claim-text">17. A method for regulating a power supply, comprising:</div>
      <div class="claim-text">switching with a drive signal a power switch coupled to an energy transfer element of the power supply to control power delivered to an output of the power supply; </div>
      <div class="claim-text">generating a feedback signal in response to the output of the power supply; </div>
      <div class="claim-text">maintaining a frequency of the drive signal at a fixed frequency for a first range feedback signal values; and </div>
      <div class="claim-text">varying the frequency of the drive signal without skipping cycles in response to the feedback signal for a second range of feedback signal values. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6212079-B1-CLM-00018" class="claim">
      <div class="claim-text">18. The method for regulating the power supply of claim <b>17</b> further comprising varying a duty cycle of the drive signal substantially in response to the feedback signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6212079-B1-CLM-00019" class="claim">
      <div class="claim-text">19. The method for regulating the power supply of claim <b>17</b> wherein generating the feedback signal in response to the output of the power supply comprises monitoring a current representative of a level of the load coupled to the output of the power supply.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6212079-B1-CLM-00020" class="claim">
      <div class="claim-text">20. The method for regulating the power supply of claim <b>18</b> wherein generating the feedback signal in response to the output of the power supply comprises monitoring an on-time of the drive signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" id="US-6212079-B1-CLM-00021" class="claim">
      <div class="claim-text">21. The method for regulating the power supply of claim <b>20</b> wherein monitoring the on-time of the drive signal comprises timing the on-time of the drive signal with a timer circuit, the method further comprising suspending operation temporarily of an oscillator circuit if the on-time of the drive signal is less than a first on-time value.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" id="US-6212079-B1-CLM-00022" class="claim">
      <div class="claim-text">22. The method for regulating the power supply of claim <b>21</b> wherein timing the on-time of the drive signal with the timer circuit comprises</div>
      <div class="claim-text">discharging a capacitor at a first rate during the on-time of the drive signal; and </div>
      <div class="claim-text">discharging the capacitor at a second rate during an off-time of the drive signal, the first rate greater than the second rate. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" id="US-6212079-B1-CLM-00023" class="claim">
      <div class="claim-text">23. The method for regulating the power supply of claim <b>22</b> further comprising maintaining a voltage level of a suspended oscillating signal generated by the oscillator circuit while the operation of the oscillator circuit is temporarily suspended.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" id="US-6212079-B1-CLM-00024" class="claim">
      <div class="claim-text">24. The method for regulating the power supply of claim <b>23</b> further comprising resuming operation of the oscillator circuit after the capacitor has been discharged.</div>
    </div>
    </div> <div class="claim"> <div num="25" id="US-6212079-B1-CLM-00025" class="claim">
      <div class="claim-text">25. A switching regulator, comprising:</div>
      <div class="claim-text">a power switch coupled between first and second terminals; </div>
      <div class="claim-text">a control circuit coupled to a third terminal and coupled to the power switch, the control circuit coupled to receive an output sense signal responsive to an output of a power supply, the control circuit coupled to generate a drive signal to switch the power switch in response to the output sense signal to control the output of the power supply; and </div>
      <div class="claim-text">a timer circuit included in the control circuit, the timer circuit coupled to time an on-time of the drive signal, the timer coupled to the control circuit to vary a switching frequency of the drive signal without skipping cycles if the on-time of the drive signal is less than a first on-time value, the drive signal to have a fixed switching frequency if the on-time of the drive signal is greater than the first on time value. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="26" id="US-6212079-B1-CLM-00026" class="claim">
      <div class="claim-text">26. The switching regulator of claim <b>25</b> wherein the timer circuit comprises a capacitor that is coupled to be charged and discharged in response to the drive signal, the capacitor to be discharged at a first rate during the on-time of the drive signal, the capacitor coupled to be discharged at a second rate during an off-time of the drive signal, the first rate greater than the second rate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="27" id="US-6212079-B1-CLM-00027" class="claim">
      <div class="claim-text">27. The switching regulator of claim <b>26</b> wherein the timer circuit further comprises first and second current sources coupled to discharge the capacitor at the first rate, the second current source coupled to discharge the capacitor at the second rate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="28" id="US-6212079-B1-CLM-00028" class="claim">
      <div class="claim-text">28. The switching regulator of claim <b>26</b> wherein the control circuit comprises an oscillator circuit coupled to generate an oscillating signal, the oscillator circuit to suspend generating the oscillating signal if the on-time of the drive signal ends prior to the capacitor being discharged, the oscillator circuit coupled to resume generating the oscillating signal after the capacitor has been discharged.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="29" id="US-6212079-B1-CLM-00029" class="claim">
      <div class="claim-text">29. The switching regulator of claim <b>28</b> wherein the oscillator circuit is coupled to maintain a voltage level of the oscillating signal while the oscillator circuit is suspended, the oscillator circuit is coupled to resume the oscillating signal from the maintained voltage level.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54523782" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The present invention relates generally to power supplies and, more specifically, the present invention relates to a switching regulator.</p>
    <p>2. Background Information</p>
    <p>Electronic devices use power to operate. Switched mode power supplies are commonly used due to their high efficiency and good output regulation to power many of today's electronic devices. In a known switched mode power supply, a low frequency (e.g. 50 or 60 Hz mains frequency), high voltage alternating current (AC) is converted to high frequency (e.g. 30 to 300 kHz) AC, using a switched mode power supply control circuit. This high frequency, high voltage AC is applied to a transformer to transform the voltage, usually to a lower voltage, and to provide safety isolation. The output of the transformer is rectified to provide a regulated DC output, which may be used to power an electronic device. The switched mode power supply control circuit usually provides output regulation by sensing the output and controlling it in a closed loop.</p>
    <p>A switched mode power supply may include an integrated circuit switching regulator, which may include an output transistor coupled in series with a primary winding of the transformer. Energy is transferred to a secondary winding of the transformer by turning on and off of the output transistor in a manner controlled by the switching regulator to provide a clean and steady source of power at the DC output. The transformer of a switched mode power supply may also include another winding called a bias or feedback winding. In some switched mode power supplies, the feedback or control signal can come through an opto-coupler from a sense circuit coupled to the DC output. The feedback control signal may be used to modulate a duty cycle of a switching waveform generated by the switching regulator. The duty cycle is defined as the ratio of the on time to the switching period of the output transistor. If there is a large load at the DC output of the power supply, the switching regulator responds to this situation by increasing the duty cycle and thereby delivering more power to the load. If the load becomes lighter, then the switching regulator senses this change through the feedback signal and reduces the duty cycle.</p>
    <p>If the load is further reduced and if the power delivered to the DC output cannot be reduced indefinitely, then the DC output voltage increases, resulting in poor output regulation. This unfavorable situation becomes worse if the load is completely removed. To improve the output regulation, a constant load may be connected internal to the power supply. However, because the internal load is always connected, even when there is no load at the DC output, the power supply efficiency is decreased. The power supply efficiency loss is generally due to three components: (1) DC operating power that keeps the switching regulator circuitry operating, (2) the switching losses that are due to switching of the switching regulator output transistor and its driversswitching losses are directly proportional to the operating frequency, and (3) the power that is consumed by the internal load.</p>
    <p>In order to improve efficiency, a switching regulator may use a method called cycle skipping. Cycle skipping method involves reducing the duty cycle as the load decreases, and when the duty cycle is reduced down to a predetermined minimum duty cycle, it alternatively switches for some duration of time and stays idle for another duration of time depending on the load. During this mode, if the load increases very slightly, the output transistor will switch at minimum duty cycle for a short time until the power demanded by the load is delivered and then stop switching again. In theory, the cycle skipping mode decreases the switching losses at light loads since switching occurs as intermittent groups of pulses. Also, cycle skipping eliminates the need for the constant internal load. However, if the groups of pulses occur at a frequency that is within the audio range and the minimum duty cycle is larger than optimum, then the power supply may create an undesirable audio noise. In addition, cycle skipping degrades the output ripple since it typically occurs in groups of pulses and therefore the energy is delivered to the load intermittently.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>Switching regulator methods and apparatuses are disclosed. In one embodiment, a switching regulator includes a power switch coupled between first and second terminals. The first terminal is to be coupled to an energy transfer element of a power supply and the second terminal is to be coupled to a supply rail of the power supply. A control circuit is coupled to a third terminal and the power switch. The third terminal is to be coupled to an output of the power supply. The control circuit is coupled to generate a feedback signal responsive to the output of the power supply. The control circuit is coupled to switch the power switch in response to the feedback signal. The control circuit is coupled to switch the power switch at a fixed switching frequency for a first range of feedback signal values and coupled to vary a switching frequency of the power switch without skipping cycles in response to the feedback signal for a second range of feedback signal values. Additional features and benefits of the present invention will become apparent from the detailed description, figures and claims set forth below.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>The present invention detailed illustrated by way of example and not limitation in the accompanying figures.</p>
    <p>FIG. 1 is a schematic illustrating one embodiment of a power supply including a switching regulator in accordance with the teachings of the present invention.</p>
    <p>FIG. 2 is a schematic illustrating one embodiment of a switching regulator in accordance with the teachings of the present invention.</p>
    <p>FIG. 3 is a timing diagram illustrating waveforms of one embodiment of switching regulator operating at full frequency in accordance with the teachings of the present invention.</p>
    <p>FIG. 4 is a timing diagram illustrating waveforms of one embodiment of switching regulator operating at a lower frequency in accordance with the teachings of the present invention.</p>
    <p>FIG. 5 is a diagram illustrating one embodiment of a relationship between frequency and current in one embodiment of switching regulator in accordance with the teachings of the present invention.</p>
    <p>FIG. 6 is a diagram illustrating one embodiment of a relationship between duty cycle and current in one embodiment of switching regulator in accordance with the teachings of the present invention.</p>
    <heading>DETAILED DESCRIPTION</heading> <p>Method and an apparatus for regulating a power supply are disclosed. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one having ordinary skill in the art that the specific detail need not be employed to practice the present invention. In other instances, well-known materials or methods have not been described in detail in order to avoid obscuring the present invention.</p>
    <p>The present invention improves the efficiency of a power supply switching regulator with pulse width modulation by decreasing the operating frequency at light loads. Switching losses are decreased with one embodiment of the present invention since switching losses are directly proportional to operating frequency. Audio noise problems associated with present day switching regulators are no longer a problem because the minimum operating frequency of a switching regulator in accordance with the teachings of the present invention is chosen to be above audible frequency. One embodiment of the present invention also improves output ripple since the pulse width modulation is continuous in nature and not intermittent.</p>
    <p>To illustrate, FIG. 1 is a block diagram showing a power supply <b>101</b> including one embodiment of a switching regulator <b>139</b> in accordance with the teachings of the present invention. As shown, a bridge rectifier <b>105</b> and capacitor <b>107</b> are coupled to rectify and filter an input alternating current (AC) voltage received at AC mains <b>103</b>. In one embodiment, a positive power supply rail <b>108</b> and a ground power supply rail <b>106</b> are provided across capacitor <b>107</b>. The rectified voltage generated by bridge rectifier <b>105</b> and capacitor <b>107</b> is received at a primary winding <b>115</b> of an energy transfer element, such as transformer <b>113</b>. In one embodiment, transformer <b>113</b> includes a secondary winding <b>117</b> and a bias winding <b>119</b>. Diode <b>121</b> and capacitor <b>123</b> rectify and filter DC output <b>129</b>, whereas diode <b>125</b> and capacitor <b>127</b> rectify and filter the bias winding.</p>
    <p>The switching regulator <b>139</b> includes a drain terminal <b>141</b> coupled to the primary winding <b>115</b> and a source terminal <b>143</b> coupled to the ground rail <b>106</b>. In one embodiment, switching regulator <b>139</b> includes a control circuit <b>149</b>, which generates a drive signal <b>161</b> to switch a power switch <b>147</b> to transfer the energy to the secondary winding <b>117</b> using transformer <b>113</b>. Diode <b>111</b> and Zener <b>109</b> are used for clamping the drain terminal <b>141</b>.</p>
    <p>A load <b>130</b> is configured to be coupled across output <b>129</b>. A feedback loop is formed from output <b>129</b> through output sense circuit <b>131</b> to a control terminal <b>145</b> of the switching regulator <b>139</b>. The feedback loop includes the output sense circuit <b>131</b> and opto-coupler <b>133</b>. The opto-coupler <b>133</b> includes a transistor <b>135</b> that is optically coupled to a photodiode <b>137</b>. An output sense signal <b>146</b> responsive to output sense circuit <b>131</b> is coupled to be received by control terminal <b>145</b> of the switching regulator <b>139</b>. Output sense signal <b>146</b> may be a current or a voltage. The combined bias supply current as well as the feedback current is provided to the control terminal <b>145</b> by the opto-coupler <b>133</b> using the bias winding <b>119</b>. Thus, the control terminal <b>145</b> may be characterized as a supply voltage (V<sub>s</sub>)/feedback terminal for switching regulator <b>139</b>. This control terminal <b>145</b> is therefore frequently referred to as a combined electrical terminal. An external capacitor <b>151</b> is connected between control terminal <b>145</b> and ground.</p>
    <p>FIG. 2 is a schematic illustrating one embodiment of a switching regulator <b>239</b> in accordance with the teachings of the present invention. In one embodiment, switching regulator <b>239</b> of FIG. 2 may be utilized in place of switching regulator <b>139</b> of FIG. <b>1</b>. As shown, an example embodiment of switching regulator <b>239</b> includes a power switch <b>247</b> coupled between a drain terminal <b>241</b> and a source terminal <b>243</b>. A gate of power switch <b>247</b> is coupled to be switched in response to a drive signal <b>261</b> generated by control circuit <b>249</b>.</p>
    <p>Control circuit <b>249</b> includes a feedback signal circuit <b>349</b> coupled to generate a feedback signal <b>248</b> responsive to an output sense signal <b>246</b> coupled to be received by control terminal <b>245</b>. In one embodiment, an internal bias current for switching regulator <b>239</b> during normal operation is provided by an internal shunt regulator coupled to control terminal <b>245</b>. In one embodiment, an external capacitor, such as capacitor <b>151</b> of FIG. 1, is coupled to control terminal <b>245</b>. For instance, one embodiment of switching regulator <b>239</b> is powered after an initial turn-on by current into control terminal <b>245</b> through opto-coupler <b>133</b> from output sense circuit <b>131</b>, which is coupled to the output <b>129</b> of power supply <b>101</b>, as shown in FIG. <b>1</b>. Part of the current that goes into control terminal <b>245</b> powers up the circuitry of switching regulator <b>239</b> and the remainder is shunted to ground by the shunt regulator. Feedback signal <b>248</b> is extracted from the amount of current that is shunted to ground. If there is a substantial load <b>130</b> coupled to the output <b>129</b> of power supply <b>101</b>, then all available current goes to the load.</p>
    <p>To illustrate, attention is directed to feedback signal circuit <b>349</b> of FIG. <b>2</b>. As shown, comparator <b>456</b> includes a positive terminal coupled to an internal reference voltage. The negative terminal of comparator <b>456</b> is connected to a voltage that is a fraction of the control terminal <b>245</b> voltage through a voltage divider network of resistors including resistors <b>202</b> and <b>203</b>. Comparator <b>456</b> compares the internal reference voltage to the fraction of control terminal <b>245</b> voltage. If the internal reference voltage is lower than the fraction of control terminal <b>245</b> voltage, indicating that the control terminal <b>245</b> voltage is at the nominal voltage, the output of comparator <b>456</b> goes low, turning on transistor <b>204</b>. Any excess current that is going into the control terminal <b>245</b> is shunted to ground through transistors <b>204</b> and <b>205</b>. Since the transistors <b>205</b> and <b>207</b> form a current mirror, a proportional fraction of this shunt current is used as the feedback current in transistor <b>207</b>. The feedback current is converted to a feedback voltage signal through resistor <b>206</b>, from which feedback signal <b>248</b> is generated.</p>
    <p>An example embodiment of control circuit <b>249</b> includes a pulse width modulator (PWM) circuit <b>348</b>. PWM circuit <b>348</b> generates drive signal <b>261</b> in response to feedback signal <b>248</b>, which is used to control the duty cycle of power switch <b>247</b>. PWM circuit <b>348</b> includes an oscillator <b>449</b> that generates three signals: SAW <b>451</b>, CLOCK <b>453</b> and DMAX <b>455</b>. As illustrated, the DMAX <b>455</b> signal is high during the ramp-up of SAW <b>451</b> and DMAX <b>455</b> is low during the ramp-down of SAW <b>451</b>. In one embodiment, the CLOCK <b>453</b> signal is a short pulse generated at the low to high transition of DMAX <b>455</b>. The CLOCK <b>453</b> signal is coupled to the S input of flip-flop <b>463</b> to set flip-flop <b>463</b>.</p>
    <p>When the CLOCK <b>453</b> signal goes high, the Q signal output of the flip-flop <b>463</b> goes high and remains high until the flip-flop <b>463</b> is reset by the R input of flip-flop <b>463</b> going high at a later time. The Q signal output of flip-flop <b>463</b> is coupled to one of the inputs of the NAND gate <b>465</b>. The other input of the NAND gate <b>465</b> comes from the DMAX <b>455</b> signal of the oscillator <b>449</b>. Since DMAX <b>455</b> is also high during this time, the output of NAND gate <b>465</b> is low and the output of the inverter <b>469</b> is high. In one embodiment, the output of inverter <b>469</b> is drive signal <b>261</b> coupled to switch power switch <b>247</b>.</p>
    <p>When drive signal <b>261</b> is high, the power switch <b>247</b> is on. In one embodiment, drive signal <b>261</b> is coupled to turn off power switch <b>247</b> when either of the following conditions are met: the reset R input of the flip-flop <b>463</b> goes high, or, DMAX <b>455</b> of oscillator <b>449</b> goes low, which corresponds to maximum duty cycle condition during start-up or an overload condition. The reset R input of the flip-flop <b>463</b> goes high if the output of the comparator <b>457</b> goes high, or, if the current limit signal input of OR gate <b>458</b> goes high.</p>
    <p>As shown, one input of OR gate <b>458</b> is coupled to receive the current limit signal and the other input of OR gate <b>458</b> is coupled to receive an output of comparator <b>457</b>. In one embodiment, the current limit signal going high indicates that the current through the power switch <b>247</b> has exceeded a prescribed limit and the power switch <b>247</b> is immediately turned off. The output of comparator <b>457</b> goes high when the SAW <b>451</b> signal of oscillator <b>449</b> is higher than the feedback signal <b>248</b> coming from the drain of transistor <b>207</b>. In one embodiment, the feedback signal <b>248</b> is a very slow moving signalalmost a DC level signal in comparison to the SAW <b>451</b> signal of oscillator <b>449</b>. In one embodiment, the SAW <b>451</b> signal is a 100 kHz saw-tooth signal.</p>
    <p>In one embodiment, PWM circuit <b>348</b> operates under at least three different conditions: (1) when the feedback signal <b>248</b> is less than the valleys of the SAW <b>451</b> signal, (2) when the feedback signal <b>248</b> is greater than the peaks of the SAW <b>451</b> signal, and (3) when the feedback signal <b>248</b> is in between the peaks and valleys of the SAW <b>451</b> signal.</p>
    <p>When there is a considerable current through the resistor <b>206</b>, there is a corresponding voltage drop across resistor <b>206</b> and feedback signal <b>248</b> is below the valleys of the SAW <b>451</b> signal. In one embodiment, a large amount of current through the resistor <b>206</b> indicates that there is large amount of current being dumped into the control terminal <b>246</b>, which in turn indicates that the power demand by load <b>130</b>, which is coupled to the output <b>129</b> of power supply <b>101</b>, is low. In this situation, the positive terminal of the comparator <b>457</b> is always greater than the negative terminal and the output of the comparator <b>457</b> is always high, which keeps the R input of flip-flop <b>463</b> high through OR gate <b>458</b>. When CLOCK <b>453</b> signal sets the flip-flop <b>463</b> through the S input, the Q output of flip-flop <b>463</b> is ready to go high and pull the gate of power switch <b>473</b> high to turn on power switch <b>473</b>. However, since R input of the flip-flop <b>463</b> is kept high, the flip-flop <b>463</b> is reset immediately and the Q output of flip-flop <b>463</b> goes back down immediately, never allowing the power switch <b>247</b> to turn on.</p>
    <p>In one embodiment, the feedback signal <b>248</b> is greater than the peaks of the SAW <b>451</b> signal when there is not enough current through the resistor <b>206</b> to drop the voltage of feedback signal <b>248</b> down. In one embodiment, this is the case when the output <b>129</b> is heavily loaded by load <b>130</b>. In this situation, the positive terminal of the comparator <b>457</b> is always less than the negative terminal and the output of the comparator <b>457</b> is always low, keeping the R input of flip-flop <b>463</b> low and never resetting the flip-flop <b>463</b>. This means that after the CLOCK <b>453</b> signal turns on the power switch <b>473</b> by setting the flip-flop <b>463</b>, which makes the Q output of flip-flop <b>463</b> go high, the power switch <b>247</b> is not turned off until the DMAX <b>455</b> signal goes from high to low, or until the power switch <b>247</b> reaches current limit, allowing the output transistor to remain on for the maximum duty cycle or until power switch <b>247</b> reaches its current limit.</p>
    <p>In one embodiment, when the feedback signal is less than the peaks, but greater than the valleys of the SAW <b>451</b> signal, the power supply <b>101</b> is operating within its nominal load range. In this case, PWM <b>348</b> will set the proper duty cycle for drive signal <b>261</b> in response to feedback signal <b>248</b> to keep the output <b>129</b> of power supply <b>101</b> regulated.</p>
    <p>In one embodiment, control circuit <b>249</b> also includes a timer circuit <b>347</b> in accordance with the teachings of the present invention. In one embodiment, if the duty cycle of drive signal <b>261</b> is larger than 10%, the switching regulator <b>239</b> operates at a full frequency. In one embodiment, the full frequency is 100 kHz. It is appreciated of course that actual values provided in this disclosure, such as the 100 kHz frequency value, are provided for explanation purposes and that other actual values may be utilized in accordance with the teachings of the present invention. For purposes of this disclosure, the duty cycle of drive signal <b>261</b> is equal to the on-time of drive signal <b>261</b> divided by the period T of drive signal <b>261</b>. The period T is equal to the on-time+off-time of drive signal <b>261</b>. Thus, for a drive signal <b>261</b> with a full frequency of 100 kHz, the period T of each cycle of drive signal <b>261</b> is equal to {fraction (1/100)} kHz or 10 s and the on-time of a 10% duty cycle signal is equal to 1 s. Thus, the off-time of a 10% duty cycle signal is equal to 10 s1 s, or 9 s. It is appreciated that PWM circuit <b>348</b> adjusts the duty cycle of drive signal <b>261</b> in response feedback signal <b>248</b>, which is responsive to the level of the load <b>130</b> coupled to output <b>129</b> as well as the input voltage of power supply <b>101</b>.</p>
    <p>In one embodiment, there are two modes of operation for a switching regulator <b>239</b> in accordance with the teachings of the present inventionfull frequency and low frequency. In one embodiment, the on-time of the power switch <b>247</b>, which is responsive to feedback signal <b>248</b>, determines whether switching regulator <b>239</b> operates at full frequency or low frequency. In one embodiment, when the on-time of drive signal <b>261</b> is greater than 1 s, the PWM circuit <b>348</b> operates in full frequency mode. When the on-time of drive signal <b>261</b> is less than 1 s, the PWM circuit <b>348</b> operates in low frequency mode. Therefore, since the duty cycle of drive signal <b>261</b> is responsive to feedback signal <b>248</b>, the PWM circuit <b>348</b> operates in full frequency mode for one range of values for feedback signal <b>248</b> and PWM circuit <b>348</b> operates in low frequency mode for another range of values for feedback signal <b>248</b>.</p>
    <p>In one embodiment, switching regulator <b>239</b> is operated in full and low frequency modes as follows. A signal designated TMIN <b>257</b> is derived from the DMAX <b>455</b> signal. In one embodiment, TMIN <b>257</b> includes a pulse that is generated at each rising edge of DMAX <b>455</b>. As illustrated, the duration of the pulse of TMIN <b>257</b> is determined by a capacitor <b>353</b> and current sources <b>351</b> and <b>352</b>. In one embodiment, capacitor <b>353</b> is coupled to be discharged through current sources <b>351</b> and <b>352</b> through transistor <b>210</b>. In one embodiment, current source <b>351</b> draws charge at a rate 30 times greater than current source <b>352</b> from capacitor <b>353</b>. When both current sources <b>351</b> and <b>352</b> are on at the same time to discharge capacitor <b>353</b>, the duration of the TMIN <b>257</b> pulse width will be 1 s, 10% of the full frequency period of one embodiment of drive signal <b>261</b>. In one embodiment, the current source <b>352</b> is always activated to discharge capacitor <b>353</b>. However, the current source <b>351</b> is only activated to discharge capacitor <b>353</b> when the output of inverter <b>479</b> is high, or output of AND gate <b>478</b> is low. In one embodiment, AND gate <b>478</b> output will always be low if the gate of power switch <b>247</b> is on for longer than 1 s since AND gate <b>478</b> combines an inverted drive signal <b>261</b> (from the output of NAND gate <b>465</b>) with TMIN <b>257</b>. In one embodiment, when the drive signal <b>261</b> is on for longer than 1 s, the AND gate <b>478</b> output remains low and transistor <b>201</b> remains on to keep oscillator <b>449</b> unaffected. In one embodiment, the frequency of drive signal <b>261</b> remains constant at 100 kHz in this case.</p>
    <p>In one embodiment, as the duty cycle of drive signal <b>261</b> falls below 10% in response to feedback signal <b>248</b>, the switching regulator <b>239</b> goes into low frequency operation. In one embodiment, as the duty cycle of drive signal <b>261</b> drops below 10%, or the on-time of drive signal <b>261</b> falls below 1 s, the output of the NAND gate <b>465</b> goes high while TMIN <b>257</b> is still high. During this time, if the status of drive signal <b>261</b> was determined through the feedback signal <b>248</b>, instead of the current limit signal received at the input of OR gate <b>458</b>, the output of the comparator <b>456</b> is also high. With all of the inputs of AND gate <b>478</b> being high, the output of AND gate <b>478</b> goes high and turns off transistor <b>201</b>, cutting off the current into the oscillator <b>449</b> and suspending oscillations generated by oscillator <b>449</b>.</p>
    <p>In one embodiment, oscillator <b>449</b> maintains the value of SAW <b>451</b> at its last voltage magnitude, and the signals CLOCK <b>453</b> and DMAX <b>455</b> stop switching in response to oscillator <b>449</b> being suspended in response to transistor <b>201</b> being turned off. In one embodiment, when the output of AND gate <b>478</b> goes high, the output of inverter <b>479</b> goes low and transistor <b>208</b> turns off, which deactivates the current source <b>351</b> from discharging capacitor <b>353</b>. Since the current that discharges the capacitor <b>353</b> is 31 times smaller now that current source <b>351</b> deactivated, capacitor <b>353</b> discharges at a slower rate and remains charged for a longer amount of time. Consequently, the remaining on-time of TMIN <b>257</b> is increased by 31 times. As a result, the pulse width of TMIN <b>257</b> is increased from a fixed 1 s value to the value determined by the following equation:</p>
    <p>
      <maths> <formula-text>For DSPW&gt;1 s: TMINPW=1 s;</formula-text> </maths> </p>
    <p>
      <maths> <formula-text>for DSPW&lt;1 s: TMINPW=((1 sDSPW)*31)+DSPW(Eq. 1)</formula-text> </maths> </p>
    <p>where TMINPW is TMIN <b>257</b> pulse width and DSPW is drive signal <b>261</b> pulse width.</p>
    <p>The oscillator <b>449</b> is suspended from switching for the duration of TMIN <b>257</b> pulse width minus the drive signal <b>261</b> pulse width and then released. When released, the operation of oscillator <b>449</b> resumes from where it left off and SAW <b>451</b> signal ramps up from the point at where it had been suspended. Accordingly, the switching period of drive signal <b>261</b> is increased from 10 s of full frequency operation to a value determined by the following equation:</p>
    <p>
      <maths> <formula-text>For DSPW&lt;1 s: LFPDS=(TMINPWDSPW)+10 s(Eq. 2)</formula-text> </maths> </p>
    <p>where LFPDS is low frequency period of drive signal <b>261</b> and TMINPW is TMIN <b>257</b> pulse width.</p>
    <p>To illustrate, FIGS. 3 and 4 show full frequency and low frequency operation, respectively, of a switching regulator in accordance with the teachings of the present invention. In particular, FIG. 3 shows full frequency operation, which in one embodiment occurs when feedback signal <b>248</b> is in a range that causes the duty cycle of drive signal <b>261</b> to be greater than 10%. As shown in FIG. 3, feedback signal <b>248</b> is in between the peaks and valleys of SAW <b>251</b> signal. SAW <b>251</b> signal rises in from valley to peak in 6 s and falls from peak to valley in 4 s, which results in a full operating frequency of 100 kHz. In the example shown, drive signal has an on-time of 2 s or a duty cycle of 20%, which is greater than 10%. Accordingly, switching regulator <b>239</b> operates in full frequency mode. The inverted drive signal <b>259</b> keeps both current sources <b>351</b> and <b>352</b> activated all the time, allowing capacitor <b>353</b> to be discharged at the faster rate for an entire 1 s . Thus, TMIN <b>257</b> has a pulse width or on-time of 1 s.</p>
    <p>In comparison, FIG. 4 shows low frequency operation, which in one embodiment occurs when feedback signal <b>248</b> is in a range that causes the duty cycle of drive signal <b>261</b> to be less than 10%. In the particular example illustrated in FIG. 4, the on-time of drive signal <b>261</b> is only 0.5 s, which is less than 1 s. As shown, since the on-time of drive signal <b>261</b> is only 0.5 s, which is less than 1 s, capacitor <b>353</b> is still not fully discharged when current source <b>351</b> is deactivated and oscillator <b>449</b> is suspended. As shown, SAW <b>251</b> signal is caused to be held at the voltage when oscillator <b>449</b> was suspended and TMIN <b>257</b> now remains high for more than 1 s since capacitor <b>353</b> is discharged at a slower rate as a result of current source <b>351</b> being deactivated. Indeed, as shown, TMIN <b>257</b> remains high for the next 0.5 s * 31=15.5 s. After TMIN <b>257</b> goes low, the operation of oscillator <b>449</b> is resumed and SAW <b>251</b> signal continues to oscillate from where it left off to rise to its peak in 5.5 s and subsequently fell to its valley in the normal 4 s.</p>
    <p>In the illustrated example of FIG. 4, the switching frequency of drive signal <b>261</b> is reduced down to 39.2 kHz and the period of the drive signal has been increased to 25.5 s (0.5 s+15.5 s+5.5 s+4 s). If the voltage of feedback signal <b>248</b> goes down more, the switching frequency of drive signal <b>261</b> decreases further in accordance with the teachings of the present invention. Note that the frequency of drive signal <b>261</b> is reduced without skipping cycles of drive signal <b>261</b> in accordance with the teachings of the present invention. Instead, the period of each cycle is increased to reduce the frequency of drive signal <b>261</b>. In one embodiment, both the on-time and the off-time of each cycle of the drive signal <b>261</b> are adjusted simultaneously when increasing the period of the drive signal <b>261</b> in accordance with the teachings of the present invention.</p>
    <p>In one embodiment, the lowest frequency that the power supply controller can go to can be calculated using the formulas above. In particular, assuming that the as the feedback signal <b>248</b> voltage decreases down to the voltage of the valleys of the SAW <b>251</b> signal, the on-time of drive signal <b>261</b> reduces to a substantially zero or negligible amount. In this case, using Equations 1 and 2 above:</p>
    <p>
      <maths> <formula-text>TMINPW=((1 s0 s)*31)+0 s=31 s,(Eq. 3)</formula-text> </maths> </p>
    <p>
      <maths> <formula-text>LFPDS=(TMINPW0 s)+10 s=41 s(Eq. 4)</formula-text> </maths> </p>
    <p>where TMINPW is TMIN <b>257</b> pulse width and LFPDS is low frequency period of drive signal <b>261</b>. Thus, the period of drive signal <b>261</b> at the lowest frequency in this particular embodiment is 41 s.</p>
    <p>The low frequency period of 41 s corresponds to a frequency of {fraction (1/41)} s, or 24.4 kHz. Since the lowest switching frequency of 24.4 kHz is higher than the human audible frequency range of 20 to 20 kHz, a power supply <b>101</b> regulated with a switching regulator in accordance with the teachings of the present invention will not produce any audible noise, even at its lowest frequency.</p>
    <p>Referring back to the embodiment shown in FIG. 2, timer circuit <b>347</b> also includes a transistor <b>212</b> switched in response to the output of AND gate <b>478</b>. Transistor <b>212</b> acts as a switch to allow current to flow through resistor <b>211</b>. The purpose of resistor <b>211</b> and transistor <b>212</b> is to keep the current consumption of switching regulator <b>239</b> during low frequency operation the same as the current consumption was during full frequency operation. As discussed earlier, one embodiment of switching regulator <b>239</b> is powered by a current into the control terminal <b>245</b> through opto-coupler <b>133</b> from output sense circuit coupled <b>131</b> to the output <b>129</b> of the power supply <b>101</b>. In one embodiment, part of the current that goes into the control terminal <b>245</b> powers up the circuitry of switching regulator <b>239</b> and the remainder of the current is shunted to ground by the shunt regulator. The feedback signal <b>248</b> is extracted from the amount of the current that is shunted to ground.</p>
    <p>As the frequency of drive signal <b>261</b> decreases during the low frequency operation, the power consumed due to switching of the internal circuitry of switching regulator <b>239</b> decreases, resulting in less current going into the circuitry of switching regulator <b>239</b> and more current being shunted to ground. As the current being shunted to ground increases, the portion of this current that is being used for extracting the feedback signal <b>248</b> would also increase, causing the feedback signal <b>248</b> to go lower. Correspondingly, the switching frequency of drive signal <b>261</b> would then go lower due to decreased current consumption of the switching regulator <b>239</b>.</p>
    <p>Thus, to keep the current consumption of the switching regulator substantially constant, additional current is drawn in low frequency mode operation through resistor <b>211</b> and transistor <b>212</b> to compensate for the difference in switching losses between full and low frequency operating modes of switching regulator <b>239</b> in accordance with the teachings of the present invention. If the additional current is greater than the reduction of power consumption, then, the pulse width modulation gain, i.e. the duty cycle versus control terminal <b>245</b> current, will be slightly reduced.</p>
    <p>FIGS. 5 and 6 are diagrams illustrating the relationships of frequency vs. current <b>561</b>, and duty cycle vs. current <b>661</b>, respectively, in one embodiment of switching regulator in accordance with the teachings of the present invention. In particular, FIG. 6 shows that as the current into the control terminal <b>245</b> increases, the duty cycle of drive signal <b>261</b> decreases. In one embodiment, the duty cycle of drive signal <b>261</b> decreases in a linear type fashion relative to the current into control terminal <b>245</b> across the full and low frequency modes of the switching regulator in accordance with the teachings of the present invention.</p>
    <p>FIG. 5 shows that in one embodiment as the duty cycle of drive signal <b>261</b> decreases, the switching frequency of drive signal <b>261</b> remains fixed until the duty cycle is reduced to a value such as 10%. As the duty cycle of drive signal <b>261</b> falls below 10%, in one embodiment, the frequency of drive signal <b>261</b> starts to decrease gradually, all the way down to approximately 25 kHz, by which time the duty cycle of drive signal <b>261</b> goes down to 0%. In one embodiment, the frequency of drive signal <b>261</b> decreases in a nearly linear type fashion in response to control terminal <b>245</b> current across the full and low frequency modes of the switching regulator in accordance with the teachings of the present invention.</p>
    <p>In one embodiment, feedback signal <b>248</b> is responsive to the control terminal <b>245</b> current. Therefore, for one range of feedback signal <b>248</b> values, the switching regulator <b>239</b> operates at a fixed frequency and for another range of feedback signal <b>248</b> values, the frequency of operation of the switching regulator <b>239</b> is decreased in response to the feedback signal <b>248</b>. In one embodiment, the boundary of fixed frequency operation and low frequency operation is a feedback signal <b>248</b> value that corresponds to a 10% duty cycle.</p>
    <p>In one embodiment of the present invention, switching regulator <b>239</b> is operated at a full frequency operation at 130 kHz. In this embodiment, the on-time of drive signal <b>261</b> that corresponds to the boundary at which switching regulator <b>239</b> is operated in either full frequency or low frequency can be adjusted by adjusting the TMIN <b>257</b> time constant when both current sources <b>351</b> and <b>352</b> are on. In one embodiment, the minimum frequency of drive signal <b>261</b> is 40 kHz. In another embodiment, switching regulator <b>239</b> is operated at a full frequency operation at 65 kHz with a minimum frequency for drive signal of 20 kHz.</p>
    <p>In the foregoing detailed description, the method and apparatus of the present invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present invention. The present specification and figures are accordingly to be regarded as illustrative rather than restrictive.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3909695">US3909695</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 17, 1973</td><td class="patent-data-table-td patent-date-value">Sep 30, 1975</td><td class="patent-data-table-td ">Hewlett Packard Co</td><td class="patent-data-table-td ">Regulation and stabilization in a switching power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4459651">US4459651</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 1, 1982</td><td class="patent-data-table-td patent-date-value">Jul 10, 1984</td><td class="patent-data-table-td ">Honeywell Information Systems Inc.</td><td class="patent-data-table-td ">Regulated flyback power supply using a combination of frequency and pulse width modulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4460951">US4460951</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 1, 1982</td><td class="patent-data-table-td patent-date-value">Jul 17, 1984</td><td class="patent-data-table-td ">Honeywell Information Systems Inc.</td><td class="patent-data-table-td ">Control circuit arrangement for a self-start power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4849869">US4849869</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 11, 1988</td><td class="patent-data-table-td patent-date-value">Jul 18, 1989</td><td class="patent-data-table-td ">Oki Electric Industry Co., Ltd.</td><td class="patent-data-table-td ">Switching regulator having a pulse width control system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5430633">US5430633</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 14, 1993</td><td class="patent-data-table-td patent-date-value">Jul 4, 1995</td><td class="patent-data-table-td ">Astec International, Ltd.</td><td class="patent-data-table-td ">Multi-resonant clamped flyback converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5747977">US5747977</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 25, 1997</td><td class="patent-data-table-td patent-date-value">May 5, 1998</td><td class="patent-data-table-td ">Micro Linear Corporation</td><td class="patent-data-table-td ">Switching regulator having low power mode responsive to load power consumption</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5912552">US5912552</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 12, 1997</td><td class="patent-data-table-td patent-date-value">Jun 15, 1999</td><td class="patent-data-table-td ">Kabushiki Kaisha Toyoda Jidoshokki Seisakusho</td><td class="patent-data-table-td ">Switching voltage regulator</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6542388">US6542388</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 15, 2001</td><td class="patent-data-table-td patent-date-value">Apr 1, 2003</td><td class="patent-data-table-td ">Smk Corporation</td><td class="patent-data-table-td ">Intermittent switching power supply circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6552919">US6552919</a></td><td class="patent-data-table-td patent-date-value">Sep 10, 2001</td><td class="patent-data-table-td patent-date-value">Apr 22, 2003</td><td class="patent-data-table-td ">Douglas A. Bors</td><td class="patent-data-table-td ">Converter utilizing pulse duration modulation and ripple control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6636025">US6636025</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 9, 2002</td><td class="patent-data-table-td patent-date-value">Oct 21, 2003</td><td class="patent-data-table-td ">Asic Advantage, Inc.</td><td class="patent-data-table-td ">Controller for switch mode power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6768225">US6768225</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 30, 2001</td><td class="patent-data-table-td patent-date-value">Jul 27, 2004</td><td class="patent-data-table-td ">Digipower Manufacturing Inc.</td><td class="patent-data-table-td ">Multiple power sources control system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6833692">US6833692</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 16, 2003</td><td class="patent-data-table-td patent-date-value">Dec 21, 2004</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for maintaining an approximate constant current output characteristic in a switched mode power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6862193">US6862193</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 19, 2003</td><td class="patent-data-table-td patent-date-value">Mar 1, 2005</td><td class="patent-data-table-td ">Canon Kabushiki Kaisha</td><td class="patent-data-table-td ">Power supply apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6898091">US6898091</a></td><td class="patent-data-table-td patent-date-value">May 30, 2002</td><td class="patent-data-table-td patent-date-value">May 24, 2005</td><td class="patent-data-table-td ">Koninklijke Philips Electronics N.V.</td><td class="patent-data-table-td ">Circuit configuration comprising a control loop</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6967472">US6967472</a></td><td class="patent-data-table-td patent-date-value">Nov 12, 2004</td><td class="patent-data-table-td patent-date-value">Nov 22, 2005</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for maintaining an approximate constant current output characteristic in a switched mode power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7009854">US7009854</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 29, 2004</td><td class="patent-data-table-td patent-date-value">Mar 7, 2006</td><td class="patent-data-table-td ">Sumida Corporation</td><td class="patent-data-table-td ">Inverter transformer and inverter circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7019995">US7019995</a></td><td class="patent-data-table-td patent-date-value">Nov 15, 2003</td><td class="patent-data-table-td patent-date-value">Mar 28, 2006</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">Power supply having reduced-power mode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7068022">US7068022</a></td><td class="patent-data-table-td patent-date-value">Nov 12, 2002</td><td class="patent-data-table-td patent-date-value">Jun 27, 2006</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a switch mode power supply that generates a high pulse width modulation gain while maintaining low noise sensitivity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7148671">US7148671</a></td><td class="patent-data-table-td patent-date-value">Oct 6, 2005</td><td class="patent-data-table-td patent-date-value">Dec 12, 2006</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for maintaining an approximate constant current output characteristic in a switched mode power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7167028">US7167028</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 7, 2005</td><td class="patent-data-table-td patent-date-value">Jan 23, 2007</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Voltage detection circuit, power supply unit and semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7202609">US7202609</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 27, 2003</td><td class="patent-data-table-td patent-date-value">Apr 10, 2007</td><td class="patent-data-table-td ">Nxp B.V.</td><td class="patent-data-table-td ">Noise reduction in a power converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7205754">US7205754</a></td><td class="patent-data-table-td patent-date-value">Apr 3, 2006</td><td class="patent-data-table-td patent-date-value">Apr 17, 2007</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a switch mode power supply that generates a high pulse width modulation gain while maintaining low noise sensitivity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7208921">US7208921</a></td><td class="patent-data-table-td patent-date-value">Feb 18, 2005</td><td class="patent-data-table-td patent-date-value">Apr 24, 2007</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">DC-DC regulator with switching frequency responsive to load</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7301319">US7301319</a></td><td class="patent-data-table-td patent-date-value">Oct 17, 2006</td><td class="patent-data-table-td patent-date-value">Nov 27, 2007</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Methods and apparatus for maintaining an approximate constant current output characteristic in a switched mode power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7339360">US7339360</a></td><td class="patent-data-table-td patent-date-value">May 8, 2006</td><td class="patent-data-table-td patent-date-value">Mar 4, 2008</td><td class="patent-data-table-td ">Aimtron Technology Corp.</td><td class="patent-data-table-td ">Switching voltage regulator with an improved range of input voltage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7369418">US7369418</a></td><td class="patent-data-table-td patent-date-value">Mar 5, 2007</td><td class="patent-data-table-td patent-date-value">May 6, 2008</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a switch mode power supply that generates a high pulse width modulation gain while maintaining low noise sensitivity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7502236">US7502236</a></td><td class="patent-data-table-td patent-date-value">Oct 4, 2006</td><td class="patent-data-table-td patent-date-value">Mar 10, 2009</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Power supply controller responsive to a feedforward signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7518885">US7518885</a></td><td class="patent-data-table-td patent-date-value">Oct 4, 2006</td><td class="patent-data-table-td patent-date-value">Apr 14, 2009</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a control circuit with multiple operation modes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7576528">US7576528</a></td><td class="patent-data-table-td patent-date-value">Oct 4, 2006</td><td class="patent-data-table-td patent-date-value">Aug 18, 2009</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Control circuit responsive to an impedance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7635910">US7635910</a></td><td class="patent-data-table-td patent-date-value">Jan 20, 2005</td><td class="patent-data-table-td patent-date-value">Dec 22, 2009</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Semiconductor package and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7652461">US7652461</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 24, 2005</td><td class="patent-data-table-td patent-date-value">Jan 26, 2010</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">High efficiency power converter operating free of an audible frequency range</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7659701">US7659701</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 22, 2007</td><td class="patent-data-table-td patent-date-value">Feb 9, 2010</td><td class="patent-data-table-td ">Cisco Technology, Inc.</td><td class="patent-data-table-td ">Limiting peak input power</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7768806">US7768806</a></td><td class="patent-data-table-td patent-date-value">Dec 11, 2006</td><td class="patent-data-table-td patent-date-value">Aug 3, 2010</td><td class="patent-data-table-td ">O2Micro International Limited</td><td class="patent-data-table-td ">Mixed-code DC/AC inverter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7831851">US7831851</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 28, 2005</td><td class="patent-data-table-td patent-date-value">Nov 9, 2010</td><td class="patent-data-table-td ">Ricoh Company, Ltd.</td><td class="patent-data-table-td ">Switching regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7869499">US7869499</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2007</td><td class="patent-data-table-td patent-date-value">Jan 11, 2011</td><td class="patent-data-table-td ">Fsp Technology Inc.</td><td class="patent-data-table-td ">Variable-frequency circuit with a compensation mechanism</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7898278">US7898278</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 5, 2007</td><td class="patent-data-table-td patent-date-value">Mar 1, 2011</td><td class="patent-data-table-td ">Arm Limited</td><td class="patent-data-table-td ">Power control circuitry, circuitry for analysing a switched power rail, and method of controlling connection of a power source to a switched power rail</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7904738">US7904738</a></td><td class="patent-data-table-td patent-date-value">Jul 12, 2010</td><td class="patent-data-table-td patent-date-value">Mar 8, 2011</td><td class="patent-data-table-td ">Igo, Inc.</td><td class="patent-data-table-td ">Primary side control circuit and method for ultra-low idle power operation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7908498">US7908498</a></td><td class="patent-data-table-td patent-date-value">Jul 12, 2010</td><td class="patent-data-table-td patent-date-value">Mar 15, 2011</td><td class="patent-data-table-td ">Igo, Inc.</td><td class="patent-data-table-td ">Primary side control circuit and method for ultra-low idle power operation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7923973">US7923973</a></td><td class="patent-data-table-td patent-date-value">Sep 15, 2008</td><td class="patent-data-table-td patent-date-value">Apr 12, 2011</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus to reduce line current harmonics from a power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7952895">US7952895</a></td><td class="patent-data-table-td patent-date-value">May 29, 2008</td><td class="patent-data-table-td patent-date-value">May 31, 2011</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for implementing an unregulated dormant mode in a power converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7964994">US7964994</a></td><td class="patent-data-table-td patent-date-value">Aug 20, 2010</td><td class="patent-data-table-td patent-date-value">Jun 21, 2011</td><td class="patent-data-table-td ">Igo, Inc.</td><td class="patent-data-table-td ">Load condition controlled power strip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7964995">US7964995</a></td><td class="patent-data-table-td patent-date-value">Aug 20, 2010</td><td class="patent-data-table-td patent-date-value">Jun 21, 2011</td><td class="patent-data-table-td ">Igo, Inc.</td><td class="patent-data-table-td ">Load condition controlled wall plate outlet system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7977823">US7977823</a></td><td class="patent-data-table-td patent-date-value">Aug 20, 2010</td><td class="patent-data-table-td patent-date-value">Jul 12, 2011</td><td class="patent-data-table-td ">Igo, Inc.</td><td class="patent-data-table-td ">Load condition controlled power module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7995359">US7995359</a></td><td class="patent-data-table-td patent-date-value">Feb 5, 2009</td><td class="patent-data-table-td patent-date-value">Aug 9, 2011</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for implementing an unregulated dormant mode with an event counter in a power converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8000114">US8000114</a></td><td class="patent-data-table-td patent-date-value">Mar 26, 2009</td><td class="patent-data-table-td patent-date-value">Aug 16, 2011</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a control circuit with multiple operating modes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8004262">US8004262</a></td><td class="patent-data-table-td patent-date-value">Nov 7, 2008</td><td class="patent-data-table-td patent-date-value">Aug 23, 2011</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus to control a power factor correction circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8004864">US8004864</a></td><td class="patent-data-table-td patent-date-value">Jul 2, 2009</td><td class="patent-data-table-td patent-date-value">Aug 23, 2011</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a control circuit responsive to an impedance coupled to a control circuit terminal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8040114">US8040114</a></td><td class="patent-data-table-td patent-date-value">Nov 7, 2008</td><td class="patent-data-table-td patent-date-value">Oct 18, 2011</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus to increase efficiency in a power factor correction circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8148968">US8148968</a></td><td class="patent-data-table-td patent-date-value">Feb 11, 2009</td><td class="patent-data-table-td patent-date-value">Apr 3, 2012</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a power supply controller responsive to a feedforward signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8159839">US8159839</a></td><td class="patent-data-table-td patent-date-value">Apr 19, 2011</td><td class="patent-data-table-td patent-date-value">Apr 17, 2012</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for implementing an unregulated dormant mode in a power converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8169806">US8169806</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 12, 2009</td><td class="patent-data-table-td patent-date-value">May 1, 2012</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Power converter system with pulsed power transfer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8194421">US8194421</a></td><td class="patent-data-table-td patent-date-value">Jun 27, 2011</td><td class="patent-data-table-td patent-date-value">Jun 5, 2012</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for implementing an unregulated dormant mode with an event counter in a power converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8207723">US8207723</a></td><td class="patent-data-table-td patent-date-value">Mar 10, 2011</td><td class="patent-data-table-td patent-date-value">Jun 26, 2012</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus to reduce line current harmonics from a power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8243480">US8243480</a></td><td class="patent-data-table-td patent-date-value">Aug 19, 2011</td><td class="patent-data-table-td patent-date-value">Aug 14, 2012</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a control circuit responsive to an impedance coupled to a control circuit terminal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8279627">US8279627</a></td><td class="patent-data-table-td patent-date-value">Jul 15, 2011</td><td class="patent-data-table-td patent-date-value">Oct 2, 2012</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a control circuit with multiple operating modes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8385088">US8385088</a></td><td class="patent-data-table-td patent-date-value">Dec 6, 2010</td><td class="patent-data-table-td patent-date-value">Feb 26, 2013</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for implementing an unregulated dormant mode with output reset in a power converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8437154">US8437154</a></td><td class="patent-data-table-td patent-date-value">Feb 24, 2012</td><td class="patent-data-table-td patent-date-value">May 7, 2013</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for varying a duty cycle of a power supply controller responsive to multiple linear functions over a range of values of a feedforward signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8476887">US8476887</a></td><td class="patent-data-table-td patent-date-value">Feb 6, 2009</td><td class="patent-data-table-td patent-date-value">Jul 2, 2013</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">DC to DC converter with pseudo constant switching frequency</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8487601">US8487601</a></td><td class="patent-data-table-td patent-date-value">Aug 18, 2011</td><td class="patent-data-table-td patent-date-value">Jul 16, 2013</td><td class="patent-data-table-td ">Power Intergrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus to control a power factor correction circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8514591">US8514591</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 18, 2012</td><td class="patent-data-table-td patent-date-value">Aug 20, 2013</td><td class="patent-data-table-td ">Fairchild Korea Semiconductor Ltd.</td><td class="patent-data-table-td ">Power supply device and driving method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8519693">US8519693</a></td><td class="patent-data-table-td patent-date-value">Mar 14, 2012</td><td class="patent-data-table-td patent-date-value">Aug 27, 2013</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for implementing an unregulated dormant mode in a power converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8525493">US8525493</a></td><td class="patent-data-table-td patent-date-value">Sep 2, 2011</td><td class="patent-data-table-td patent-date-value">Sep 3, 2013</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus to increase efficiency in a power factor correction circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8582327">US8582327</a></td><td class="patent-data-table-td patent-date-value">Jul 19, 2012</td><td class="patent-data-table-td patent-date-value">Nov 12, 2013</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a control circuit responsive to an impedance coupled to a control circuit terminal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8593127">US8593127</a></td><td class="patent-data-table-td patent-date-value">Jun 1, 2012</td><td class="patent-data-table-td patent-date-value">Nov 26, 2013</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus to reduce line current harmonics from a power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8599582">US8599582</a></td><td class="patent-data-table-td patent-date-value">Feb 4, 2013</td><td class="patent-data-table-td patent-date-value">Dec 3, 2013</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for implementing an unregulated dormant mode with output reset in a power converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8664929">US8664929</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 30, 2011</td><td class="patent-data-table-td patent-date-value">Mar 4, 2014</td><td class="patent-data-table-td ">Ricktek Technology Corp.</td><td class="patent-data-table-td ">Audio-skipping of a constant on-time power converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8749212">US8749212</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 2013</td><td class="patent-data-table-td patent-date-value">Jun 10, 2014</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus to control a power factor correction circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8767414">US8767414</a></td><td class="patent-data-table-td patent-date-value">Aug 27, 2012</td><td class="patent-data-table-td patent-date-value">Jul 1, 2014</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a control circuit with multiple operating modes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100202159">US20100202159</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 12, 2009</td><td class="patent-data-table-td patent-date-value">Aug 12, 2010</td><td class="patent-data-table-td ">Sims Nicholas A</td><td class="patent-data-table-td ">Power converter system with pulsed power transfer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120133348">US20120133348</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 30, 2011</td><td class="patent-data-table-td patent-date-value">May 31, 2012</td><td class="patent-data-table-td ">Richtek Technology Corp.</td><td class="patent-data-table-td ">Audio-skipping of a constant on-time power converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120300506">US20120300506</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 18, 2012</td><td class="patent-data-table-td patent-date-value">Nov 29, 2012</td><td class="patent-data-table-td ">Min-Woo Lee</td><td class="patent-data-table-td ">Power supply device and driving method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100449921C?cl=en">CN100449921C</a></td><td class="patent-data-table-td patent-date-value">Mar 23, 2005</td><td class="patent-data-table-td patent-date-value">Jan 7, 2009</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Voltage detection circuit, power supply unit and semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1331721A2?cl=en">EP1331721A2</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 2002</td><td class="patent-data-table-td patent-date-value">Jul 30, 2003</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a switch mode power supply that genarates a high pulse width modulation gain while maintaining low noise sensitivity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1933448A1?cl=en">EP1933448A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 9, 2007</td><td class="patent-data-table-td patent-date-value">Jun 18, 2008</td><td class="patent-data-table-td ">O2 Micro, Inc.</td><td class="patent-data-table-td ">Mixed-mode DC/AC inverter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP2339733A2?cl=en">EP2339733A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 13, 2002</td><td class="patent-data-table-td patent-date-value">Jun 29, 2011</td><td class="patent-data-table-td ">Power Integrations, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a switch mode power supply that genarates a high pulse width modulation gain while maintaining low noise sensitivity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2002097958A2?cl=en">WO2002097958A2</a></td><td class="patent-data-table-td patent-date-value">May 30, 2002</td><td class="patent-data-table-td patent-date-value">Dec 5, 2002</td><td class="patent-data-table-td ">Koninkl Philips Electronics Nv</td><td class="patent-data-table-td ">Circuit configuration comprising a control loop</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2012138720A1?cl=en">WO2012138720A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 4, 2012</td><td class="patent-data-table-td patent-date-value">Oct 11, 2012</td><td class="patent-data-table-td ">Bose Corporation</td><td class="patent-data-table-td ">Power supply with tickle pulse injection</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=TkpUBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc363/defs363.htm&usg=AFQjCNEwnjn0IoV0yJFlm3XZP3ZlTubz7g#C363S021030">363/21.03</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=TkpUBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc363/defs363.htm&usg=AFQjCNEwnjn0IoV0yJFlm3XZP3ZlTubz7g#C363S097000">363/97</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=TkpUBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc323/defs323.htm&usg=AFQjCNGDjQiECvi1UahGwFcTAeoi48vGog#C323S284000">323/284</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=TkpUBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H02M0003280000">H02M3/28</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=TkpUBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H02M0003335000">H02M3/335</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=TkpUBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H02M2001/0032">H02M2001/0032</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=TkpUBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y02B70/16">Y02B70/16</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=TkpUBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H02M3/33507">H02M3/33507</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H02M3/335C</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Oct 3, 2012</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 15, 2009</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">May 5, 2009</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 1 AND 17 ARE DETERMINED TO BE PATENTABLE AS AMENDED. CLAIMS 2-3, 6, 9, 18 AND 19, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE. NEW CLAIMS 30-52 ARE ADDED AND DETERMINED TO BE PATENTABLE. CLAIMS 4, 5, 7, 8 10-16 AND 20-29 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 3, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20061214</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 21, 2006</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20051021</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 4, 2004</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 22, 2002</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 30, 2000</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">POWER INTEGRATIONS, INC. A CORPORATION OF DELAWARE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BALAKRISHNAN, BALU;DJENGUERIAN, ALEX B.;REEL/FRAME:010911/0923</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20000629</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U3_DSyKPj5DlPjWJfR0q8yDuUw6rg\u0026id=TkpUBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U1i8nYtcb3Hph-mJHAZESjZ58zKOA\u0026id=TkpUBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3nwpsqYLCmnnDFAtH0gkf7PjHmSQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Method_and_apparatus_for_improving_effic.pdf?id=TkpUBAABERAJ\u0026output=pdf\u0026sig=ACfU3U03gIehwj-wFm7g7g8Hp_2tuwys0A"},"sample_url":"http://www.google.com/patents/reader?id=TkpUBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>