// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0

/*******************************************************************************
 * Header file for register addresses and fields
 *
 * This file was AUTO-GENERATED by this script:
 *       create_reg_c_header.py   (r2024-08-02)
 * ... from this input file:
 *       overlay.rdl
 * ... using this as the target address space:
 *       tt_rocc_accel
 *
 * This file should not be modified by hand.
 *
 ******************************************************************************/

#ifndef TT_ROCC_ACCEL_REG_H
#define TT_ROCC_ACCEL_REG_H

#include <stdint.h>

//==============================================================================
// Addresses for Address Map: tt_rocc_accel
//==============================================================================

#define TT_ROCC_ACCEL_REG_MAP_BASE_ADDR (0x03004000)
#define TT_ROCC_ACCEL_REG_MAP_SIZE (0x00005D48)

//==============================================================================
// Register File: tt_rocc_cpu0_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03004000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_IE_REG_ADDR (0x03004000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_IP_REG_ADDR (0x03004008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03004010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03004018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03004020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03004028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03004030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03004038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03004040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03004048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03004050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03004058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03004060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REQ_VC_REG_ADDR (0x03004068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03004070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03004078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_RESP_VC_REG_ADDR (0x03004080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03004088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03004090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ID_REG_ADDR (0x03004098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x030040A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x030040A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x030040B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x030040B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x030040C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x030040C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x030040D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x030040D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x030040E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x030040E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x030040F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x030040F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03004100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03004108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03004110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03004118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03004120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_AUTOINC_REG_ADDR (0x03004128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03004130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEBUG_REG_ADDR (0x03004138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MISC_REG_ADDR (0x03004140)

//==============================================================================
// Register File: tt_rocc_cpu0_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03004200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_IE_REG_ADDR (0x03004200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_IP_REG_ADDR (0x03004208)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03004210)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03004218)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03004220)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03004228)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03004230)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03004238)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03004240)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03004248)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03004250)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03004258)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03004260)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REQ_VC_REG_ADDR (0x03004268)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03004270)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03004278)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_RESP_VC_REG_ADDR (0x03004280)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03004288)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03004290)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ID_REG_ADDR (0x03004298)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x030042A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x030042A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x030042B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x030042B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x030042C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x030042C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x030042D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x030042D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x030042E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x030042E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x030042F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x030042F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03004300)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03004308)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03004310)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03004318)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03004320)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_AUTOINC_REG_ADDR (0x03004328)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03004330)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEBUG_REG_ADDR (0x03004338)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MISC_REG_ADDR (0x03004340)

//==============================================================================
// Register File: tt_rocc_cpu0_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03004400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03004400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03004408)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03004410)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03004418)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03004420)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03004428)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03004430)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03004438)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03004440)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03004448)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03004450)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03004458)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03004460)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03004468)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03004470)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03004478)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03004480)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03004488)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03004490)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03004498)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x030044A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x030044A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x030044B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x030044B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_MISC_REG_ADDR (0x030044C0)

//==============================================================================
// Register File: tt_rocc_cpu0_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03004600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03004600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03004608)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03004610)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03004618)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03004620)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03004628)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03004630)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03004638)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03004640)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03004648)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03004650)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03004658)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03004660)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03004668)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03004670)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03004678)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03004680)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03004688)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03004690)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03004698)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x030046A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x030046A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x030046B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x030046B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_MISC_REG_ADDR (0x030046C0)

//==============================================================================
// Register File: tt_rocc_cpu0_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03004800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03004800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03004808)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03004810)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03004818)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03004820)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03004828)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03004830)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03004838)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03004840)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03004848)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03004850)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03004858)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03004860)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03004868)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03004870)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03004878)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03004880)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03004888)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03004890)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03004898)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x030048A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x030048A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x030048B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x030048B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x030048C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x030048C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x030048D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x030048D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x030048E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x030048E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x030048F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x030048F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03004900)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03004908)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03004910)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03004918)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03004920)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03004928)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03004930)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03004938)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03004940)

//==============================================================================
// Register File: tt_rocc_cpu1_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03004C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_IE_REG_ADDR (0x03004C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_IP_REG_ADDR (0x03004C08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03004C10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03004C18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03004C20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03004C28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03004C30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03004C38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03004C40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03004C48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03004C50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03004C58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03004C60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REQ_VC_REG_ADDR (0x03004C68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03004C70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03004C78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_RESP_VC_REG_ADDR (0x03004C80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03004C88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03004C90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ID_REG_ADDR (0x03004C98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x03004CA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x03004CA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x03004CB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x03004CB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x03004CC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x03004CC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x03004CD0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x03004CD8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x03004CE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x03004CE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x03004CF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x03004CF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03004D00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03004D08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03004D10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03004D18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03004D20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_AUTOINC_REG_ADDR (0x03004D28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03004D30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEBUG_REG_ADDR (0x03004D38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MISC_REG_ADDR (0x03004D40)

//==============================================================================
// Register File: tt_rocc_cpu1_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03004E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_IE_REG_ADDR (0x03004E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_IP_REG_ADDR (0x03004E08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03004E10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03004E18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03004E20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03004E28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03004E30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03004E38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03004E40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03004E48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03004E50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03004E58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03004E60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REQ_VC_REG_ADDR (0x03004E68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03004E70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03004E78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_RESP_VC_REG_ADDR (0x03004E80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03004E88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03004E90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ID_REG_ADDR (0x03004E98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x03004EA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x03004EA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x03004EB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x03004EB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x03004EC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x03004EC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x03004ED0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x03004ED8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x03004EE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x03004EE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x03004EF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x03004EF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03004F00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03004F08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03004F10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03004F18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03004F20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_AUTOINC_REG_ADDR (0x03004F28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03004F30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEBUG_REG_ADDR (0x03004F38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MISC_REG_ADDR (0x03004F40)

//==============================================================================
// Register File: tt_rocc_cpu1_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03005000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03005000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03005008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03005010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03005018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03005020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03005028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03005030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03005038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03005040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03005048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03005050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03005058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03005060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03005068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03005070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03005078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03005080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03005088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03005090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03005098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x030050A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x030050A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x030050B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x030050B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_MISC_REG_ADDR (0x030050C0)

//==============================================================================
// Register File: tt_rocc_cpu1_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03005200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03005200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03005208)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03005210)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03005218)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03005220)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03005228)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03005230)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03005238)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03005240)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03005248)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03005250)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03005258)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03005260)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03005268)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03005270)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03005278)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03005280)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03005288)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03005290)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03005298)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x030052A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x030052A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x030052B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x030052B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_MISC_REG_ADDR (0x030052C0)

//==============================================================================
// Register File: tt_rocc_cpu1_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03005400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03005400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03005408)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03005410)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03005418)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03005420)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03005428)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03005430)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03005438)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03005440)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03005448)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03005450)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03005458)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03005460)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03005468)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03005470)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03005478)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03005480)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03005488)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03005490)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03005498)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x030054A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x030054A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x030054B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x030054B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x030054C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x030054C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x030054D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x030054D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x030054E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x030054E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x030054F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x030054F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03005500)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03005508)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03005510)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03005518)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03005520)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03005528)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03005530)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03005538)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03005540)

//==============================================================================
// Register File: tt_rocc_cpu2_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03005800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_IE_REG_ADDR (0x03005800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_IP_REG_ADDR (0x03005808)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03005810)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03005818)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03005820)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03005828)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03005830)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03005838)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03005840)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03005848)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03005850)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03005858)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03005860)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REQ_VC_REG_ADDR (0x03005868)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03005870)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03005878)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_RESP_VC_REG_ADDR (0x03005880)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03005888)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03005890)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ID_REG_ADDR (0x03005898)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x030058A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x030058A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x030058B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x030058B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x030058C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x030058C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x030058D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x030058D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x030058E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x030058E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x030058F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x030058F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03005900)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03005908)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03005910)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03005918)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03005920)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_AUTOINC_REG_ADDR (0x03005928)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03005930)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEBUG_REG_ADDR (0x03005938)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MISC_REG_ADDR (0x03005940)

//==============================================================================
// Register File: tt_rocc_cpu2_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03005A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_IE_REG_ADDR (0x03005A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_IP_REG_ADDR (0x03005A08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03005A10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03005A18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03005A20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03005A28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03005A30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03005A38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03005A40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03005A48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03005A50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03005A58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03005A60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REQ_VC_REG_ADDR (0x03005A68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03005A70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03005A78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_RESP_VC_REG_ADDR (0x03005A80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03005A88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03005A90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ID_REG_ADDR (0x03005A98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x03005AA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x03005AA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x03005AB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x03005AB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x03005AC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x03005AC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x03005AD0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x03005AD8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x03005AE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x03005AE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x03005AF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x03005AF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03005B00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03005B08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03005B10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03005B18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03005B20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_AUTOINC_REG_ADDR (0x03005B28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03005B30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEBUG_REG_ADDR (0x03005B38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MISC_REG_ADDR (0x03005B40)

//==============================================================================
// Register File: tt_rocc_cpu2_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03005C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03005C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03005C08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03005C10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03005C18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03005C20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03005C28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03005C30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03005C38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03005C40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03005C48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03005C50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03005C58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03005C60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03005C68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03005C70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03005C78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03005C80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03005C88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03005C90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03005C98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x03005CA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x03005CA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x03005CB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x03005CB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_MISC_REG_ADDR (0x03005CC0)

//==============================================================================
// Register File: tt_rocc_cpu2_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03005E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03005E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03005E08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03005E10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03005E18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03005E20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03005E28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03005E30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03005E38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03005E40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03005E48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03005E50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03005E58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03005E60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03005E68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03005E70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03005E78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03005E80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03005E88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03005E90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03005E98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x03005EA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x03005EA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x03005EB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x03005EB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_MISC_REG_ADDR (0x03005EC0)

//==============================================================================
// Register File: tt_rocc_cpu2_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03006000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03006000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03006008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03006010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03006018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03006020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03006028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03006030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03006038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03006040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03006048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03006050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03006058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03006060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03006068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03006070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03006078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03006080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03006088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03006090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03006098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x030060A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x030060A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x030060B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x030060B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x030060C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x030060C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x030060D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x030060D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x030060E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x030060E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x030060F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x030060F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03006100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03006108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03006110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03006118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03006120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03006128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03006130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03006138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03006140)

//==============================================================================
// Register File: tt_rocc_cpu3_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03006400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_IE_REG_ADDR (0x03006400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_IP_REG_ADDR (0x03006408)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03006410)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03006418)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03006420)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03006428)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03006430)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03006438)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03006440)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03006448)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03006450)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03006458)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03006460)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REQ_VC_REG_ADDR (0x03006468)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03006470)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03006478)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_RESP_VC_REG_ADDR (0x03006480)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03006488)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03006490)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ID_REG_ADDR (0x03006498)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x030064A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x030064A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x030064B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x030064B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x030064C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x030064C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x030064D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x030064D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x030064E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x030064E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x030064F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x030064F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03006500)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03006508)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03006510)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03006518)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03006520)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_AUTOINC_REG_ADDR (0x03006528)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03006530)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEBUG_REG_ADDR (0x03006538)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MISC_REG_ADDR (0x03006540)

//==============================================================================
// Register File: tt_rocc_cpu3_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03006600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_IE_REG_ADDR (0x03006600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_IP_REG_ADDR (0x03006608)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03006610)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03006618)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03006620)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03006628)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03006630)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03006638)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03006640)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03006648)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03006650)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03006658)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03006660)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REQ_VC_REG_ADDR (0x03006668)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03006670)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03006678)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_RESP_VC_REG_ADDR (0x03006680)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03006688)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03006690)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ID_REG_ADDR (0x03006698)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x030066A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x030066A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x030066B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x030066B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x030066C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x030066C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x030066D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x030066D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x030066E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x030066E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x030066F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x030066F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03006700)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03006708)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03006710)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03006718)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03006720)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_AUTOINC_REG_ADDR (0x03006728)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03006730)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEBUG_REG_ADDR (0x03006738)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MISC_REG_ADDR (0x03006740)

//==============================================================================
// Register File: tt_rocc_cpu3_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03006800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03006800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03006808)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03006810)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03006818)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03006820)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03006828)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03006830)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03006838)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03006840)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03006848)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03006850)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03006858)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03006860)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03006868)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03006870)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03006878)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03006880)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03006888)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03006890)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03006898)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x030068A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x030068A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x030068B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x030068B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_MISC_REG_ADDR (0x030068C0)

//==============================================================================
// Register File: tt_rocc_cpu3_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03006A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03006A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03006A08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03006A10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03006A18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03006A20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03006A28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03006A30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03006A38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03006A40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03006A48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03006A50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03006A58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03006A60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03006A68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03006A70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03006A78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03006A80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03006A88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03006A90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03006A98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x03006AA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x03006AA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x03006AB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x03006AB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_MISC_REG_ADDR (0x03006AC0)

//==============================================================================
// Register File: tt_rocc_cpu3_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03006C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03006C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03006C08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03006C10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03006C18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03006C20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03006C28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03006C30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03006C38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03006C40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03006C48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03006C50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03006C58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03006C60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03006C68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03006C70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03006C78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03006C80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03006C88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03006C90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03006C98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x03006CA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x03006CA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x03006CB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x03006CB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x03006CC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x03006CC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x03006CD0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x03006CD8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x03006CE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x03006CE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x03006CF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x03006CF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03006D00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03006D08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03006D10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03006D18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03006D20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03006D28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03006D30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03006D38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03006D40)

//==============================================================================
// Register File: tt_rocc_cpu4_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03007000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_IE_REG_ADDR (0x03007000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_IP_REG_ADDR (0x03007008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03007010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03007018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03007020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03007028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03007030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03007038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03007040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03007048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03007050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03007058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03007060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REQ_VC_REG_ADDR (0x03007068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03007070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03007078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_RESP_VC_REG_ADDR (0x03007080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03007088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03007090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ID_REG_ADDR (0x03007098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x030070A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x030070A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x030070B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x030070B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x030070C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x030070C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x030070D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x030070D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x030070E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x030070E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x030070F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x030070F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03007100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03007108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03007110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03007118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03007120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_AUTOINC_REG_ADDR (0x03007128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03007130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEBUG_REG_ADDR (0x03007138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MISC_REG_ADDR (0x03007140)

//==============================================================================
// Register File: tt_rocc_cpu4_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03007200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_IE_REG_ADDR (0x03007200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_IP_REG_ADDR (0x03007208)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03007210)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03007218)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03007220)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03007228)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03007230)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03007238)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03007240)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03007248)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03007250)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03007258)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03007260)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REQ_VC_REG_ADDR (0x03007268)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03007270)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03007278)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_RESP_VC_REG_ADDR (0x03007280)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03007288)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03007290)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ID_REG_ADDR (0x03007298)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x030072A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x030072A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x030072B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x030072B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x030072C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x030072C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x030072D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x030072D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x030072E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x030072E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x030072F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x030072F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03007300)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03007308)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03007310)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03007318)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03007320)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_AUTOINC_REG_ADDR (0x03007328)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03007330)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEBUG_REG_ADDR (0x03007338)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MISC_REG_ADDR (0x03007340)

//==============================================================================
// Register File: tt_rocc_cpu4_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03007400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03007400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03007408)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03007410)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03007418)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03007420)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03007428)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03007430)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03007438)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03007440)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03007448)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03007450)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03007458)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03007460)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03007468)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03007470)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03007478)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03007480)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03007488)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03007490)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03007498)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x030074A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x030074A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x030074B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x030074B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_MISC_REG_ADDR (0x030074C0)

//==============================================================================
// Register File: tt_rocc_cpu4_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03007600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03007600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03007608)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03007610)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03007618)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03007620)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03007628)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03007630)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03007638)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03007640)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03007648)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03007650)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03007658)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03007660)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03007668)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03007670)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03007678)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03007680)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03007688)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03007690)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03007698)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x030076A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x030076A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x030076B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x030076B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_MISC_REG_ADDR (0x030076C0)

//==============================================================================
// Register File: tt_rocc_cpu4_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03007800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03007800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03007808)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03007810)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03007818)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03007820)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03007828)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03007830)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03007838)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03007840)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03007848)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03007850)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03007858)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03007860)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03007868)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03007870)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03007878)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03007880)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03007888)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03007890)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03007898)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x030078A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x030078A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x030078B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x030078B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x030078C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x030078C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x030078D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x030078D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x030078E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x030078E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x030078F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x030078F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03007900)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03007908)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03007910)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03007918)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03007920)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03007928)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03007930)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03007938)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03007940)

//==============================================================================
// Register File: tt_rocc_cpu5_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03007C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_IE_REG_ADDR (0x03007C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_IP_REG_ADDR (0x03007C08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03007C10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03007C18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03007C20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03007C28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03007C30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03007C38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03007C40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03007C48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03007C50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03007C58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03007C60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REQ_VC_REG_ADDR (0x03007C68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03007C70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03007C78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_RESP_VC_REG_ADDR (0x03007C80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03007C88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03007C90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ID_REG_ADDR (0x03007C98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x03007CA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x03007CA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x03007CB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x03007CB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x03007CC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x03007CC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x03007CD0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x03007CD8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x03007CE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x03007CE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x03007CF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x03007CF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03007D00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03007D08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03007D10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03007D18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03007D20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_AUTOINC_REG_ADDR (0x03007D28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03007D30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEBUG_REG_ADDR (0x03007D38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MISC_REG_ADDR (0x03007D40)

//==============================================================================
// Register File: tt_rocc_cpu5_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03007E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_IE_REG_ADDR (0x03007E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_IP_REG_ADDR (0x03007E08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03007E10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03007E18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03007E20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03007E28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03007E30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03007E38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03007E40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03007E48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03007E50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03007E58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03007E60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REQ_VC_REG_ADDR (0x03007E68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03007E70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03007E78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_RESP_VC_REG_ADDR (0x03007E80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03007E88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03007E90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ID_REG_ADDR (0x03007E98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x03007EA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x03007EA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x03007EB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x03007EB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x03007EC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x03007EC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x03007ED0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x03007ED8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x03007EE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x03007EE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x03007EF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x03007EF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03007F00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03007F08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03007F10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03007F18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03007F20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_AUTOINC_REG_ADDR (0x03007F28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03007F30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEBUG_REG_ADDR (0x03007F38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MISC_REG_ADDR (0x03007F40)

//==============================================================================
// Register File: tt_rocc_cpu5_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03008000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03008000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03008008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03008010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03008018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03008020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03008028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03008030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03008038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03008040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03008048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03008050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03008058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03008060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03008068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03008070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03008078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03008080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03008088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03008090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03008098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x030080A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x030080A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x030080B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x030080B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_MISC_REG_ADDR (0x030080C0)

//==============================================================================
// Register File: tt_rocc_cpu5_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03008200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03008200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03008208)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03008210)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03008218)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03008220)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03008228)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03008230)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03008238)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03008240)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03008248)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03008250)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03008258)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03008260)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03008268)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03008270)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03008278)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03008280)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03008288)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03008290)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03008298)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x030082A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x030082A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x030082B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x030082B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_MISC_REG_ADDR (0x030082C0)

//==============================================================================
// Register File: tt_rocc_cpu5_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03008400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03008400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03008408)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03008410)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03008418)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03008420)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03008428)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03008430)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03008438)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03008440)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03008448)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03008450)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03008458)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03008460)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03008468)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03008470)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03008478)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03008480)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03008488)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03008490)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03008498)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x030084A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x030084A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x030084B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x030084B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x030084C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x030084C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x030084D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x030084D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x030084E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x030084E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x030084F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x030084F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03008500)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03008508)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03008510)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03008518)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03008520)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03008528)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03008530)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03008538)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03008540)

//==============================================================================
// Register File: tt_rocc_cpu6_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03008800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_IE_REG_ADDR (0x03008800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_IP_REG_ADDR (0x03008808)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03008810)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03008818)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03008820)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03008828)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03008830)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03008838)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03008840)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03008848)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03008850)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03008858)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03008860)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REQ_VC_REG_ADDR (0x03008868)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03008870)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03008878)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_RESP_VC_REG_ADDR (0x03008880)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03008888)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03008890)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ID_REG_ADDR (0x03008898)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x030088A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x030088A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x030088B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x030088B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x030088C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x030088C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x030088D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x030088D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x030088E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x030088E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x030088F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x030088F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03008900)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03008908)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03008910)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03008918)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03008920)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_AUTOINC_REG_ADDR (0x03008928)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03008930)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEBUG_REG_ADDR (0x03008938)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MISC_REG_ADDR (0x03008940)

//==============================================================================
// Register File: tt_rocc_cpu6_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03008A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_IE_REG_ADDR (0x03008A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_IP_REG_ADDR (0x03008A08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03008A10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03008A18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03008A20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03008A28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03008A30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03008A38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03008A40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03008A48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03008A50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03008A58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03008A60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REQ_VC_REG_ADDR (0x03008A68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03008A70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03008A78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_RESP_VC_REG_ADDR (0x03008A80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03008A88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03008A90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ID_REG_ADDR (0x03008A98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x03008AA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x03008AA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x03008AB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x03008AB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x03008AC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x03008AC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x03008AD0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x03008AD8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x03008AE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x03008AE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x03008AF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x03008AF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03008B00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03008B08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03008B10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03008B18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03008B20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_AUTOINC_REG_ADDR (0x03008B28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03008B30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEBUG_REG_ADDR (0x03008B38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MISC_REG_ADDR (0x03008B40)

//==============================================================================
// Register File: tt_rocc_cpu6_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03008C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03008C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03008C08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03008C10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03008C18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03008C20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03008C28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03008C30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03008C38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03008C40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03008C48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03008C50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03008C58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03008C60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03008C68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03008C70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03008C78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03008C80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03008C88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03008C90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03008C98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x03008CA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x03008CA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x03008CB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x03008CB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_MISC_REG_ADDR (0x03008CC0)

//==============================================================================
// Register File: tt_rocc_cpu6_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03008E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03008E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03008E08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03008E10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03008E18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03008E20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03008E28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03008E30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03008E38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03008E40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03008E48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03008E50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03008E58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03008E60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03008E68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03008E70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03008E78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03008E80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03008E88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03008E90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03008E98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x03008EA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x03008EA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x03008EB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x03008EB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_MISC_REG_ADDR (0x03008EC0)

//==============================================================================
// Register File: tt_rocc_cpu6_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03009000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03009000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03009008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03009010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03009018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03009020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03009028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03009030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03009038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03009040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03009048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03009050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03009058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03009060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03009068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03009070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03009078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03009080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03009088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03009090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03009098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x030090A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x030090A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x030090B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x030090B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x030090C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x030090C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x030090D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x030090D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x030090E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x030090E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x030090F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x030090F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03009100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03009108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03009110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03009118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03009120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03009128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03009130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03009138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03009140)

//==============================================================================
// Register File: tt_rocc_cpu7_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03009400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_IE_REG_ADDR (0x03009400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_IP_REG_ADDR (0x03009408)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03009410)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03009418)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03009420)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03009428)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03009430)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03009438)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03009440)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03009448)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03009450)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03009458)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03009460)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REQ_VC_REG_ADDR (0x03009468)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03009470)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03009478)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_RESP_VC_REG_ADDR (0x03009480)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03009488)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03009490)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ID_REG_ADDR (0x03009498)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x030094A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x030094A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x030094B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x030094B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x030094C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x030094C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x030094D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x030094D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x030094E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x030094E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x030094F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x030094F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03009500)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03009508)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03009510)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03009518)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03009520)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_AUTOINC_REG_ADDR (0x03009528)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03009530)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEBUG_REG_ADDR (0x03009538)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MISC_REG_ADDR (0x03009540)

//==============================================================================
// Register File: tt_rocc_cpu7_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03009600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_IE_REG_ADDR (0x03009600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_IP_REG_ADDR (0x03009608)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03009610)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03009618)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03009620)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03009628)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03009630)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03009638)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03009640)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03009648)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03009650)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03009658)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03009660)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REQ_VC_REG_ADDR (0x03009668)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03009670)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03009678)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_RESP_VC_REG_ADDR (0x03009680)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03009688)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03009690)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ID_REG_ADDR (0x03009698)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x030096A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x030096A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x030096B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x030096B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x030096C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x030096C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x030096D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x030096D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x030096E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x030096E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x030096F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x030096F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03009700)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03009708)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03009710)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03009718)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03009720)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_AUTOINC_REG_ADDR (0x03009728)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03009730)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEBUG_REG_ADDR (0x03009738)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MISC_REG_ADDR (0x03009740)

//==============================================================================
// Register File: tt_rocc_cpu7_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03009800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03009800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03009808)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03009810)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03009818)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03009820)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03009828)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03009830)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03009838)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03009840)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03009848)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03009850)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03009858)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03009860)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03009868)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03009870)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03009878)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03009880)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03009888)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03009890)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03009898)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x030098A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x030098A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x030098B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x030098B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_MISC_REG_ADDR (0x030098C0)

//==============================================================================
// Register File: tt_rocc_cpu7_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03009A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03009A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03009A08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03009A10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03009A18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03009A20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03009A28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03009A30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03009A38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03009A40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03009A48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03009A50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03009A58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03009A60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03009A68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03009A70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03009A78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03009A80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03009A88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03009A90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03009A98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x03009AA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x03009AA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x03009AB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x03009AB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_MISC_REG_ADDR (0x03009AC0)

//==============================================================================
// Register File: tt_rocc_cpu7_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03009C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000148)

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03009C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03009C08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03009C10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03009C18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03009C20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03009C28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03009C30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03009C38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03009C40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03009C48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03009C50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03009C58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03009C60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03009C68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03009C70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03009C78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03009C80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03009C88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03009C90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03009C98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x03009CA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x03009CA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x03009CB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x03009CB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x03009CC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x03009CC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x03009CD0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x03009CD8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x03009CE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x03009CE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x03009CF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x03009CF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03009D00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03009D08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03009D10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03009D18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03009D20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03009D28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03009D30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03009D38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03009D40)

//==============================================================================
// Structs for Address Map: tt_rocc_accel
//==============================================================================

typedef struct {
    uint64_t tr_count_zero_ie : 1;
    uint64_t wr_count_zero_ie : 1;
    uint64_t vc_has_space_ie : 1;
} TT_ROCC_CMD_BUF_IE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_IE_reg_t f;
} TT_ROCC_CMD_BUF_IE_reg_u;

#define TT_ROCC_CMD_BUF_IE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t tr_count_zero_ip : 1;
    uint64_t wr_count_zero_ip : 1;
    uint64_t vc_has_space_ip : 1;
} TT_ROCC_CMD_BUF_IP_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_IP_reg_t f;
} TT_ROCC_CMD_BUF_IP_reg_u;

#define TT_ROCC_CMD_BUF_IP_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 4;
} TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_t f;
} TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u;

#define TT_ROCC_CMD_BUF_WR_SENT_TR_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 4;
} TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_t f;
} TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u;

#define TT_ROCC_CMD_BUF_TR_ACK_TR_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_SRC_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_t f;
} TT_ROCC_CMD_BUF_SRC_ADDR_reg_u;

#define TT_ROCC_CMD_BUF_SRC_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_SRC_BASE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_t f;
} TT_ROCC_CMD_BUF_SRC_BASE_reg_u;

#define TT_ROCC_CMD_BUF_SRC_BASE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_SRC_SIZE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_t f;
} TT_ROCC_CMD_BUF_SRC_SIZE_reg_u;

#define TT_ROCC_CMD_BUF_SRC_SIZE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t x : 6;
    uint64_t y : 6;
} TT_ROCC_CMD_BUF_SRC_COORD_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_t f;
} TT_ROCC_CMD_BUF_SRC_COORD_reg_u;

#define TT_ROCC_CMD_BUF_SRC_COORD_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_DEST_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_t f;
} TT_ROCC_CMD_BUF_DEST_ADDR_reg_u;

#define TT_ROCC_CMD_BUF_DEST_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_DEST_BASE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_t f;
} TT_ROCC_CMD_BUF_DEST_BASE_reg_u;

#define TT_ROCC_CMD_BUF_DEST_BASE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_DEST_SIZE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_t f;
} TT_ROCC_CMD_BUF_DEST_SIZE_reg_u;

#define TT_ROCC_CMD_BUF_DEST_SIZE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t x : 6;
    uint64_t y : 6;
    uint64_t mcast_start_x : 6;
    uint64_t mcast_start_y : 6;
} TT_ROCC_CMD_BUF_DEST_COORD_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_t f;
} TT_ROCC_CMD_BUF_DEST_COORD_reg_u;

#define TT_ROCC_CMD_BUF_DEST_COORD_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_LEN_BYTES_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_t f;
} TT_ROCC_CMD_BUF_LEN_BYTES_reg_u;

#define TT_ROCC_CMD_BUF_LEN_BYTES_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_CMD_BUF_REQ_VC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_REQ_VC_reg_t f;
} TT_ROCC_CMD_BUF_REQ_VC_reg_u;

#define TT_ROCC_CMD_BUF_REQ_VC_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_t f;
} TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u;

#define TT_ROCC_CMD_BUF_REQ_VC_BASE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_t f;
} TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u;

#define TT_ROCC_CMD_BUF_REQ_VC_SIZE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_CMD_BUF_RESP_VC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_RESP_VC_reg_t f;
} TT_ROCC_CMD_BUF_RESP_VC_reg_u;

#define TT_ROCC_CMD_BUF_RESP_VC_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_t f;
} TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u;

#define TT_ROCC_CMD_BUF_RESP_VC_BASE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_t f;
} TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u;

#define TT_ROCC_CMD_BUF_RESP_VC_SIZE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 4;
} TT_ROCC_CMD_BUF_TR_ID_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_TR_ID_reg_t f;
} TT_ROCC_CMD_BUF_TR_ID_reg_u;

#define TT_ROCC_CMD_BUF_TR_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 4;
} TT_ROCC_CMD_BUF_TR_ID_BASE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_t f;
} TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u;

#define TT_ROCC_CMD_BUF_TR_ID_BASE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 4;
} TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_t f;
} TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u;

#define TT_ROCC_CMD_BUF_TR_ID_SIZE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t quad_excl_enable : 1;
    uint64_t quad_excl_coord_x : 6;
    uint64_t quad_excl_coord_y : 6;
    uint64_t quad_excl_dir_x : 1;
    uint64_t quad_excl_dir_y : 1;
    uint64_t strided_keep_x : 2;
    uint64_t strided_skip_x : 2;
    uint64_t strided_keep_y : 2;
    uint64_t strided_skip_y : 2;
} TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_t f;
} TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u;

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_t f;
} TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u;

#define TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_t f;
} TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u;

#define TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 32;
} TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_t f;
} TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u;

#define TT_ROCC_CMD_BUF_SCATTER_INDEX_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 32;
} TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_t f;
} TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u;

#define TT_ROCC_CMD_BUF_SCATTER_TIMES_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_t f;
} TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u;

#define TT_ROCC_CMD_BUF_SCATTER_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_INLINE_DATA_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_t f;
} TT_ROCC_CMD_BUF_INLINE_DATA_reg_u;

#define TT_ROCC_CMD_BUF_INLINE_DATA_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 18;
} TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_t f;
} TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u;

#define TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_MCAST_DESTS_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_t f;
} TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u;

#define TT_ROCC_CMD_BUF_MCAST_DESTS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t l1_atomic_fmt : 3;
    uint64_t disable_sat : 1;
    uint64_t reserved : 8;
    uint64_t l1_atomic_operation : 4;
} TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_t f;
} TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u;

#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t last : 1;
    uint64_t dst_reduce_len : 1;
    uint64_t src_reduce_len : 1;
    uint64_t dst_max_llen : 3;
    uint64_t src_max_llen : 3;
    uint64_t decouple_rw : 1;
    uint64_t decouple_aw : 1;
    uint64_t dst_region : 4;
    uint64_t dst_qos : 4;
    uint64_t dst_prot : 3;
    uint64_t dst_lock : 1;
    uint64_t dst_cache : 4;
    uint64_t dst_burst : 2;
    uint64_t src_region : 4;
    uint64_t src_qos : 4;
    uint64_t src_prot : 3;
    uint64_t src_lock : 1;
    uint64_t src_cache : 4;
    uint64_t src_burst : 2;
    uint64_t axi_id : 10;
    uint64_t dst_protocol : 3;
    uint64_t src_protocol : 3;
    uint64_t data : 1;
} TT_ROCC_CMD_BUF_AXI_OPT_1_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_t f;
} TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u;

#define TT_ROCC_CMD_BUF_AXI_OPT_1_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t pcie_rid : 8;
    uint64_t pcie_pasid_valid : 1;
    uint64_t pcie_pasid : 20;
    uint64_t data : 35;
} TT_ROCC_CMD_BUF_AXI_OPT_2_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_t f;
} TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u;

#define TT_ROCC_CMD_BUF_AXI_OPT_2_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t src_addr_inc_en : 1;
    uint64_t dest_addr_inc_en : 1;
    uint64_t trid_inc_en : 1;
    uint64_t req_vc_inc_en : 1;
    uint64_t resp_vc_inc_en : 1;
    uint64_t req_vc_inc_on_entire_trans : 1;
    uint64_t resp_vc_inc_on_entire_trans : 1;
} TT_ROCC_CMD_BUF_AUTOINC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_AUTOINC_reg_t f;
} TT_ROCC_CMD_BUF_AUTOINC_reg_u;

#define TT_ROCC_CMD_BUF_AUTOINC_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t snoop_bit : 1;
    uint64_t flush_bit : 1;
} TT_ROCC_CMD_BUF_PACKET_TAGS_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_t f;
} TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u;

#define TT_ROCC_CMD_BUF_PACKET_TAGS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t debug_assert_zero_size_reg : 1;
    uint64_t o_req_head_flit_vld : 1;
    uint64_t stalled_reg : 1;
    uint64_t rsvd1 : 29;
    uint64_t scatter_list_rd_ptr_reg : 3;
    uint64_t scatter_list_wr_ptr_reg : 3;
    uint64_t scatter_addr_recved_reg : 4;
    uint64_t scatter_list_magic_num_detected_reg : 1;
    uint64_t equality_magic_num_first_trans_reg : 1;
    uint64_t rsvd2 : 20;
} TT_ROCC_CMD_BUF_DEBUG_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_DEBUG_reg_t f;
} TT_ROCC_CMD_BUF_DEBUG_reg_u;

#define TT_ROCC_CMD_BUF_DEBUG_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t linked : 1;
    uint64_t posted : 1;
    uint64_t inline_wr : 1;
    uint64_t multicast : 1;
    uint64_t multicast_mode : 1;
    uint64_t src_include : 1;
    uint64_t scatter_list_en : 1;
    uint64_t scatter_list_to_dest_addr : 1;
    uint64_t wrapping_en : 1;
    uint64_t write_trans : 1;
    uint64_t atomic_trans : 1;
    uint64_t byte_enable_trans : 1;
    uint64_t dis_linked_per_trans : 1;
    uint64_t scatter_list_has_size : 1;
    uint64_t scatter_list_has_xy : 1;
    uint64_t l1_accum_en : 1;
    uint64_t idma_en : 1;
    uint64_t force_dim_routing : 1;
    uint64_t path_res_disable : 1;
} TT_ROCC_CMD_BUF_MISC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_MISC_reg_t f;
} TT_ROCC_CMD_BUF_MISC_reg_u;

#define TT_ROCC_CMD_BUF_MISC_REG_DEFAULT (0x00000020)

typedef struct {
    uint64_t data : 8;
} TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_t f;
} TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u;

#define TT_ROCC_ADDRESS_GEN_BANK_CURRENT_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 8;
} TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_t f;
} TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u;

#define TT_ROCC_ADDRESS_GEN_BANK_BASE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 8;
} TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_t f;
} TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u;

#define TT_ROCC_ADDRESS_GEN_BANK_SIZE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 8;
} TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_t f;
} TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u;

#define TT_ROCC_ADDRESS_GEN_BANK_SKIP_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_t f;
} TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u;

#define TT_ROCC_ADDRESS_GEN_INNER_STRIDE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_INNER_END_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_t f;
} TT_ROCC_ADDRESS_GEN_INNER_END_reg_u;

#define TT_ROCC_ADDRESS_GEN_INNER_END_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_t f;
} TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u;

#define TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_t f;
} TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u;

#define TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_OUTER_END_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_t f;
} TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u;

#define TT_ROCC_ADDRESS_GEN_OUTER_END_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_t f;
} TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u;

#define TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_t f;
} TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u;

#define TT_ROCC_ADDRESS_GEN_FACE_SIZE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_t f;
} TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u;

#define TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t bank_offset : 6;
    uint64_t src_pending_base_inc : 1;
    uint64_t dest_pending_base_inc : 1;
    uint64_t src_bank_order : 2;
    uint64_t dst_bank_order : 2;
} TT_ROCC_ADDRESS_GEN_MISC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_MISC_reg_t f;
} TT_ROCC_ADDRESS_GEN_MISC_reg_u;

#define TT_ROCC_ADDRESS_GEN_MISC_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t tr_count_zero_ie : 1;
    uint64_t wr_count_zero_ie : 1;
    uint64_t vc_has_space_ie : 1;
} TT_ROCC_SIMPLE_CMD_BUF_IE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_IE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t tr_count_zero_ip : 1;
    uint64_t wr_count_zero_ip : 1;
    uint64_t vc_has_space_ip : 1;
} TT_ROCC_SIMPLE_CMD_BUF_IP_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_IP_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t reserved : 64;
} TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_RESERVED_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t x : 6;
    uint64_t y : 6;
} TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t x : 6;
    uint64_t y : 6;
    uint64_t mcast_start_x : 6;
    uint64_t mcast_start_y : 6;
} TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 4;
} TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_TR_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t quad_excl_enable : 1;
    uint64_t quad_excl_coord_x : 6;
    uint64_t quad_excl_coord_y : 6;
    uint64_t quad_excl_dir_x : 1;
    uint64_t quad_excl_dir_y : 1;
    uint64_t strided_keep_x : 2;
    uint64_t strided_skip_x : 2;
    uint64_t strided_keep_y : 2;
    uint64_t strided_skip_y : 2;
} TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t snoop_bit : 1;
    uint64_t flush_bit : 1;
} TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t debug_assert_zero_size_reg : 1;
    uint64_t o_req_head_flit_vld : 1;
    uint64_t stalled_reg : 1;
    uint64_t rsvd1 : 29;
    uint64_t scatter_list_rd_ptr_reg : 3;
    uint64_t scatter_list_wr_ptr_reg : 3;
    uint64_t scatter_addr_recved_reg : 4;
    uint64_t scatter_list_magic_num_detected_reg : 1;
    uint64_t equality_magic_num_first_trans_reg : 1;
    uint64_t rsvd2 : 20;
} TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t linked : 1;
    uint64_t posted : 1;
    uint64_t inline_wr : 1;
    uint64_t multicast : 1;
    uint64_t multicast_mode : 1;
    uint64_t src_include : 1;
    uint64_t scatter_list_en : 1;
    uint64_t scatter_list_to_dest_addr : 1;
    uint64_t wrapping_en : 1;
    uint64_t write_trans : 1;
    uint64_t atomic_trans : 1;
    uint64_t byte_enable_trans : 1;
    uint64_t dis_linked_per_trans : 1;
    uint64_t scatter_list_has_size : 1;
    uint64_t scatter_list_has_xy : 1;
    uint64_t l1_accum_en : 1;
    uint64_t idma_en : 1;
    uint64_t force_dim_routing : 1;
    uint64_t path_res_disable : 1;
} TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_REG_DEFAULT (0x00000020)

typedef struct {
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu0_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu0_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu0_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu0_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu0_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu0_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu0_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu0_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu0_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu0_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu0_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu0_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu0_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu0_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu0_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu0_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu0_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu0_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu0_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu0_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu0_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu0_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu0_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu0_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu0_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu0_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu0_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu0_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu0_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu0_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu0_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu0_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu0_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu0_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu0_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu0_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu0_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu0_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu0_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu0_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu0_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu0_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu0_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu0_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu0_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu0_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu0_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu0_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu0_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu0_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu0_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu0_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu0_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu0_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu0_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu0_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu0_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu0_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu0_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu0_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu0_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu0_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu0_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu0_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu0_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu0_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu0_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu0_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu0_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu0_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu0_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu0_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu0_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu0_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu0_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu0_cmd_buf_w_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu0_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu0_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu0_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu0_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu0_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu0_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu0_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu0_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu0_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu0_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu0_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu0_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu0_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu0_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu0_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu0_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu0_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu0_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu0_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu0_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu0_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu0_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu0_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu0_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu0_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu0_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu0_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu0_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu0_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu0_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu0_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu0_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu0_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu0_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu0_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu0_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu0_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu0_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu0_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu0_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu0_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu0_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu0_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu0_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu0_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu0_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu0_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu0_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu0_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu0_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu0_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu0_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu0_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu0_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu0_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu0_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu0_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu0_simple_cmd_buf_misc;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu1_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu1_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu1_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu1_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu1_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu1_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu1_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu1_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu1_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu1_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu1_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu1_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu1_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu1_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu1_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu1_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu1_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu1_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu1_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu1_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu1_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu1_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu1_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu1_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu1_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu1_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu1_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu1_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu1_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu1_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu1_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu1_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu1_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu1_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu1_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu1_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu1_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu1_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu1_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu1_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu1_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu1_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu1_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu1_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu1_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu1_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu1_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu1_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu1_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu1_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu1_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu1_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu1_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu1_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu1_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu1_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu1_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu1_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu1_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu1_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu1_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu1_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu1_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu1_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu1_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu1_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu1_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu1_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu1_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu1_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu1_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu1_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu1_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu1_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu1_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu1_cmd_buf_w_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu1_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu1_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu1_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu1_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu1_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu1_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu1_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu1_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu1_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu1_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu1_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu1_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu1_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu1_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu1_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu1_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu1_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu1_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu1_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu1_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu1_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu1_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu1_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu1_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu1_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu1_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu1_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu1_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu1_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu1_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu1_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu1_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu1_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu1_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu1_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu1_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu1_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu1_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu1_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu1_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu1_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu1_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu1_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu1_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu1_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu1_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu1_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu1_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu1_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu1_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu1_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu1_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu1_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu1_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu1_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu1_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu1_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu1_simple_cmd_buf_misc;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu2_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu2_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu2_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu2_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu2_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu2_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu2_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu2_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu2_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu2_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu2_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu2_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu2_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu2_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu2_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu2_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu2_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu2_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu2_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu2_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu2_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu2_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu2_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu2_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu2_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu2_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu2_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu2_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu2_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu2_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu2_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu2_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu2_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu2_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu2_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu2_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu2_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu2_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu2_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu2_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu2_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu2_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu2_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu2_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu2_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu2_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu2_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu2_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu2_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu2_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu2_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu2_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu2_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu2_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu2_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu2_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu2_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu2_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu2_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu2_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu2_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu2_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu2_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu2_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu2_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu2_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu2_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu2_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu2_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu2_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu2_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu2_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu2_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu2_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu2_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu2_cmd_buf_w_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu2_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu2_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu2_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu2_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu2_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu2_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu2_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu2_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu2_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu2_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu2_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu2_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu2_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu2_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu2_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu2_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu2_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu2_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu2_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu2_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu2_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu2_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu2_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu2_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu2_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu2_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu2_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu2_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu2_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu2_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu2_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu2_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu2_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu2_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu2_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu2_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu2_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu2_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu2_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu2_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu2_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu2_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu2_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu2_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu2_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu2_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu2_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu2_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu2_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu2_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu2_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu2_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu2_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu2_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu2_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu2_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu2_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu2_simple_cmd_buf_misc;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu3_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu3_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu3_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu3_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu3_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu3_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu3_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu3_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu3_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu3_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu3_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu3_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu3_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu3_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu3_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu3_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu3_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu3_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu3_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu3_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu3_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu3_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu3_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu3_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu3_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu3_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu3_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu3_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu3_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu3_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu3_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu3_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu3_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu3_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu3_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu3_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu3_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu3_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu3_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu3_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu3_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu3_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu3_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu3_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu3_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu3_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu3_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu3_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu3_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu3_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu3_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu3_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu3_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu3_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu3_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu3_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu3_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu3_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu3_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu3_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu3_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu3_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu3_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu3_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu3_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu3_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu3_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu3_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu3_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu3_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu3_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu3_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu3_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu3_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu3_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu3_cmd_buf_w_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu3_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu3_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu3_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu3_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu3_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu3_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu3_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu3_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu3_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu3_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu3_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu3_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu3_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu3_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu3_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu3_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu3_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu3_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu3_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu3_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu3_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu3_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu3_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu3_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu3_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu3_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu3_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu3_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu3_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu3_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu3_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu3_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu3_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu3_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu3_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu3_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu3_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu3_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu3_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu3_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu3_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu3_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu3_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu3_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu3_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu3_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu3_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu3_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu3_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu3_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu3_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu3_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu3_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu3_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu3_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu3_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu3_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu3_simple_cmd_buf_misc;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu4_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu4_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu4_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu4_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu4_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu4_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu4_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu4_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu4_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu4_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu4_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu4_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu4_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu4_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu4_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu4_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu4_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu4_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu4_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu4_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu4_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu4_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu4_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu4_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu4_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu4_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu4_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu4_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu4_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu4_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu4_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu4_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu4_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu4_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu4_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu4_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu4_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu4_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu4_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu4_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu4_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu4_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu4_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu4_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu4_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu4_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu4_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu4_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu4_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu4_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu4_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu4_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu4_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu4_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu4_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu4_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu4_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu4_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu4_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu4_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu4_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu4_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu4_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu4_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu4_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu4_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu4_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu4_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu4_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu4_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu4_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu4_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu4_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu4_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu4_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu4_cmd_buf_w_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu4_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu4_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu4_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu4_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu4_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu4_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu4_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu4_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu4_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu4_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu4_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu4_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu4_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu4_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu4_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu4_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu4_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu4_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu4_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu4_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu4_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu4_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu4_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu4_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu4_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu4_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu4_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu4_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu4_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu4_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu4_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu4_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu4_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu4_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu4_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu4_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu4_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu4_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu4_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu4_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu4_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu4_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu4_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu4_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu4_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu4_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu4_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu4_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu4_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu4_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu4_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu4_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu4_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu4_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu4_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu4_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu4_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu4_simple_cmd_buf_misc;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu5_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu5_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu5_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu5_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu5_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu5_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu5_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu5_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu5_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu5_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu5_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu5_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu5_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu5_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu5_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu5_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu5_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu5_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu5_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu5_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu5_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu5_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu5_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu5_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu5_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu5_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu5_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu5_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu5_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu5_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu5_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu5_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu5_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu5_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu5_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu5_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu5_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu5_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu5_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu5_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu5_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu5_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu5_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu5_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu5_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu5_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu5_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu5_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu5_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu5_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu5_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu5_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu5_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu5_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu5_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu5_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu5_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu5_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu5_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu5_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu5_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu5_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu5_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu5_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu5_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu5_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu5_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu5_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu5_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu5_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu5_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu5_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu5_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu5_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu5_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu5_cmd_buf_w_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu5_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu5_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu5_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu5_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu5_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu5_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu5_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu5_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu5_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu5_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu5_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu5_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu5_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu5_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu5_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu5_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu5_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu5_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu5_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu5_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu5_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu5_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu5_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu5_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu5_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu5_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu5_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu5_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu5_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu5_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu5_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu5_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu5_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu5_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu5_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu5_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu5_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu5_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu5_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu5_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu5_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu5_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu5_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu5_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu5_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu5_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu5_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu5_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu5_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu5_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu5_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu5_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu5_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu5_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu5_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu5_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu5_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu5_simple_cmd_buf_misc;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu6_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu6_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu6_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu6_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu6_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu6_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu6_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu6_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu6_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu6_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu6_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu6_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu6_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu6_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu6_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu6_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu6_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu6_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu6_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu6_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu6_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu6_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu6_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu6_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu6_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu6_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu6_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu6_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu6_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu6_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu6_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu6_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu6_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu6_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu6_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu6_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu6_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu6_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu6_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu6_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu6_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu6_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu6_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu6_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu6_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu6_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu6_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu6_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu6_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu6_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu6_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu6_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu6_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu6_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu6_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu6_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu6_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu6_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu6_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu6_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu6_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu6_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu6_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu6_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu6_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu6_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu6_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu6_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu6_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu6_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu6_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu6_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu6_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu6_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu6_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu6_cmd_buf_w_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu6_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu6_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu6_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu6_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu6_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu6_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu6_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu6_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu6_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu6_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu6_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu6_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu6_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu6_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu6_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu6_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu6_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu6_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu6_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu6_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu6_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu6_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu6_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu6_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu6_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu6_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu6_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu6_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu6_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu6_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu6_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu6_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu6_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu6_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu6_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu6_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu6_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu6_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu6_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu6_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu6_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu6_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu6_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu6_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu6_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu6_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu6_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu6_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu6_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu6_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu6_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu6_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu6_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu6_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu6_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu6_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu6_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu6_simple_cmd_buf_misc;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu7_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu7_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu7_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu7_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu7_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu7_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu7_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu7_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu7_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu7_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu7_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu7_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu7_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu7_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu7_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu7_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu7_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu7_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu7_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu7_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu7_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu7_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu7_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu7_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu7_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu7_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu7_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu7_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu7_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu7_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu7_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu7_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu7_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu7_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu7_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu7_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu7_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu7_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu7_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu7_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu7_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu7_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu7_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu7_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu7_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu7_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu7_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu7_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu7_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu7_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu7_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu7_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu7_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu7_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu7_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu7_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu7_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu7_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu7_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu7_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu7_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu7_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu7_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu7_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu7_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu7_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu7_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu7_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu7_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu7_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu7_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu7_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu7_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu7_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu7_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu7_cmd_buf_w_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu7_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu7_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu7_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu7_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu7_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu7_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu7_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu7_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu7_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu7_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu7_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu7_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu7_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu7_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu7_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu7_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu7_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu7_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu7_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu7_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu7_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu7_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu7_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu7_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu7_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu7_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu7_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu7_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu7_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu7_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu7_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu7_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu7_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu7_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu7_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu7_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu7_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu7_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu7_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu7_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu7_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu7_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu7_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu7_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu7_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu7_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu7_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu7_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu7_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu7_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu7_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu7_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu7_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu7_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu7_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu7_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu7_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu7_simple_cmd_buf_misc;
} tt_rocc_accel_regmap_t;

//==============================================================================
// Bit Fields for Address Map: tt_rocc_accel
//==============================================================================

#define TT_ROCC_CMD_BUF_IE_TR_COUNT_ZERO_IE_MASK 0x1
#define TT_ROCC_CMD_BUF_IE_TR_COUNT_ZERO_IE_SHIFT 0

#define TT_ROCC_CMD_BUF_IE_WR_COUNT_ZERO_IE_MASK 0x2
#define TT_ROCC_CMD_BUF_IE_WR_COUNT_ZERO_IE_SHIFT 1

#define TT_ROCC_CMD_BUF_IE_VC_HAS_SPACE_IE_MASK 0x4
#define TT_ROCC_CMD_BUF_IE_VC_HAS_SPACE_IE_SHIFT 2

#define TT_ROCC_CMD_BUF_IP_TR_COUNT_ZERO_IP_MASK 0x1
#define TT_ROCC_CMD_BUF_IP_TR_COUNT_ZERO_IP_SHIFT 0

#define TT_ROCC_CMD_BUF_IP_WR_COUNT_ZERO_IP_MASK 0x2
#define TT_ROCC_CMD_BUF_IP_WR_COUNT_ZERO_IP_SHIFT 1

#define TT_ROCC_CMD_BUF_IP_VC_HAS_SPACE_IP_MASK 0x4
#define TT_ROCC_CMD_BUF_IP_VC_HAS_SPACE_IP_SHIFT 2

#define TT_ROCC_CMD_BUF_WR_SENT_TR_ID_DATA_MASK 0xF
#define TT_ROCC_CMD_BUF_WR_SENT_TR_ID_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_TR_ACK_TR_ID_DATA_MASK 0xF
#define TT_ROCC_CMD_BUF_TR_ACK_TR_ID_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SRC_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SRC_ADDR_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SRC_BASE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SRC_BASE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SRC_SIZE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SRC_SIZE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SRC_COORD_X_MASK 0x3F
#define TT_ROCC_CMD_BUF_SRC_COORD_X_SHIFT 0

#define TT_ROCC_CMD_BUF_SRC_COORD_Y_MASK 0xFC0
#define TT_ROCC_CMD_BUF_SRC_COORD_Y_SHIFT 6

#define TT_ROCC_CMD_BUF_DEST_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_DEST_ADDR_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_DEST_BASE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_DEST_BASE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_DEST_SIZE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_DEST_SIZE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_DEST_COORD_X_MASK 0x3F
#define TT_ROCC_CMD_BUF_DEST_COORD_X_SHIFT 0

#define TT_ROCC_CMD_BUF_DEST_COORD_Y_MASK 0xFC0
#define TT_ROCC_CMD_BUF_DEST_COORD_Y_SHIFT 6

#define TT_ROCC_CMD_BUF_DEST_COORD_MCAST_START_X_MASK 0x3F000
#define TT_ROCC_CMD_BUF_DEST_COORD_MCAST_START_X_SHIFT 12

#define TT_ROCC_CMD_BUF_DEST_COORD_MCAST_START_Y_MASK 0xFC0000
#define TT_ROCC_CMD_BUF_DEST_COORD_MCAST_START_Y_SHIFT 18

#define TT_ROCC_CMD_BUF_LEN_BYTES_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_LEN_BYTES_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_REQ_VC_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_REQ_VC_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_REQ_VC_BASE_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_REQ_VC_BASE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_REQ_VC_SIZE_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_REQ_VC_SIZE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_RESP_VC_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_RESP_VC_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_RESP_VC_BASE_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_RESP_VC_BASE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_RESP_VC_SIZE_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_RESP_VC_SIZE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_TR_ID_DATA_MASK 0xF
#define TT_ROCC_CMD_BUF_TR_ID_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_TR_ID_BASE_DATA_MASK 0xF
#define TT_ROCC_CMD_BUF_TR_ID_BASE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_TR_ID_SIZE_DATA_MASK 0xF
#define TT_ROCC_CMD_BUF_TR_ID_SIZE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_ENABLE_MASK 0x1
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_ENABLE_SHIFT 0

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_X_MASK 0x7E
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_X_SHIFT 1

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_Y_MASK 0x1F80
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_Y_SHIFT 7

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_X_MASK 0x2000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_X_SHIFT 13

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_Y_MASK 0x4000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_Y_SHIFT 14

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_X_MASK 0x18000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_X_SHIFT 15

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_X_MASK 0x60000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_X_SHIFT 17

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_Y_MASK 0x180000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_Y_SHIFT 19

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_Y_MASK 0x600000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_Y_SHIFT 21

#define TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SCATTER_INDEX_DATA_MASK 0xFFFFFFFF
#define TT_ROCC_CMD_BUF_SCATTER_INDEX_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SCATTER_TIMES_DATA_MASK 0xFFFFFFFF
#define TT_ROCC_CMD_BUF_SCATTER_TIMES_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SCATTER_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SCATTER_ADDR_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_INLINE_DATA_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_INLINE_DATA_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_DATA_MASK 0x3FFFF
#define TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_MCAST_DESTS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_MCAST_DESTS_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_L1_ATOMIC_FMT_MASK 0x7
#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_L1_ATOMIC_FMT_SHIFT 0

#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_DISABLE_SAT_MASK 0x8
#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_DISABLE_SAT_SHIFT 3

#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_RESERVED_MASK 0xFF0
#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_RESERVED_SHIFT 4

#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_L1_ATOMIC_OPERATION_MASK 0xF000
#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_L1_ATOMIC_OPERATION_SHIFT 12

#define TT_ROCC_CMD_BUF_AXI_OPT_1_LAST_MASK 0x1
#define TT_ROCC_CMD_BUF_AXI_OPT_1_LAST_SHIFT 0

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_REDUCE_LEN_MASK 0x2
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_REDUCE_LEN_SHIFT 1

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_REDUCE_LEN_MASK 0x4
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_REDUCE_LEN_SHIFT 2

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_MAX_LLEN_MASK 0x38
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_MAX_LLEN_SHIFT 3

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_MAX_LLEN_MASK 0x1C0
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_MAX_LLEN_SHIFT 6

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DECOUPLE_RW_MASK 0x200
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DECOUPLE_RW_SHIFT 9

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DECOUPLE_AW_MASK 0x400
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DECOUPLE_AW_SHIFT 10

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_REGION_MASK 0x7800
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_REGION_SHIFT 11

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_QOS_MASK 0x78000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_QOS_SHIFT 15

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_PROT_MASK 0x380000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_PROT_SHIFT 19

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_LOCK_MASK 0x400000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_LOCK_SHIFT 22

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_CACHE_MASK 0x7800000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_CACHE_SHIFT 23

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_BURST_MASK 0x18000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_BURST_SHIFT 27

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_REGION_MASK 0x1E0000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_REGION_SHIFT 29

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_QOS_MASK 0x1E00000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_QOS_SHIFT 33

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_PROT_MASK 0xE000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_PROT_SHIFT 37

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_LOCK_MASK 0x10000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_LOCK_SHIFT 40

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_CACHE_MASK 0x1E0000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_CACHE_SHIFT 41

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_BURST_MASK 0x600000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_BURST_SHIFT 45

#define TT_ROCC_CMD_BUF_AXI_OPT_1_AXI_ID_MASK 0x1FF800000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_AXI_ID_SHIFT 47

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_PROTOCOL_MASK 0xE00000000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_PROTOCOL_SHIFT 57

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_PROTOCOL_MASK 0x7000000000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_PROTOCOL_SHIFT 60

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DATA_MASK 0x8000000000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DATA_SHIFT 63

#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_RID_MASK 0xFF
#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_RID_SHIFT 0

#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_PASID_VALID_MASK 0x100
#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_PASID_VALID_SHIFT 8

#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_PASID_MASK 0x1FFFFE00
#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_PASID_SHIFT 9

#define TT_ROCC_CMD_BUF_AXI_OPT_2_DATA_MASK 0xFFFFFFFFE0000000
#define TT_ROCC_CMD_BUF_AXI_OPT_2_DATA_SHIFT 29

#define TT_ROCC_CMD_BUF_AUTOINC_SRC_ADDR_INC_EN_MASK 0x1
#define TT_ROCC_CMD_BUF_AUTOINC_SRC_ADDR_INC_EN_SHIFT 0

#define TT_ROCC_CMD_BUF_AUTOINC_DEST_ADDR_INC_EN_MASK 0x2
#define TT_ROCC_CMD_BUF_AUTOINC_DEST_ADDR_INC_EN_SHIFT 1

#define TT_ROCC_CMD_BUF_AUTOINC_TRID_INC_EN_MASK 0x4
#define TT_ROCC_CMD_BUF_AUTOINC_TRID_INC_EN_SHIFT 2

#define TT_ROCC_CMD_BUF_AUTOINC_REQ_VC_INC_EN_MASK 0x8
#define TT_ROCC_CMD_BUF_AUTOINC_REQ_VC_INC_EN_SHIFT 3

#define TT_ROCC_CMD_BUF_AUTOINC_RESP_VC_INC_EN_MASK 0x10
#define TT_ROCC_CMD_BUF_AUTOINC_RESP_VC_INC_EN_SHIFT 4

#define TT_ROCC_CMD_BUF_AUTOINC_REQ_VC_INC_ON_ENTIRE_TRANS_MASK 0x20
#define TT_ROCC_CMD_BUF_AUTOINC_REQ_VC_INC_ON_ENTIRE_TRANS_SHIFT 5

#define TT_ROCC_CMD_BUF_AUTOINC_RESP_VC_INC_ON_ENTIRE_TRANS_MASK 0x40
#define TT_ROCC_CMD_BUF_AUTOINC_RESP_VC_INC_ON_ENTIRE_TRANS_SHIFT 6

#define TT_ROCC_CMD_BUF_PACKET_TAGS_SNOOP_BIT_MASK 0x1
#define TT_ROCC_CMD_BUF_PACKET_TAGS_SNOOP_BIT_SHIFT 0

#define TT_ROCC_CMD_BUF_PACKET_TAGS_FLUSH_BIT_MASK 0x2
#define TT_ROCC_CMD_BUF_PACKET_TAGS_FLUSH_BIT_SHIFT 1

#define TT_ROCC_CMD_BUF_DEBUG_DEBUG_ASSERT_ZERO_SIZE_REG_MASK 0x1
#define TT_ROCC_CMD_BUF_DEBUG_DEBUG_ASSERT_ZERO_SIZE_REG_SHIFT 0

#define TT_ROCC_CMD_BUF_DEBUG_O_REQ_HEAD_FLIT_VLD_MASK 0x2
#define TT_ROCC_CMD_BUF_DEBUG_O_REQ_HEAD_FLIT_VLD_SHIFT 1

#define TT_ROCC_CMD_BUF_DEBUG_STALLED_REG_MASK 0x4
#define TT_ROCC_CMD_BUF_DEBUG_STALLED_REG_SHIFT 2

#define TT_ROCC_CMD_BUF_DEBUG_RSVD1_MASK 0xFFFFFFF8
#define TT_ROCC_CMD_BUF_DEBUG_RSVD1_SHIFT 3

#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_RD_PTR_REG_MASK 0x700000000
#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_RD_PTR_REG_SHIFT 32

#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_WR_PTR_REG_MASK 0x3800000000
#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_WR_PTR_REG_SHIFT 35

#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_ADDR_RECVED_REG_MASK 0x3C000000000
#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_ADDR_RECVED_REG_SHIFT 38

#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_MAGIC_NUM_DETECTED_REG_MASK 0x40000000000
#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_MAGIC_NUM_DETECTED_REG_SHIFT 42

#define TT_ROCC_CMD_BUF_DEBUG_EQUALITY_MAGIC_NUM_FIRST_TRANS_REG_MASK 0x80000000000
#define TT_ROCC_CMD_BUF_DEBUG_EQUALITY_MAGIC_NUM_FIRST_TRANS_REG_SHIFT 43

#define TT_ROCC_CMD_BUF_DEBUG_RSVD2_MASK 0xFFFFF00000000000
#define TT_ROCC_CMD_BUF_DEBUG_RSVD2_SHIFT 44

#define TT_ROCC_CMD_BUF_MISC_LINKED_MASK 0x1
#define TT_ROCC_CMD_BUF_MISC_LINKED_SHIFT 0

#define TT_ROCC_CMD_BUF_MISC_POSTED_MASK 0x2
#define TT_ROCC_CMD_BUF_MISC_POSTED_SHIFT 1

#define TT_ROCC_CMD_BUF_MISC_INLINE_WR_MASK 0x4
#define TT_ROCC_CMD_BUF_MISC_INLINE_WR_SHIFT 2

#define TT_ROCC_CMD_BUF_MISC_MULTICAST_MASK 0x8
#define TT_ROCC_CMD_BUF_MISC_MULTICAST_SHIFT 3

#define TT_ROCC_CMD_BUF_MISC_MULTICAST_MODE_MASK 0x10
#define TT_ROCC_CMD_BUF_MISC_MULTICAST_MODE_SHIFT 4

#define TT_ROCC_CMD_BUF_MISC_SRC_INCLUDE_MASK 0x20
#define TT_ROCC_CMD_BUF_MISC_SRC_INCLUDE_SHIFT 5

#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_EN_MASK 0x40
#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_EN_SHIFT 6

#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_TO_DEST_ADDR_MASK 0x80
#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_TO_DEST_ADDR_SHIFT 7

#define TT_ROCC_CMD_BUF_MISC_WRAPPING_EN_MASK 0x100
#define TT_ROCC_CMD_BUF_MISC_WRAPPING_EN_SHIFT 8

#define TT_ROCC_CMD_BUF_MISC_WRITE_TRANS_MASK 0x200
#define TT_ROCC_CMD_BUF_MISC_WRITE_TRANS_SHIFT 9

#define TT_ROCC_CMD_BUF_MISC_ATOMIC_TRANS_MASK 0x400
#define TT_ROCC_CMD_BUF_MISC_ATOMIC_TRANS_SHIFT 10

#define TT_ROCC_CMD_BUF_MISC_BYTE_ENABLE_TRANS_MASK 0x800
#define TT_ROCC_CMD_BUF_MISC_BYTE_ENABLE_TRANS_SHIFT 11

#define TT_ROCC_CMD_BUF_MISC_DIS_LINKED_PER_TRANS_MASK 0x1000
#define TT_ROCC_CMD_BUF_MISC_DIS_LINKED_PER_TRANS_SHIFT 12

#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_HAS_SIZE_MASK 0x2000
#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_HAS_SIZE_SHIFT 13

#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_HAS_XY_MASK 0x4000
#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_HAS_XY_SHIFT 14

#define TT_ROCC_CMD_BUF_MISC_L1_ACCUM_EN_MASK 0x8000
#define TT_ROCC_CMD_BUF_MISC_L1_ACCUM_EN_SHIFT 15

#define TT_ROCC_CMD_BUF_MISC_IDMA_EN_MASK 0x10000
#define TT_ROCC_CMD_BUF_MISC_IDMA_EN_SHIFT 16

#define TT_ROCC_CMD_BUF_MISC_FORCE_DIM_ROUTING_MASK 0x20000
#define TT_ROCC_CMD_BUF_MISC_FORCE_DIM_ROUTING_SHIFT 17

#define TT_ROCC_CMD_BUF_MISC_PATH_RES_DISABLE_MASK 0x40000
#define TT_ROCC_CMD_BUF_MISC_PATH_RES_DISABLE_SHIFT 18

#define TT_ROCC_ADDRESS_GEN_BANK_CURRENT_DATA_MASK 0xFF
#define TT_ROCC_ADDRESS_GEN_BANK_CURRENT_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_BANK_BASE_DATA_MASK 0xFF
#define TT_ROCC_ADDRESS_GEN_BANK_BASE_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_BANK_SIZE_DATA_MASK 0xFF
#define TT_ROCC_ADDRESS_GEN_BANK_SIZE_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_BANK_SKIP_DATA_MASK 0xFF
#define TT_ROCC_ADDRESS_GEN_BANK_SKIP_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_INNER_STRIDE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_INNER_STRIDE_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_INNER_END_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_INNER_END_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_OUTER_END_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_OUTER_END_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_FACE_SIZE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_FACE_SIZE_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_MISC_BANK_OFFSET_MASK 0x3F
#define TT_ROCC_ADDRESS_GEN_MISC_BANK_OFFSET_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_MISC_SRC_PENDING_BASE_INC_MASK 0x40
#define TT_ROCC_ADDRESS_GEN_MISC_SRC_PENDING_BASE_INC_SHIFT 6

#define TT_ROCC_ADDRESS_GEN_MISC_DEST_PENDING_BASE_INC_MASK 0x80
#define TT_ROCC_ADDRESS_GEN_MISC_DEST_PENDING_BASE_INC_SHIFT 7

#define TT_ROCC_ADDRESS_GEN_MISC_SRC_BANK_ORDER_MASK 0x300
#define TT_ROCC_ADDRESS_GEN_MISC_SRC_BANK_ORDER_SHIFT 8

#define TT_ROCC_ADDRESS_GEN_MISC_DST_BANK_ORDER_MASK 0xC00
#define TT_ROCC_ADDRESS_GEN_MISC_DST_BANK_ORDER_SHIFT 10

#define TT_ROCC_SIMPLE_CMD_BUF_IE_TR_COUNT_ZERO_IE_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_IE_TR_COUNT_ZERO_IE_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_IE_WR_COUNT_ZERO_IE_MASK 0x2
#define TT_ROCC_SIMPLE_CMD_BUF_IE_WR_COUNT_ZERO_IE_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_IE_VC_HAS_SPACE_IE_MASK 0x4
#define TT_ROCC_SIMPLE_CMD_BUF_IE_VC_HAS_SPACE_IE_SHIFT 2

#define TT_ROCC_SIMPLE_CMD_BUF_IP_TR_COUNT_ZERO_IP_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_IP_TR_COUNT_ZERO_IP_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_IP_WR_COUNT_ZERO_IP_MASK 0x2
#define TT_ROCC_SIMPLE_CMD_BUF_IP_WR_COUNT_ZERO_IP_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_IP_VC_HAS_SPACE_IP_MASK 0x4
#define TT_ROCC_SIMPLE_CMD_BUF_IP_VC_HAS_SPACE_IP_SHIFT 2

#define TT_ROCC_SIMPLE_CMD_BUF_RESERVED_RESERVED_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_RESERVED_RESERVED_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_X_MASK 0x3F
#define TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_X_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_Y_MASK 0xFC0
#define TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_Y_SHIFT 6

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_X_MASK 0x3F
#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_X_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_Y_MASK 0xFC0
#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_Y_SHIFT 6

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_MCAST_START_X_MASK 0x3F000
#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_MCAST_START_X_SHIFT 12

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_MCAST_START_Y_MASK 0xFC0000
#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_MCAST_START_Y_SHIFT 18

#define TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_DATA_MASK 0x3F
#define TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_DATA_MASK 0x3F
#define TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_TR_ID_DATA_MASK 0xF
#define TT_ROCC_SIMPLE_CMD_BUF_TR_ID_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_ENABLE_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_ENABLE_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_X_MASK 0x7E
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_X_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_Y_MASK 0x1F80
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_Y_SHIFT 7

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_X_MASK 0x2000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_X_SHIFT 13

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_Y_MASK 0x4000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_Y_SHIFT 14

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_X_MASK 0x18000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_X_SHIFT 15

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_X_MASK 0x60000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_X_SHIFT 17

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_Y_MASK 0x180000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_Y_SHIFT 19

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_Y_MASK 0x600000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_Y_SHIFT 21

#define TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_SNOOP_BIT_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_SNOOP_BIT_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_FLUSH_BIT_MASK 0x2
#define TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_FLUSH_BIT_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_DEBUG_ASSERT_ZERO_SIZE_REG_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_DEBUG_ASSERT_ZERO_SIZE_REG_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_O_REQ_HEAD_FLIT_VLD_MASK 0x2
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_O_REQ_HEAD_FLIT_VLD_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_STALLED_REG_MASK 0x4
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_STALLED_REG_SHIFT 2

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_RSVD1_MASK 0xFFFFFFF8
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_RSVD1_SHIFT 3

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_RD_PTR_REG_MASK 0x700000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_RD_PTR_REG_SHIFT 32

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_WR_PTR_REG_MASK 0x3800000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_WR_PTR_REG_SHIFT 35

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_ADDR_RECVED_REG_MASK 0x3C000000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_ADDR_RECVED_REG_SHIFT 38

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_MAGIC_NUM_DETECTED_REG_MASK 0x40000000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_MAGIC_NUM_DETECTED_REG_SHIFT 42

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_EQUALITY_MAGIC_NUM_FIRST_TRANS_REG_MASK 0x80000000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_EQUALITY_MAGIC_NUM_FIRST_TRANS_REG_SHIFT 43

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_RSVD2_MASK 0xFFFFF00000000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_RSVD2_SHIFT 44

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_LINKED_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_LINKED_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_POSTED_MASK 0x2
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_POSTED_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_INLINE_WR_MASK 0x4
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_INLINE_WR_SHIFT 2

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_MULTICAST_MASK 0x8
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_MULTICAST_SHIFT 3

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_MULTICAST_MODE_MASK 0x10
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_MULTICAST_MODE_SHIFT 4

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SRC_INCLUDE_MASK 0x20
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SRC_INCLUDE_SHIFT 5

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_EN_MASK 0x40
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_EN_SHIFT 6

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_TO_DEST_ADDR_MASK 0x80
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_TO_DEST_ADDR_SHIFT 7

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_WRAPPING_EN_MASK 0x100
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_WRAPPING_EN_SHIFT 8

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_WRITE_TRANS_MASK 0x200
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_WRITE_TRANS_SHIFT 9

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_ATOMIC_TRANS_MASK 0x400
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_ATOMIC_TRANS_SHIFT 10

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_BYTE_ENABLE_TRANS_MASK 0x800
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_BYTE_ENABLE_TRANS_SHIFT 11

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_DIS_LINKED_PER_TRANS_MASK 0x1000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_DIS_LINKED_PER_TRANS_SHIFT 12

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_HAS_SIZE_MASK 0x2000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_HAS_SIZE_SHIFT 13

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_HAS_XY_MASK 0x4000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_HAS_XY_SHIFT 14

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_L1_ACCUM_EN_MASK 0x8000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_L1_ACCUM_EN_SHIFT 15

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_IDMA_EN_MASK 0x10000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_IDMA_EN_SHIFT 16

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_FORCE_DIM_ROUTING_MASK 0x20000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_FORCE_DIM_ROUTING_SHIFT 17

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_PATH_RES_DISABLE_MASK 0x40000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_PATH_RES_DISABLE_SHIFT 18

#endif
