// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ldpcDec_atanh_signed (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        a,
        b,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [5:0] a;
input  [5:0] b;
output  [5:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [9:0] atanh_table_V_address0;
reg    atanh_table_V_ce0;
wire   [4:0] atanh_table_V_q0;
wire   [9:0] atanh_table_V_address1;
reg    atanh_table_V_ce1;
wire   [4:0] atanh_table_V_q1;
wire   [0:0] tmp_fu_63_p3;
reg   [0:0] tmp_reg_205;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_22_fu_77_p3;
reg   [0:0] tmp_22_reg_210;
wire   [63:0] zext_ln82_fu_139_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln232_fu_174_p1;
wire   [4:0] trunc_ln1072_fu_59_p1;
wire   [5:0] and_ln1072_fu_91_p2;
wire   [0:0] tmp_23_fu_97_p3;
wire   [5:0] abs_b_V_fu_85_p2;
wire   [4:0] abs_a_V_fu_71_p2;
wire   [4:0] select_ln365_fu_113_p3;
wire   [5:0] abs_b_V_1_fu_105_p3;
wire   [9:0] tmp_s_fu_121_p3;
wire  signed [9:0] sext_ln82_fu_129_p1;
wire   [9:0] add_ln82_fu_133_p2;
wire   [0:0] xor_ln1072_fu_144_p2;
wire   [0:0] and_ln1072_1_fu_150_p2;
wire   [5:0] abs_b_V_2_fu_156_p3;
wire  signed [9:0] sext_ln232_fu_164_p1;
wire   [9:0] add_ln232_fu_168_p2;
wire   [5:0] zext_ln70_fu_183_p1;
wire   [0:0] xor_ln1072_1_fu_193_p2;
wire   [5:0] sub_ln70_fu_187_p2;
wire   [5:0] zext_ln1072_fu_179_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_reset_start_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

ldpcDec_atanh_signed_atanh_table_V_ROM_AUTO_1R #(
    .DataWidth( 5 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
atanh_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(atanh_table_V_address0),
    .ce0(atanh_table_V_ce0),
    .q0(atanh_table_V_q0),
    .address1(atanh_table_V_address1),
    .ce1(atanh_table_V_ce1),
    .q1(atanh_table_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_22_reg_210 <= b[32'd5];
        tmp_reg_205 <= a[32'd5];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_start_pp0 = 1'b1;
    end else begin
        ap_reset_start_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        atanh_table_V_ce0 = 1'b1;
    end else begin
        atanh_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        atanh_table_V_ce1 = 1'b1;
    end else begin
        atanh_table_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign abs_a_V_fu_71_p2 = (5'd0 - trunc_ln1072_fu_59_p1);

assign abs_b_V_1_fu_105_p3 = ((tmp_23_fu_97_p3[0:0] == 1'b1) ? abs_b_V_fu_85_p2 : b);

assign abs_b_V_2_fu_156_p3 = ((and_ln1072_1_fu_150_p2[0:0] == 1'b1) ? b : abs_b_V_fu_85_p2);

assign abs_b_V_fu_85_p2 = (6'd0 - b);

assign add_ln232_fu_168_p2 = ($signed(tmp_s_fu_121_p3) + $signed(sext_ln232_fu_164_p1));

assign add_ln82_fu_133_p2 = ($signed(tmp_s_fu_121_p3) + $signed(sext_ln82_fu_129_p1));

assign and_ln1072_1_fu_150_p2 = (xor_ln1072_fu_144_p2 & tmp_fu_63_p3);

assign and_ln1072_fu_91_p2 = (b & a);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((xor_ln1072_1_fu_193_p2[0:0] == 1'b1) ? sub_ln70_fu_187_p2 : zext_ln1072_fu_179_p1);

assign atanh_table_V_address0 = zext_ln232_fu_174_p1;

assign atanh_table_V_address1 = zext_ln82_fu_139_p1;

assign select_ln365_fu_113_p3 = ((tmp_fu_63_p3[0:0] == 1'b1) ? abs_a_V_fu_71_p2 : trunc_ln1072_fu_59_p1);

assign sext_ln232_fu_164_p1 = $signed(abs_b_V_2_fu_156_p3);

assign sext_ln82_fu_129_p1 = $signed(abs_b_V_1_fu_105_p3);

assign sub_ln70_fu_187_p2 = (6'd0 - zext_ln70_fu_183_p1);

assign tmp_22_fu_77_p3 = b[32'd5];

assign tmp_23_fu_97_p3 = and_ln1072_fu_91_p2[32'd5];

assign tmp_fu_63_p3 = a[32'd5];

assign tmp_s_fu_121_p3 = {{select_ln365_fu_113_p3}, {5'd0}};

assign trunc_ln1072_fu_59_p1 = a[4:0];

assign xor_ln1072_1_fu_193_p2 = (tmp_reg_205 ^ tmp_22_reg_210);

assign xor_ln1072_fu_144_p2 = (tmp_22_fu_77_p3 ^ 1'd1);

assign zext_ln1072_fu_179_p1 = atanh_table_V_q1;

assign zext_ln232_fu_174_p1 = add_ln232_fu_168_p2;

assign zext_ln70_fu_183_p1 = atanh_table_V_q0;

assign zext_ln82_fu_139_p1 = add_ln82_fu_133_p2;

endmodule //ldpcDec_atanh_signed
