set_family {SmartFusion2}
set_proj_path {C:\Users\Constantin\Documents\VHDLSoundchip\hshl_soundchip.prjx}
set_editor_type {TIMINGVERIFICATION}
read_adl {C:\Users\Constantin\Documents\VHDLSoundchip\designer\soundchip\soundchip.adl}
map_netlist
read_sdc {C:\Users\Constantin\Documents\VHDLSoundchip\constraint\soundchip_derived_constraints.sdc}
set_output_sdc {C:\Users\Constantin\Documents\VHDLSoundchip\constraint\user.sdc}
