{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654212224726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654212224726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  2 20:23:44 2022 " "Processing started: Thu Jun  2 20:23:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654212224726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212224726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_INTERMEDIARIA -c MIPS_INTERMEDIARIA " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_INTERMEDIARIA -c MIPS_INTERMEDIARIA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212224726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654212224935 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "probesSourcesDebug.qsys " "Elaborating Platform Designer system entity \"probesSourcesDebug.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212231326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.20:23:53 Progress: Loading MIPS/probesSourcesDebug.qsys " "2022.06.02.20:23:53 Progress: Loading MIPS/probesSourcesDebug.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212233781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.20:23:53 Progress: Reading input file " "2022.06.02.20:23:53 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212233984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.20:23:54 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\] " "2022.06.02.20:23:54 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212234037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.20:23:54 Progress: Parameterizing module in_system_sources_probes_0 " "2022.06.02.20:23:54 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212234160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.20:23:54 Progress: Building connections " "2022.06.02.20:23:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212234162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.20:23:54 Progress: Parameterizing connections " "2022.06.02.20:23:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212234162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.20:23:54 Progress: Validating " "2022.06.02.20:23:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212234175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.20:23:54 Progress: Done reading input file " "2022.06.02.20:23:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212234545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProbesSourcesDebug: Generating probesSourcesDebug \"probesSourcesDebug\" for QUARTUS_SYNTH " "ProbesSourcesDebug: Generating probesSourcesDebug \"probesSourcesDebug\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212235093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"probesSourcesDebug\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"probesSourcesDebug\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212235182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProbesSourcesDebug: Done \"probesSourcesDebug\" with 2 modules, 2 files " "ProbesSourcesDebug: Done \"probesSourcesDebug\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212235182 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "probesSourcesDebug.qsys " "Finished elaborating Platform Designer system entity \"probesSourcesDebug.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212235833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LUI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LUI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUI-comportamento " "Found design unit 1: LUI-comportamento" {  } { { "LUI.vhd" "" { Text "/home/daniel/MIPS/MIPS/LUI.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236176 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUI " "Found entity 1: LUI" {  } { { "LUI.vhd" "" { Text "/home/daniel/MIPS/MIPS/LUI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugMonitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debugMonitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debugMonitor-arch_name " "Found design unit 1: debugMonitor-arch_name" {  } { { "debugMonitor.vhd" "" { Text "/home/daniel/MIPS/MIPS/debugMonitor.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236176 ""} { "Info" "ISGN_ENTITY_NAME" "1 debugMonitor " "Found entity 1: debugMonitor" {  } { { "debugMonitor.vhd" "" { Text "/home/daniel/MIPS/MIPS/debugMonitor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS_FINAL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPS_FINAL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_FINAL-arquitetura " "Found design unit 1: MIPS_FINAL-arquitetura" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236177 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_FINAL " "Found entity 1: MIPS_FINAL" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ulinha_overflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ulinha_overflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ulinha_overflow-componente " "Found design unit 1: Ulinha_overflow-componente" {  } { { "Ulinha_overflow.vhd" "" { Text "/home/daniel/MIPS/MIPS/Ulinha_overflow.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236178 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ulinha_overflow " "Found entity 1: Ulinha_overflow" {  } { { "Ulinha_overflow.vhd" "" { Text "/home/daniel/MIPS/MIPS/Ulinha_overflow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ulinha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ulinha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ulinha-componente " "Found design unit 1: Ulinha-componente" {  } { { "Ulinha.vhd" "" { Text "/home/daniel/MIPS/MIPS/Ulinha.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236178 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ulinha " "Found entity 1: Ulinha" {  } { { "Ulinha.vhd" "" { Text "/home/daniel/MIPS/MIPS/Ulinha.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/daniel/MIPS/MIPS/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236178 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/daniel/MIPS/MIPS/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULAMips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULAMips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-componente " "Found design unit 1: ULAMIPS-componente" {  } { { "ULAMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ULAMips.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236179 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "ULAMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ULAMips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico_1bit-comportamento " "Found design unit 1: somadorGenerico_1bit-comportamento" {  } { { "somadorGenerico_1bit.vhd" "" { Text "/home/daniel/MIPS/MIPS/somadorGenerico_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236180 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico_1bit " "Found entity 1: somadorGenerico_1bit" {  } { { "somadorGenerico_1bit.vhd" "" { Text "/home/daniel/MIPS/MIPS/somadorGenerico_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/daniel/MIPS/MIPS/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236180 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/daniel/MIPS/MIPS/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/daniel/MIPS/MIPS/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236180 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/daniel/MIPS/MIPS/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftLeftJump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ShiftLeftJump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeftJump-componente " "Found design unit 1: ShiftLeftJump-componente" {  } { { "ShiftLeftJump.vhd" "" { Text "/home/daniel/MIPS/MIPS/ShiftLeftJump.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236181 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeftJump " "Found entity 1: ShiftLeftJump" {  } { { "ShiftLeftJump.vhd" "" { Text "/home/daniel/MIPS/MIPS/ShiftLeftJump.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftLeftImediato.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ShiftLeftImediato.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeftImediato-componente " "Found design unit 1: ShiftLeftImediato-componente" {  } { { "ShiftLeftImediato.vhd" "" { Text "/home/daniel/MIPS/MIPS/ShiftLeftImediato.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236181 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeftImediato " "Found entity 1: ShiftLeftImediato" {  } { { "ShiftLeftImediato.vhd" "" { Text "/home/daniel/MIPS/MIPS/ShiftLeftImediato.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romMips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romMips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "romMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/romMips.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236181 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "romMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/romMips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/daniel/MIPS/MIPS/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236182 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/daniel/MIPS/MIPS/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramMips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramMips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236182 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_1bit-comportamento " "Found design unit 1: muxGenerico4x1_1bit-comportamento" {  } { { "muxGenerico4x1_1bit.vhd" "" { Text "/home/daniel/MIPS/MIPS/muxGenerico4x1_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236183 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_1bit " "Found entity 1: muxGenerico4x1_1bit" {  } { { "muxGenerico4x1_1bit.vhd" "" { Text "/home/daniel/MIPS/MIPS/muxGenerico4x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/daniel/MIPS/MIPS/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236183 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/daniel/MIPS/MIPS/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_1bit-comportamento " "Found design unit 1: muxGenerico2x1_1bit-comportamento" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "/home/daniel/MIPS/MIPS/muxGenerico2x1_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236183 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_1bit " "Found entity 1: muxGenerico2x1_1bit" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "/home/daniel/MIPS/MIPS/muxGenerico2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/daniel/MIPS/MIPS/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236184 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/daniel/MIPS/MIPS/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendeSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/daniel/MIPS/MIPS/estendeSinalGenerico.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236184 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/daniel/MIPS/MIPS/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "/home/daniel/MIPS/MIPS/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236184 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "/home/daniel/MIPS/MIPS/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236184 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/daniel/MIPS/MIPS/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderULAOpcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderULAOpcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderULAOpcode-arch_name " "Found design unit 1: decoderULAOpcode-arch_name" {  } { { "decoderULAOpcode.vhd" "" { Text "/home/daniel/MIPS/MIPS/decoderULAOpcode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236185 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderULAOpcode " "Found entity 1: decoderULAOpcode" {  } { { "decoderULAOpcode.vhd" "" { Text "/home/daniel/MIPS/MIPS/decoderULAOpcode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderULAFunct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderULAFunct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderULAFunct-arch_name " "Found design unit 1: decoderULAFunct-arch_name" {  } { { "decoderULAFunct.vhd" "" { Text "/home/daniel/MIPS/MIPS/decoderULAFunct.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236185 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderULAFunct " "Found entity 1: decoderULAFunct" {  } { { "decoderULAFunct.vhd" "" { Text "/home/daniel/MIPS/MIPS/decoderULAFunct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderGenerico-arch_name " "Found design unit 1: decoderGenerico-arch_name" {  } { { "decoderGenerico.vhd" "" { Text "/home/daniel/MIPS/MIPS/decoderGenerico.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236186 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderGenerico " "Found entity 1: decoderGenerico" {  } { { "decoderGenerico.vhd" "" { Text "/home/daniel/MIPS/MIPS/decoderGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/home/daniel/MIPS/MIPS/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236186 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/daniel/MIPS/MIPS/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/daniel/MIPS/MIPS/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236187 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/daniel/MIPS/MIPS/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/probesSourcesDebug/probesSourcesDebug.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/probesSourcesDebug/probesSourcesDebug.v" { { "Info" "ISGN_ENTITY_NAME" "1 probesSourcesDebug " "Found entity 1: probesSourcesDebug" {  } { { "db/ip/probesSourcesDebug/probesSourcesDebug.v" "" { Text "/home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/probesSourcesDebug.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/probesSourcesDebug/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/probesSourcesDebug/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/probesSourcesDebug/submodules/altsource_probe_top.v" "" { Text "/home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212236188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_FINAL " "Elaborating entity \"MIPS_FINAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654212236231 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] MIPS_FINAL.vhd(21) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at MIPS_FINAL.vhd(21)" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 21 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212236245 "|MIPS_FINAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_UlaCtrl " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_UlaCtrl\"" {  } { { "MIPS_FINAL.vhd" "MUX_UlaCtrl" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderULAOpcode decoderULAOpcode:decoderULAOpcode " "Elaborating entity \"decoderULAOpcode\" for hierarchy \"decoderULAOpcode:decoderULAOpcode\"" {  } { { "MIPS_FINAL.vhd" "decoderULAOpcode" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderULAFunct decoderULAFunct:decoderULAFunct " "Elaborating entity \"decoderULAFunct\" for hierarchy \"decoderULAFunct:decoderULAFunct\"" {  } { { "MIPS_FINAL.vhd" "decoderULAFunct" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAMIPS ULAMIPS:ULA " "Elaborating entity \"ULAMIPS\" for hierarchy \"ULAMIPS:ULA\"" {  } { { "MIPS_FINAL.vhd" "ULA" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ulinha ULAMIPS:ULA\|Ulinha:ULINHA0 " "Elaborating entity \"Ulinha\" for hierarchy \"ULAMIPS:ULA\|Ulinha:ULINHA0\"" {  } { { "ULAMips.vhd" "ULINHA0" { Text "/home/daniel/MIPS/MIPS/ULAMips.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_1bit ULAMIPS:ULA\|Ulinha:ULINHA0\|muxGenerico2x1_1bit:MUX_B " "Elaborating entity \"muxGenerico2x1_1bit\" for hierarchy \"ULAMIPS:ULA\|Ulinha:ULINHA0\|muxGenerico2x1_1bit:MUX_B\"" {  } { { "Ulinha.vhd" "MUX_B" { Text "/home/daniel/MIPS/MIPS/Ulinha.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico_1bit ULAMIPS:ULA\|Ulinha:ULINHA0\|somadorGenerico_1bit:Adder " "Elaborating entity \"somadorGenerico_1bit\" for hierarchy \"ULAMIPS:ULA\|Ulinha:ULINHA0\|somadorGenerico_1bit:Adder\"" {  } { { "Ulinha.vhd" "Adder" { Text "/home/daniel/MIPS/MIPS/Ulinha.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1_1bit ULAMIPS:ULA\|Ulinha:ULINHA0\|muxGenerico4x1_1bit:Mux_resultado_ulinha " "Elaborating entity \"muxGenerico4x1_1bit\" for hierarchy \"ULAMIPS:ULA\|Ulinha:ULINHA0\|muxGenerico4x1_1bit:Mux_resultado_ulinha\"" {  } { { "Ulinha.vhd" "Mux_resultado_ulinha" { Text "/home/daniel/MIPS/MIPS/Ulinha.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ulinha_overflow ULAMIPS:ULA\|Ulinha_overflow:ULINHA31 " "Elaborating entity \"Ulinha_overflow\" for hierarchy \"ULAMIPS:ULA\|Ulinha_overflow:ULINHA31\"" {  } { { "ULAMips.vhd" "ULINHA31" { Text "/home/daniel/MIPS/MIPS/ULAMips.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "MIPS_FINAL.vhd" "PC" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "MIPS_FINAL.vhd" "incrementaPC" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderGenerico decoderGenerico:decoder " "Elaborating entity \"decoderGenerico\" for hierarchy \"decoderGenerico:decoder\"" {  } { { "MIPS_FINAL.vhd" "decoder" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:somadorImediato " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:somadorImediato\"" {  } { { "MIPS_FINAL.vhd" "somadorImediato" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "MIPS_FINAL.vhd" "ROM" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236337 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM romMips.vhd(18) " "VHDL Signal Declaration warning at romMips.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "romMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/romMips.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654212236338 "|MIPS_FINAL|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAMMIPS " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAMMIPS\"" {  } { { "MIPS_FINAL.vhd" "RAMMIPS" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoReg\"" {  } { { "MIPS_FINAL.vhd" "bancoReg" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:estendeSinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:estendeSinal\"" {  } { { "MIPS_FINAL.vhd" "estendeSinal" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUI LUI:LUI " "Elaborating entity \"LUI\" for hierarchy \"LUI:LUI\"" {  } { { "MIPS_FINAL.vhd" "LUI" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_Prox_PC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_Prox_PC\"" {  } { { "MIPS_FINAL.vhd" "MUX_Prox_PC" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_RtRd " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_RtRd\"" {  } { { "MIPS_FINAL.vhd" "MUX_RtRd" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_ULAMemoria " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_ULAMemoria\"" {  } { { "MIPS_FINAL.vhd" "MUX_ULAMemoria" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debugMonitor debugMonitor:monitor " "Elaborating entity \"debugMonitor\" for hierarchy \"debugMonitor:monitor\"" {  } { { "MIPS_FINAL.vhd" "monitor" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236374 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "probe 111 511 debugMonitor.vhd(51) " "VHDL Incomplete Partial Association warning at debugMonitor.vhd(51): port or argument \"probe\" has 111/511 unassociated elements" {  } { { "debugMonitor.vhd" "" { Text "/home/daniel/MIPS/MIPS/debugMonitor.vhd" 51 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1654212236376 "|MIPS_FINAL|debugMonitor:monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "probesSourcesDebug debugMonitor:monitor\|probesSourcesDebug:probe0 " "Elaborating entity \"probesSourcesDebug\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\"" {  } { { "debugMonitor.vhd" "probe0" { Text "/home/daniel/MIPS/MIPS/debugMonitor.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/probesSourcesDebug/probesSourcesDebug.v" "in_system_sources_probes_0" { Text "/home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/probesSourcesDebug.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/probesSourcesDebug/submodules/altsource_probe_top.v" "issp_impl" { Text "/home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/probesSourcesDebug/submodules/altsource_probe_top.v" "" { Text "/home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654212236413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654212236413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654212236413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654212236413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654212236413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654212236413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id  " "Parameter \"instance_id\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654212236413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 511 " "Parameter \"probe_width\" = \"511\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654212236413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654212236413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654212236413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654212236413 ""}  } { { "db/ip/probesSourcesDebug/submodules/altsource_probe_top.v" "" { Text "/home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654212236413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236730 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "altsource_probe_body.vhd(322) " "VHDL warning at altsource_probe_body.vhd(322): ignored assignment of value to null range" {  } { { "altsource_probe_body.vhd" "" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 322 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1654212236730 "|MIPS_FINAL|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "altsource_probe_body.vhd(516) " "VHDL warning at altsource_probe_body.vhd(516): ignored assignment of value to null range" {  } { { "altsource_probe_body.vhd" "" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 516 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1654212236732 "|MIPS_FINAL|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236741 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "altsource_probe_body.vhd(613) " "VHDL warning at altsource_probe_body.vhd(613): ignored assignment of value to null range" {  } { { "altsource_probe_body.vhd" "" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 613 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1654212236741 "|MIPS_FINAL|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:decoder_binario0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:decoder_binario0\"" {  } { { "MIPS_FINAL.vhd" "decoder_binario0" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212236954 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1654212237270 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.06.02.20:23:59 Progress: Loading sldcedeb5e4/alt_sld_fab_wrapper_hw.tcl " "2022.06.02.20:23:59 Progress: Loading sldcedeb5e4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212239818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212241186 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212241261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212242085 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212242222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212242362 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212242517 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212242519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212242519 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1654212243203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcedeb5e4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcedeb5e4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcedeb5e4/alt_sld_fab.v" "" { Text "/home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212243489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212243489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212243595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212243595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212243596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212243596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212243689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212243689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212243801 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212243801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212243801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654212243897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212243897 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:bancoReg\|registrador " "RAM logic \"bancoRegistradores:bancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "/home/daniel/MIPS/MIPS/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654212245123 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAMMIPS\|memRAM " "RAM logic \"RAMMIPS:RAMMIPS\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "ramMips.vhd" "memRAM" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654212245123 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "romMips.vhd" "memROM" { Text "/home/daniel/MIPS/MIPS/romMips.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1654212245123 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654212245123 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "46 64 0 3 3 " "46 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "16 " "Memory Initialization File Address 16 is not initialized" {  } { { "/home/daniel/MIPS/MIPS/ROMcontent.mif" "" { Text "/home/daniel/MIPS/MIPS/ROMcontent.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1654212245124 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 30 " "Addresses ranging from 18 to 30 are not initialized" {  } { { "/home/daniel/MIPS/MIPS/ROMcontent.mif" "" { Text "/home/daniel/MIPS/MIPS/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1654212245124 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32 63 " "Addresses ranging from 32 to 63 are not initialized" {  } { { "/home/daniel/MIPS/MIPS/ROMcontent.mif" "" { Text "/home/daniel/MIPS/MIPS/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1654212245124 ""}  } { { "/home/daniel/MIPS/MIPS/ROMcontent.mif" "" { Text "/home/daniel/MIPS/MIPS/ROMcontent.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1654212245124 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "/home/daniel/MIPS/MIPS/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654212245128 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1654212245128 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654212246876 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654212248576 "|MIPS_FINAL|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654212248576 "|MIPS_FINAL|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654212248576 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212248789 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654212251820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654212253113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654212253113 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654212253392 "|MIPS_FINAL|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654212253392 "|MIPS_FINAL|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654212253392 "|MIPS_FINAL|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654212253392 "|MIPS_FINAL|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654212253392 "|MIPS_FINAL|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654212253392 "|MIPS_FINAL|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654212253392 "|MIPS_FINAL|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654212253392 "|MIPS_FINAL|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654212253392 "|MIPS_FINAL|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654212253392 "|MIPS_FINAL|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654212253392 "|MIPS_FINAL|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPS_FINAL.vhd" "" { Text "/home/daniel/MIPS/MIPS/MIPS_FINAL.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654212253392 "|MIPS_FINAL|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654212253392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5335 " "Implemented 5335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654212253403 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654212253403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5264 " "Implemented 5264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654212253403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654212253403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654212253432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  2 20:24:13 2022 " "Processing ended: Thu Jun  2 20:24:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654212253432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654212253432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654212253432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654212253432 ""}
