{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735953140135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735953140136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  3 22:12:19 2025 " "Processing started: Fri Jan  3 22:12:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735953140136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735953140136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CHRIST -c CHRIST " "Command: quartus_map --read_settings_files=on --write_settings_files=off CHRIST -c CHRIST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735953140136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735953140394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735953140395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CHRIST.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CHRIST.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHRIST-behav " "Found design unit 1: CHRIST-behav" {  } { { "CHRIST.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152119 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHRIST " "Found entity 1: CHRIST" {  } { { "CHRIST.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735953152119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CHRIST " "Elaborating entity \"CHRIST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735953152194 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ControlUnit.vhd 2 1 " "Using design file ControlUnit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behav " "Found design unit 1: ControlUnit-behav" {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152218 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152218 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735953152218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnit1 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnit1\"" {  } { { "CHRIST.vhd" "ControlUnit1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735953152219 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ZERO ControlUnit.vhd(19) " "VHDL Signal Declaration warning at ControlUnit.vhd(19): used explicit default value for signal \"ZERO\" because signal was never assigned a value" {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1735953152221 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I_Ctl ControlUnit.vhd(23) " "Verilog HDL or VHDL warning at ControlUnit.vhd(23): object \"I_Ctl\" assigned a value but never read" {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735953152221 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WSGN_SEARCH_FILE" "Mux2x1_5b.vhd 2 1 " "Using design file Mux2x1_5b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1_5b-behav " "Found design unit 1: Mux2x1_5b-behav" {  } { { "Mux2x1_5b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Mux2x1_5b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152225 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_5b " "Found entity 1: Mux2x1_5b" {  } { { "Mux2x1_5b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Mux2x1_5b.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152225 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735953152225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_5b ControlUnit:ControlUnit1\|Mux2x1_5b:ALU_ops_MUX " "Elaborating entity \"Mux2x1_5b\" for hierarchy \"ControlUnit:ControlUnit1\|Mux2x1_5b:ALU_ops_MUX\"" {  } { { "ControlUnit.vhd" "ALU_ops_MUX" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735953152226 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o Mux2x1_5b.vhd(5) " "VHDL Signal Declaration warning at Mux2x1_5b.vhd(5): used implicit default value for signal \"o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Mux2x1_5b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Mux2x1_5b.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735953152226 "|CHRIST|ControlUnit:ControlUnit1|Mux2x1_5b:ALU_ops_MUX"}
{ "Warning" "WSGN_SEARCH_FILE" "Mux4x1_16b.vhd 2 1 " "Using design file Mux4x1_16b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4x1_16b-behav " "Found design unit 1: Mux4x1_16b-behav" {  } { { "Mux4x1_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Mux4x1_16b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152231 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1_16b " "Found entity 1: Mux4x1_16b" {  } { { "Mux4x1_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Mux4x1_16b.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152231 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735953152231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1_16b ControlUnit:ControlUnit1\|Mux4x1_16b:pc_b_MUX " "Elaborating entity \"Mux4x1_16b\" for hierarchy \"ControlUnit:ControlUnit1\|Mux4x1_16b:pc_b_MUX\"" {  } { { "ControlUnit.vhd" "pc_b_MUX" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735953152231 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o Mux4x1_16b.vhd(5) " "VHDL Signal Declaration warning at Mux4x1_16b.vhd(5): used implicit default value for signal \"o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Mux4x1_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Mux4x1_16b.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735953152232 "|CHRIST|ControlUnit:ControlUnit1|Mux4x1_16b:pc_b_MUX"}
{ "Warning" "WSGN_SEARCH_FILE" "Mux2x1_3b.vhd 2 1 " "Using design file Mux2x1_3b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1_3b-behav " "Found design unit 1: Mux2x1_3b-behav" {  } { { "Mux2x1_3b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Mux2x1_3b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152236 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_3b " "Found entity 1: Mux2x1_3b" {  } { { "Mux2x1_3b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Mux2x1_3b.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152236 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735953152236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_3b ControlUnit:ControlUnit1\|Mux2x1_3b:rf_a_MUX " "Elaborating entity \"Mux2x1_3b\" for hierarchy \"ControlUnit:ControlUnit1\|Mux2x1_3b:rf_a_MUX\"" {  } { { "ControlUnit.vhd" "rf_a_MUX" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735953152237 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o Mux2x1_3b.vhd(5) " "VHDL Signal Declaration warning at Mux2x1_3b.vhd(5): used implicit default value for signal \"o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Mux2x1_3b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Mux2x1_3b.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735953152237 "|CHRIST|ControlUnit:ControlUnit1|Mux2x1_3b:rf_a_MUX"}
{ "Warning" "WSGN_SEARCH_FILE" "Mux4x1_3b.vhd 2 1 " "Using design file Mux4x1_3b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4x1_3b-behav " "Found design unit 1: Mux4x1_3b-behav" {  } { { "Mux4x1_3b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Mux4x1_3b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152242 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1_3b " "Found entity 1: Mux4x1_3b" {  } { { "Mux4x1_3b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Mux4x1_3b.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152242 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735953152242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1_3b ControlUnit:ControlUnit1\|Mux4x1_3b:rf_w_MUX " "Elaborating entity \"Mux4x1_3b\" for hierarchy \"ControlUnit:ControlUnit1\|Mux4x1_3b:rf_w_MUX\"" {  } { { "ControlUnit.vhd" "rf_w_MUX" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735953152243 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o Mux4x1_3b.vhd(5) " "VHDL Signal Declaration warning at Mux4x1_3b.vhd(5): used implicit default value for signal \"o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Mux4x1_3b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Mux4x1_3b.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735953152244 "|CHRIST|ControlUnit:ControlUnit1|Mux4x1_3b:rf_w_MUX"}
{ "Warning" "WSGN_SEARCH_FILE" "Reg_1b.vhd 2 1 " "Using design file Reg_1b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_1b-behav " "Found design unit 1: Reg_1b-behav" {  } { { "Reg_1b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Reg_1b.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152248 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_1b " "Found entity 1: Reg_1b" {  } { { "Reg_1b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Reg_1b.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152248 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735953152248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_1b Reg_1b:e_reg " "Elaborating entity \"Reg_1b\" for hierarchy \"Reg_1b:e_reg\"" {  } { { "CHRIST.vhd" "e_reg" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735953152249 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output Reg_1b.vhd(4) " "VHDL Signal Declaration warning at Reg_1b.vhd(4): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Reg_1b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Reg_1b.vhd" 4 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735953152249 "|CHRIST|Reg_1b:e_reg"}
{ "Warning" "WSGN_SEARCH_FILE" "Reg_16b.vhd 2 1 " "Using design file Reg_16b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16b-behav " "Found design unit 1: Reg_16b-behav" {  } { { "Reg_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Reg_16b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152254 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16b " "Found entity 1: Reg_16b" {  } { { "Reg_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Reg_16b.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152254 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735953152254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16b Reg_16b:IR " "Elaborating entity \"Reg_16b\" for hierarchy \"Reg_16b:IR\"" {  } { { "CHRIST.vhd" "IR" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735953152254 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output Reg_16b.vhd(4) " "VHDL Signal Declaration warning at Reg_16b.vhd(4): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Reg_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Reg_16b.vhd" 4 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735953152255 "|CHRIST|Reg_16b:IR"}
{ "Warning" "WSGN_SEARCH_FILE" "adder_16b.vhd 2 1 " "Using design file adder_16b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_16b-behav " "Found design unit 1: Adder_16b-behav" {  } { { "adder_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/adder_16b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152259 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_16b " "Found entity 1: Adder_16b" {  } { { "adder_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/adder_16b.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152259 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735953152259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_16b Adder_16b:PC_add " "Elaborating entity \"Adder_16b\" for hierarchy \"Adder_16b:PC_add\"" {  } { { "CHRIST.vhd" "PC_add" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735953152260 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s adder_16b.vhd(5) " "VHDL Signal Declaration warning at adder_16b.vhd(5): used implicit default value for signal \"s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adder_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/adder_16b.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735953152260 "|CHRIST|Adder_16b:Incrementer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout adder_16b.vhd(6) " "VHDL Signal Declaration warning at adder_16b.vhd(6): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adder_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/adder_16b.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735953152260 "|CHRIST|Adder_16b:Incrementer"}
{ "Warning" "WSGN_SEARCH_FILE" "cache.vhd 2 1 " "Using design file cache.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cache-behav " "Found design unit 1: Cache-behav" {  } { { "cache.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/cache.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "cache.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/cache.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152265 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735953152265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache Cache:Cache1 " "Elaborating entity \"Cache\" for hierarchy \"Cache:Cache1\"" {  } { { "CHRIST.vhd" "Cache1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735953152266 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output cache.vhd(6) " "VHDL Signal Declaration warning at cache.vhd(6): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cache.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/cache.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735953152266 "|CHRIST|Cache:Cache1"}
{ "Warning" "WSGN_SEARCH_FILE" "mem.vhd 2 1 " "Using design file mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem-behav " "Found design unit 1: Mem-behav" {  } { { "mem.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/mem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem " "Found entity 1: Mem" {  } { { "mem.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/mem.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152271 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735953152271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem Mem:Mem1 " "Elaborating entity \"Mem\" for hierarchy \"Mem:Mem1\"" {  } { { "CHRIST.vhd" "Mem1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735953152271 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output mem.vhd(6) " "VHDL Signal Declaration warning at mem.vhd(6): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mem.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/mem.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735953152272 "|CHRIST|Mem:Mem1"}
{ "Warning" "WSGN_SEARCH_FILE" "pers.vhd 2 1 " "Using design file pers.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PERS-behav " "Found design unit 1: PERS-behav" {  } { { "pers.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/pers.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152276 ""} { "Info" "ISGN_ENTITY_NAME" "1 PERS " "Found entity 1: PERS" {  } { { "pers.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/pers.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735953152276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PERS PERS:PERS1 " "Elaborating entity \"PERS\" for hierarchy \"PERS:PERS1\"" {  } { { "CHRIST.vhd" "PERS1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735953152276 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output pers.vhd(6) " "VHDL Signal Declaration warning at pers.vhd(6): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pers.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/pers.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735953152277 "|CHRIST|PERS:PERS1"}
{ "Warning" "WSGN_SEARCH_FILE" "RF.vhd 2 1 " "Using design file RF.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behav " "Found design unit 1: RF-behav" {  } { { "RF.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/RF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152281 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/RF.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152281 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735953152281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:RF1 " "Elaborating entity \"RF\" for hierarchy \"RF:RF1\"" {  } { { "CHRIST.vhd" "RF1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735953152282 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a_out RF.vhd(5) " "VHDL Signal Declaration warning at RF.vhd(5): used implicit default value for signal \"a_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RF.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/RF.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735953152282 "|CHRIST|RF:RF1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_out RF.vhd(5) " "VHDL Signal Declaration warning at RF.vhd(5): used implicit default value for signal \"b_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RF.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/RF.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735953152283 "|CHRIST|RF:RF1"}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.vhd 2 1 " "Using design file ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behav " "Found design unit 1: ALU-behav" {  } { { "ALU.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ALU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152287 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ALU.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735953152287 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735953152287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "CHRIST.vhd" "ALU1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735953152287 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flags ALU.vhd(5) " "VHDL Signal Declaration warning at ALU.vhd(5): used implicit default value for signal \"flags\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ALU.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735953152288 "|CHRIST|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r ALU.vhd(6) " "VHDL Signal Declaration warning at ALU.vhd(6): used implicit default value for signal \"r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ALU.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735953152288 "|CHRIST|ALU:ALU1"}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "Reg_16b work Reg_3b.vhd(1) " "VHDL Primary Unit Declaration error at Reg_3b.vhd(1): primary unit \"Reg_16b\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Reg_3b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Reg_3b.vhd" 1 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1735953152297 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Reg_16b Reg_16b.vhd(1) " "HDL error at Reg_16b.vhd(1): see declaration for object \"Reg_16b\"" {  } { { "Reg_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Reg_16b.vhd" 1 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735953152297 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "400 " "Peak virtual memory: 400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735953152448 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan  3 22:12:32 2025 " "Processing ended: Fri Jan  3 22:12:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735953152448 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735953152448 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735953152448 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735953152448 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 31 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 31 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735953153146 ""}
