

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Supported ICs &mdash; Ameba IoT Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=19f00094" />
      <link rel="stylesheet" type="text/css" href="../../_static/togglebutton.css?v=13237357" />
      <link rel="stylesheet" type="text/css" href="../../_static/custom.css?v=b0e775ca" />
      <link rel="stylesheet" type="text/css" href="../../_static/tabs.css?v=a5c4661c" />
      <link rel="stylesheet" type="text/css" href="../../_static/_static/custom.css" />

  
    <link rel="shortcut icon" href="../../_static/favicon.ico"/>
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
        <script src="../../_static/toggleprompt.js?v=d7ede5d2"></script>
        <script src="https://cdn.jsdelivr.net/npm/sweetalert2@11"></script>
        <script src="../../_static/tabs.js?v=3030b3cb"></script>
        <script>let toggleHintShow = 'Click to show';</script>
        <script>let toggleHintHide = 'Click to hide';</script>
        <script>let toggleOpenOnPrint = 'true';</script>
        <script src="../../_static/togglebutton.js?v=4a39c7ea"></script>
        <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
        <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Tools" href="../0_tools/0_tools_index.html" />
    <link rel="prev" title="User Configuration" href="0_usrcfg_index.html" />
   
  
  <script type="text/javascript" src="../../_static/js/selector.js"></script>

  <style>
    .wy-nav-content {max-width: 1000px;} /* 设置最大宽度 */
  </style>

</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Ameba IoT Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../0_ameba_product/0_ameba_product_center_index.html">Products Center</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_ameba_sdk/0_ameba_sdks_index.html">Ameba SDK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_ameba_solutions/0_ameba_solutions_index.html">Ameba Solutions</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_gcc_build_environment/0_gcc_build_index.html">0.1 GCC Build Environment</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_gdb_debug/0_gdb_debug_index.html">0.2 GDB Debug</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_gcc_build_library/0_gcc_build_library_index.html">0.3 GCC Build Library</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_sdk_example/0_sdk_example_index.html">0.4 SDK Example</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_memory_layout/0_layout_index.html">0.5 Flash &amp; RAM Layout</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="0_usrcfg_index.html">0.6 User Config</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">Supported ICs</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ameba-bootcfg">ameba_bootcfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ameba-flashcfg">ameba_flashcfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ameba-boot-trustzonecfg">ameba_boot_trustzonecfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ameba-pinmapcfg">ameba_pinmapcfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ameba-sleepcfg">ameba_sleepcfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ameba-wifi-country-code-table-usrcfg">ameba_wifi_country_code_table_usrcfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ameba-wifi-power-table-usrcfg">ameba_wifi_power_table_usrcfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ameba-wificfg">ameba_wificfg</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../0_tools/0_tools_index.html">0.7 Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_at_command/0_at_command_index.html">0.8 AT Command</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_file_system/0_vfs_index.html">0.9 Virtual File System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_mpu_cache/0_mpu_cache_index.html">1.0 MPU and Cache</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_boot_process/0_boot_index.html">1.1 BOOT Process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_ota/0_ota_index.html">1.2 OTA</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_otpc/0_otpc_index.html">1.3 OTPC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_chipen/0_chipen_index.html">1.4 CHIPEN</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_ipc/0_ipc_index.html">1.5 Inter Processor Communication</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_pinmux/0_pinmux_index.html">1.6 PINMUX</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_gpio/0_gpio_index.html">1.7 GPIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_power_save/0_ps_index.html">1.9 Power Save</a></li>
<li class="toctree-l1"><a class="reference internal" href="../2_whc_wifi_bridge/0_wifi_bridge_index.html">2.1 WHC Bridge</a></li>
<li class="toctree-l1"><a class="reference internal" href="../2_whc_fullmac/0_fullmac_index.html">2.2 WHC FullMAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../2_wifi_tunnel/0_wifi_tunnel_index.html">2.3 Wi-Fi R-Mesh</a></li>
<li class="toctree-l1"><a class="reference internal" href="../2_wifi_csi/0_wifi_csi_index.html">2.5 Wi-Fi CSI</a></li>
<li class="toctree-l1"><a class="reference internal" href="../2_wifi_adaptivity_test/0_wifi_adaptivity_index.html">2.6 Wi-Fi Adaptivity Test</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_security/0_security_index.html">3.1 Security &amp; Encryption</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_trng/0_trng_index.html">3.2 True Random Number Generator</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_huk_derivation/0_huk_derivation_index_nda.html">3.3 HUK Derivation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_rdp/0_rdp_index_nda.html">3.4 RDP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_rsip/0_rsip_index_nda.html">3.5 RSIP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_secure_boot/0_secure_boot_index_nda.html">3.6 Secure Boot</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_swd_protection/0_swd_protection_index_nda.html">3.7 SWD Protection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_tfm/0_tfm_index_nda.html">3.8 Trusted Firmware-M (TF-M)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_crypto_engine/0_crypto_engine_index.html">3.9 Crypto Engine</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_ecdsa_engine/0_ecdsa_index.html">3.a ECDSA Engine</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_eddsa_engine/0_eddsa_index.html">3.b EDDSA Engine</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_rsa_engine/0_rsa_index.html">3.c RSA Engine</a></li>
<li class="toctree-l1"><a class="reference internal" href="../4_ai/0_ai_index.html">4.1 AI</a></li>
<li class="toctree-l1"><a class="reference internal" href="../4_ai_voice/0_ai_voice_index.html">4.2 AIVoice</a></li>
<li class="toctree-l1"><a class="reference internal" href="../4_multimedia/0_multimedia_index.html">4.3 Multimedia</a></li>
<li class="toctree-l1"><a class="reference internal" href="../4_dsp/0_dsp_index.html">4.4 DSP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../6_mass_production/0_mp_index.html">6.1 Mass Production</a></li>
<li class="toctree-l1"><a class="reference internal" href="../6_mp_image/0_mp_image_index.html">6.2 MP Image</a></li>
<li class="toctree-l1"><a class="reference internal" href="../6_mptools/0_mptools_index.html">6.3 MP Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7_usb/0_usb_index.html">7.1 USB Host &amp; Device</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_dmac/0_dmac_index.html">8.1 DMA Controllor</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_psram/0_psram_index.html">8.2 PSRAM</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_thermal/0_thermal_index.html">8.3 Thermal Meter</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_adc/0_adc_index.html">8.4 ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_ir/0_ir_index.html">8.5 IR</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_ledc/0_ledc_index.html">8.6 LEDC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_cap_touch/0_cap_touch_index.html">8.7 Cap-Touch</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_key_scan/0_key_scan_index.html">8.8 Key-Scan</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_rtc_io/0_rtc_io_index.html">8.9 RTC-IO</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_lcdc/0_lcdc_index.html">8.A LCDC</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Ameba IoT Docs</a>
      </nav>

      <div class="wy-nav-content">

        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="0_usrcfg_index.html">User Configuration</a></li>
      <li class="breadcrumb-item active">Supported ICs</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <span class="target" id="user-configuration"></span><!-- 下拉菜单 -->
<div style="margin: 20px 0; text-align: left;">
    <div style="display: flex; align-items: center; gap: 10px;">
        <span style="font-size: 14px;">IC: </span>
        <select class="tab-selector" style="height: 22px; padding: 2px 8px; font-size: 13px;">
            <option value="RTL8721Dx">RTL8721Dx</option>
            <option value="RTL8720E">RTL8720E</option>
            <option value="RTL8726E">RTL8726E</option>
            <option value="RTL8730E">RTL8730E</option>
        </select>
    </div>
</div>

<!-- 修复后的 JavaScript -->
<script>
document.addEventListener("DOMContentLoaded", function() {
    const selector = document.querySelector('.tab-selector');

    selector.addEventListener('change', function() {
        const targetTab = this.value;
        const tabs = document.querySelectorAll('.sphinx-tabs-tab');
        let found = false;

        tabs.forEach(tab => {
            const tabText = tab.textContent.trim();
            if (tabText === targetTab) {
                tab.click();
                window.dispatchEvent(new Event('resize')); // 触发插件更新
                found = true;
            }
        });

        if (!found) {
            console.error("未找到选项卡:", targetTab);
        }
    });
});
</script><section id="supported-ics">
<h1>Supported ICs<a class="headerlink" href="#supported-ics" title="Link to this heading"></a></h1>
<p>All ICs support user config</p>
</section>
<section id="ameba-bootcfg">
<span id="user-configuration-soc-clock-switch"></span><h1>ameba_bootcfg<a class="headerlink" href="#ameba-bootcfg" title="Link to this heading"></a></h1>
<div class="sphinx-tabs docutils container">
<div aria-label="Tabbed content" class="closeable" role="tablist"><button aria-controls="panel-0-0-0" aria-selected="true" class="sphinx-tabs-tab" id="tab-0-0-0" name="0-0" role="tab" tabindex="0">RTL8721Dx</button><button aria-controls="panel-0-0-1" aria-selected="false" class="sphinx-tabs-tab" id="tab-0-0-1" name="0-1" role="tab" tabindex="-1">RTL8726E</button><button aria-controls="panel-0-0-2" aria-selected="false" class="sphinx-tabs-tab" id="tab-0-0-2" name="0-2" role="tab" tabindex="-1">RTL8720E</button><button aria-controls="panel-0-0-3" aria-selected="false" class="sphinx-tabs-tab" id="tab-0-0-3" name="0-3" role="tab" tabindex="-1">RTL8730E</button></div><div aria-labelledby="tab-0-0-0" class="sphinx-tabs-panel" id="panel-0-0-0" name="0-0" role="tabpanel" tabindex="0"><div class="admonition-github admonition">
<p class="admonition-title">GitHub</p>
<p><a class="reference external" href="https://github.com/Ameba-AIoT/ameba-rtos/blob/master/component/soc/amebadplus/usrcfg/ameba_bootcfg.c">rtl8721dx ameba_bootcfg.c</a></p>
</div>
<p>This section introduces the boot-related configurations including SoC clock switch and boot log.
The KM4 boots at 200MHz at the BootRom Stage, and switches to a higher frequency during the Bootloader Stage.
There are some limitations when changing the SoC clock:</p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Clock</p></th>
<th class="head"><p>Cut</p></th>
<th class="head"><p>Frequency</p></th>
<th class="head"><p>Core voltage</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PLL</p></td>
<td></td>
<td><p>300MHz ~ 600MHz</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>KM0</p></td>
<td><p>A-Cut</p></td>
<td><p>≤115MHz</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>KM4</p></td>
<td><p>A-Cut</p></td>
<td><p>≤260MHz</p></td>
<td><p>0.9V</p></td>
</tr>
<tr class="row-odd"><td><p>KM4</p></td>
<td><p>A-Cut</p></td>
<td><p>≤345MHz</p></td>
<td><p>1.0V</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The maximum operating speed of Flash with Wide Range VCC 1.65V~3.6V should use the speed limit of 1.65V~2.3V power supply.</p>
</div>
<p><strong>SoC &amp; PSRAM Clock Set Flow</strong></p>
<ol class="arabic">
<li><p>Check the value of <code class="docutils literal notranslate"><span class="pre">Boot_SocClk_Info_Idx</span></code> and <code class="docutils literal notranslate"><span class="pre">SocClk_Info[]</span></code> in <code class="docutils literal notranslate"><span class="pre">\usrcfg\ameba_</span> <span class="pre">bootcfg.c</span></code>.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="c1">// For KM4, max. 345MHz under 1.0V, max. 260MHz under 0.9V</span>
<span class="c1">// For KM0, max. 115MHz under 1.0V, max. 104MHz under 0.9V</span>
<span class="c1">// PLL can be 300MHz~688.128MHz</span>
<span class="c1">// KM4_CKD range is [1, 8], KM0_CKD range is [1, 16] or USEXTAL</span>
<span class="hll"><span class="k">const</span><span class="w"> </span><span class="n">SocClk_Info_TypeDef</span><span class="w"> </span><span class="n">SocClk_Info</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
</span><span class="hll"><span class="w">   </span><span class="c1">// PLL_CLK,    Vol_Type,      KM4_CKD,    KM0_CKD,     PSRAMC_CKD</span>
</span><span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_520M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">       </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span>
</span><span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_331M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span><span class="w">       </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)},</span>
</span><span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_400M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">       </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)},</span>
</span><span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_480M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">       </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span><span class="w">  </span><span class="c1">// 48M for USB</span>
</span><span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_677P376M</span><span class="p">,</span><span class="w"> </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span>
</span><span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_688P128M</span><span class="p">,</span><span class="w"> </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span>
</span><span class="p">};</span>

<span class="cm">/**</span>
<span class="cm">* @brif SocClk_Info selection</span>
<span class="cm">* Boot_SocClk_Info_Idx is [0, sizeof(SocClk_Info)), Soc will set the SoC clock by SocClk_Info[Boot_SocClk_Info_Idx]</span>
<span class="cm">* /</span>

<span class="hll"><span class="cm">#ifdef CONFIG_USB_DEVICE_EN</span>
</span><span class="cm">u8 Boot_SocClk_Info_Idx = 3; // Make sure the PLL_CLK for USB is an integer multiple of 48MHz</span>
<span class="hll"><span class="cm">#else</span>
</span><span class="cm">u8 Boot_SocClk_Info_Idx = 0;</span>
<span class="cm">#endif</span>
</pre></div>
</div>
</li>
<li><p>Check the <code class="docutils literal notranslate"><span class="pre">BOOT_ChipInfo_ClkInfoIdx()</span></code> function in <code class="docutils literal notranslate"><span class="pre">\bootloader\bootloader_km4.c</span></code>.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="n">u32</span><span class="w"> </span><span class="nf">BOOT_ChipInfo_ClkInfoIdx</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="w">   </span><span class="cm">/* PSRAM die is wb955 which can run up to 200MHz */</span>
<span class="w">   </span><span class="cm">/* Boot_SocClk_Info_Idx is valid, use user config socclk */</span>
<span class="w">   </span><span class="k">return</span><span class="w"> </span><span class="n">Boot_SocClk_Info_Idx</span><span class="p">;</span>
<span class="p">}</span>
</pre></div>
</div>
<p>The bootloader will set the SoC clock defined by <code class="docutils literal notranslate"><span class="pre">SocClk_Info[Boot_SocClk_Info_Idx]</span></code>, and PSRAM rate will also be changed with SoC clock.</p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>PSRAM type</p></th>
<th class="head"><p>PSRAM speed</p></th>
<th class="head"><p>SocClk_Info[x]</p></th>
<th class="head"><p>Clock Info</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>No PSRAM</p></td>
<td></td>
<td><p>SocClk_Info[0]</p></td>
<td><ul class="simple">
<li><p>PLL: 520MHz</p></li>
<li><p>KM4: 260MHz</p></li>
<li><p>KM0: 86.6MHz</p></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>WB955</p></td>
<td><p>≤200MHz</p></td>
<td><p>SocClk_Info[1]</p></td>
<td><ul class="simple">
<li><p>PLL: 330MHz</p></li>
<li><p>KM4: PLL/1</p></li>
<li><p>KM0: PLL/4</p></li>
<li><p>PSRASM: PLL/2</p></li>
</ul>
</td>
</tr>
</tbody>
</table>
</li>
<li><p>Refer to one of the following methods to change the SoC clock if needed.</p>
<ul class="simple">
<li><p>Modify <code class="docutils literal notranslate"><span class="pre">SocClk_Info[0]</span></code> in <code class="docutils literal notranslate"><span class="pre">\usrcfg\ameba_bootcfg.c</span></code>..</p></li>
<li><p>Modify <code class="docutils literal notranslate"><span class="pre">Boot_SocClk_Info_Idx</span></code> to <em>[0, sizeof(SocClk_Info)]</em>, and then define your own clock info in <code class="docutils literal notranslate"><span class="pre">SocClk_Info</span> <span class="pre">[Boot_SocClk_</span> <span class="pre">Info_Idx]</span></code>.</p></li>
</ul>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Consider the limitations of the hardware and do not set the clock info illogically.</p>
</div>
<p><strong>Example</strong></p>
<p>Change <code class="docutils literal notranslate"><span class="pre">KM4_CKD</span></code> of <code class="docutils literal notranslate"><span class="pre">SocClk_Info[0]</span></code> to <code class="docutils literal notranslate"><span class="pre">CLKDIV(3)</span></code> if KM4 is wanted to run at 520MHz/3.</p>
<blockquote>
<div><div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="c1">// For KM4, max. 345MHz under 1.0V, max. 260MHz under 0.9V</span>
<span class="c1">// For KM0, max. 115MHz under 1.0V, max. 104MHz under 0.9V</span>
<span class="c1">// PLL can be 300MHz~688.128MHz</span>
<span class="c1">// KM4_CKD range is [1, 8], KM0_CKD range is [1, 16] or USEXTAL</span>
<span class="k">const</span><span class="w"> </span><span class="n">SocClk_Info_TypeDef</span><span class="w"> </span><span class="n">SocClk_Info</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="c1">// PLL_CLK,    Vol_Type,      KM4_CKD,    KM0_CKD,     PSRAMC_CKD</span>
<span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_520M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">    </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span>
</span><span class="w">   </span><span class="p">{</span><span class="n">PLL_331M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span><span class="w">    </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)},</span>
<span class="w">   </span><span class="p">{</span><span class="n">PLL_400M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">    </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)},</span>
<span class="w">   </span><span class="p">{</span><span class="n">PLL_480M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">    </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span><span class="w">  </span><span class="c1">// 48M for USB</span>
<span class="w">   </span><span class="p">{</span><span class="n">PLL_677P376M</span><span class="p">,</span><span class="w"> </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span>
<span class="w">   </span><span class="p">{</span><span class="n">PLL_688P128M</span><span class="p">,</span><span class="w"> </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span>
<span class="p">};</span>
</pre></div>
</div>
</div></blockquote>
<p>Based on the example configuration, the clock of KM4 is 173.3MHz, KM0 is 86.6MHz, PSRAM controller is 260MHz (twice the PSRAM), and core power is 0.9V.
The clocks of left modules will be set to a reasonable value by software automatically based on their maximum speeds.</p>
</li>
<li><p>Rebuild the project and download the new image again.</p></li>
</ol>
</div><div aria-labelledby="tab-0-0-1" class="sphinx-tabs-panel" hidden="true" id="panel-0-0-1" name="0-1" role="tabpanel" tabindex="0"><div class="admonition-github admonition">
<p class="admonition-title">GitHub</p>
<p><a class="reference external" href="https://github.com/Ameba-AIoT/ameba-rtos/blob/master/component/soc/amebalite/usrcfg/ameba_bootcfg.c">rtl8726e ameba_bootcfg.c</a></p>
</div>
<p>This section introduces the boot-related configurations including SoC clock switch and boot log.
The KM4  boots at 150MHz at the BootROM Stage, and switches to a higher frequency during the Bootloader Stage.
There are some limitations when changing the SoC clock:</p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Clock</p></th>
<th class="head"><p>Cut</p></th>
<th class="head"><p>Frequency</p></th>
<th class="head"><p>Core voltage</p></th>
<th class="head"><p>Note</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PLLM</p></td>
<td></td>
<td><p>330MHz ~ 660MHz</p></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>PLLD</p></td>
<td></td>
<td><p>330MHz ~ 660MHz</p></td>
<td></td>
<td><p>Can not exceed the maximum frequency of DSP clock</p></td>
</tr>
<tr class="row-even"><td><p>KM4/KR4</p></td>
<td><p>A-Cut</p></td>
<td><p>≤200MHz</p></td>
<td><p>0.9V</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>KM4/KR4</p></td>
<td><p>A-Cut</p></td>
<td><p>≤240MHz</p></td>
<td><p>1.0V</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>KM4/KR4</p></td>
<td><p>B-Cut</p></td>
<td><p>≤300MHz</p></td>
<td><p>0.9V</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>KM4/KR4</p></td>
<td><p>B-Cut</p></td>
<td><p>≤400MHz</p></td>
<td><p>1.0V</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>DSP</p></td>
<td></td>
<td><p>≤400MHz</p></td>
<td><p>0.9V</p></td>
<td><p>The same as PLLD</p></td>
</tr>
<tr class="row-odd"><td><p>DSP</p></td>
<td></td>
<td><p>≤500MHz</p></td>
<td><p>1.0V</p></td>
<td><p>The same as PLLD</p></td>
</tr>
</tbody>
</table>
<p><strong>SoC &amp; PSRAM Clock Set Flow</strong></p>
<ol class="arabic">
<li><p>(Optional) Find out the speed limit of embedded PSRAM device, if not sure.</p>
<ol class="loweralpha simple">
<li><p>Print the value of <code class="xref py py-func docutils literal notranslate"><span class="pre">ChipInfo_BDNum()</span></code> function, which will get the chip info from OTP.</p></li>
<li><p>Refer to PSRAM type in <em>Chip_Info[]</em> in <code class="docutils literal notranslate"><span class="pre">\component\soc\amebalite\lib\ram_common\ameba_chipinfo_lib.c</span></code>.</p></li>
</ol>
<p>For example, if <em>bdnumer</em> is 0x1010, the PSRAM can run under 200MHz.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="k">const</span><span class="w"> </span><span class="n">CHIPINFO_TypeDef</span><span class="w"> </span><span class="n">Chip_Info</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="c1">//subnum    pkgnum      bdnumer   psram type</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">2</span><span class="p">,</span><span class="w">       </span><span class="mi">1010</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_200</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_WB</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_SIZE_32Mb</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_PAGE128</span><span class="w">   </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">3</span><span class="p">,</span><span class="w">       </span><span class="mi">1011</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_250</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_WB</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_SIZE_256Mb</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_PAGE1024</span><span class="w"> </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN68</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">1</span><span class="p">,</span><span class="w">       </span><span class="mi">1012</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">0</span><span class="p">,</span><span class="w">       </span><span class="mi">1014</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_NotClear</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_NotClear</span><span class="w">                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN144 debug package</span>
<span class="w">   </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w">            </span><span class="mi">2</span><span class="p">,</span><span class="w">       </span><span class="mi">1015</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_200</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_WB</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_SIZE_32Mb</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_PAGE128</span><span class="w">   </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w">            </span><span class="mi">1</span><span class="p">,</span><span class="w">       </span><span class="mi">1016</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">4</span><span class="p">,</span><span class="w">       </span><span class="mi">1019</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_250</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_WB</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_SIZE_128Mb</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_PAGE2048</span><span class="w"> </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN68</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">5</span><span class="p">,</span><span class="w">       </span><span class="mi">1022</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w">            </span><span class="mi">2</span><span class="p">,</span><span class="w">       </span><span class="mi">1023</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_200</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_WB</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_SIZE_32Mb</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_PAGE128</span><span class="w">   </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w">            </span><span class="mi">1</span><span class="p">,</span><span class="w">       </span><span class="mi">1024</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w">            </span><span class="mi">5</span><span class="p">,</span><span class="w">       </span><span class="mi">1025</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">6</span><span class="p">,</span><span class="w">       </span><span class="mi">1026</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN68</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">7</span><span class="p">,</span><span class="w">       </span><span class="mi">1027</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN68</span>

<span class="w">   </span><span class="p">{</span><span class="mh">0xFF</span><span class="p">,</span><span class="w">         </span><span class="mh">0xFF</span><span class="p">,</span><span class="w">    </span><span class="mh">0xFFFF</span><span class="p">,</span><span class="w">   </span><span class="n">PSRAM_DEVICE_CLK_NotClear</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_NotClear</span><span class="w">                           </span><span class="p">},</span><span class="w"> </span><span class="c1">//debug package</span>
<span class="p">};</span>
</pre></div>
</div>
</li>
<li><p>Check the value of <em>Boot_SocClk_Info_Idx</em> and the clock info in <code class="docutils literal notranslate"><span class="pre">\component\soc\amebalite\usrcfg\ameba_bootcfg.c</span></code>.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="c1">// for kr4/km4, max 400MHz under 1.0v, max 200MHz under 0.9v</span>
<span class="c1">// for dsp, max 500MHz under 1.0v, max 400MHz under 0.9v</span>
<span class="c1">// CPUPLL(PLLM)/DSPPLL(PLLD) can be 330MHz~660MHz</span>
<span class="c1">// All CLKDIV range is [1, 16]</span>
<span class="n">SocClk_Info_TypeDef</span><span class="w"> </span><span class="n">SocClk_Info</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="cm">/* PLLM_CLK,   PLLD_CLK,       Vol_Type,               CPU_CKD,                              PSRAMC_CKD*/</span>
<span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_600M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*0.9V, PSRAM-166M 8720E QFN48*/</span>
</span><span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_600M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-166M 8720E QFN48*/</span>
</span><span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_400M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-200M*/</span>
</span><span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_480M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLD</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-250M 8726E QFN68*/</span>
</span><span class="p">};</span>

<span class="cm">/**</span>
<span class="cm">* @brif  SocClk_Info select</span>
<span class="cm">* Boot_SocClk_Info_Idx valid value is [0, 3] and 0xFF</span>
<span class="cm">* when Boot_SocClk_Info_Idx is 0xFF, set socclk by chipinfo Automatically</span>
<span class="cm">* when Boot_SocClk_Info_Idx is [0, 3], set socclk by SocClk_Info[Boot_SocClk_Info_Idx]</span>
<span class="cm">*/</span>
<span class="hll"><span class="n">u8</span><span class="w"> </span><span class="n">Boot_SocClk_Info_Idx</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0xFF</span><span class="p">;</span>
</span></pre></div>
</div>
<ul class="simple">
<li><p>If <em>Boot_SocClk_Info_Idx</em> is not 0xFF, the bootloader will set the SoC clock defined by <code class="docutils literal notranslate"><span class="pre">SocClk_Info[Boot_SocClk_Info_Idx]</span></code>.</p></li>
<li><p>If <em>Boot_SocClk_Info_Idx</em> is 0xFF (defult), the bootloader will set the SoC clock automatically according to the embedded PSRAM type.</p></li>
</ul>
<p>For example, if <em>bdnumer</em> is 0x1010, the PSRAM can run under 166MHz, and the bootloader will use <code class="docutils literal notranslate"><span class="pre">SocClk_Info[1].</span> <span class="pre">CLKDIV(3)</span> <span class="pre">|</span> <span class="pre">ISPLLM</span></code>, means the clocks KM4/KR4 equal to PLLM/3.</p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>PSRAM type</p></th>
<th class="head"><p>PSRAM speed</p></th>
<th class="head"><p>SocClk_Info[x]</p></th>
<th class="head"><p>Clock Info</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>No PSRAM</p></td>
<td></td>
<td><p>SocClk_Info[0]</p></td>
<td><ul class="simple">
<li><p>PLLM: 600MHz</p></li>
<li><p>PLLD: 500MHz</p></li>
<li><p>KM4/KR4: 200MHz</p></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>With PSRAM</p></td>
<td><p>≤166MHz</p></td>
<td><p>SocClk_Info[1]</p></td>
<td><ul class="simple">
<li><p>PLLM: 600MHz</p></li>
<li><p>PLLD: 500MHz</p></li>
<li><p>KM4/KR4: 200MHz</p></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>With PSRAM</p></td>
<td><p>≤200MHz</p></td>
<td><p>SocClk_Info[2]</p></td>
<td><ul class="simple">
<li><p>PLLM: 400MHz</p></li>
<li><p>PLLD: 500MHz</p></li>
<li><p>KM4/KR4: 200MHz</p></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>With PSRAM</p></td>
<td><p>≤250MHz</p></td>
<td><p>SocClk_Info[3]</p></td>
<td><ul class="simple">
<li><p>PLLM: 480MHz</p></li>
<li><p>PLLD: 500MHz</p></li>
<li><p>KM4/KR4: 240MHz</p></li>
</ul>
</td>
</tr>
</tbody>
</table>
</li>
<li><p>Refer to one of the following methods to change the SoC clock if needed.</p>
<ul class="simple">
<li><p>Keep the <em>Boot_SocClk_Info_Idx</em> 0xFF, and only change the clock info of <code class="docutils literal notranslate"><span class="pre">SocClk_Info[x]</span></code> to set the clocks of PLLM/PLLD and CPUs.</p></li>
<li><p>Modify the <em>Boot_SocClk_Info_Idx</em> to [0, 3], and then define your own clock info in <code class="docutils literal notranslate"><span class="pre">SocClk_Info[Boot_SocClk_Info_Idx]</span></code>.</p></li>
</ul>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Consider the limitations of the hardware and do not set the clock info illogically.</p>
</div>
<p><strong>Example</strong></p>
<p>Change <em>CPU_CKD</em> of <code class="docutils literal notranslate"><span class="pre">SocClk_Info[2]</span></code> to <em>CLKDIV(1)</em> if CPU is needed to run faster.</p>
<blockquote>
<div><div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="n">SocClk_Info_TypeDef</span><span class="w"> </span><span class="n">SocClk_Info</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="cm">/* PLLM_CLK,        PLLD_CLK,       Vol_Type,               CPU_CKD,                              PSRAMC_CKD*/</span>
<span class="w">   </span><span class="p">{</span><span class="n">PLL_600M</span><span class="p">,</span><span class="w">          </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*0.9V, PSRAM-166M 8720E QFN48*/</span>
<span class="w">   </span><span class="p">{</span><span class="n">PLL_600M</span><span class="p">,</span><span class="w">          </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-166M 8720E QFN48*/</span>
<span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_400M</span><span class="p">,</span><span class="w">          </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-200M*/</span>
</span><span class="w">   </span><span class="p">{</span><span class="n">PLL_480M</span><span class="p">,</span><span class="w">          </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLD</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-250M 8726E QFN68*/</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm">* @brif  SocClk_Info select</span>
<span class="cm">* Boot_SocClk_Info_Idx valid value is [0, 3] and 0xFF</span>
<span class="cm">* when Boot_SocClk_Info_Idx is 0xFF, set socclk by chipinfo Automatically</span>
<span class="cm">* when Boot_SocClk_Info_Idx is [0, 3], set socclk by SocClk_Info[Boot_SocClk_Info_Idx]</span>
<span class="cm">*/</span>
<span class="n">u8</span><span class="w"> </span><span class="n">Boot_SocClk_Info_Idx</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0xFF</span><span class="p">;</span>
</pre></div>
</div>
</div></blockquote>
<p>Based on the configuration, the clock of KM4/KR4 is 400MHz, PSRAM controller is 400MHz (twice the PSRAM), and core power is 1.0V.
The clocks of left modules will be set to a reasonable value by software automatically based on their maximum speeds.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The PLLD can be disabled if you do not need it work.</p>
</div>
</li>
<li><p>Re-build the project and download the new image again.</p></li>
</ol>
<p><strong>Boot_Log_En</strong></p>
<p>The bootloader log is enabled by default and can be disabled through Boot_Log_En.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cm">/**</span>
<span class="cm">* @brif  boot log enable or disable.</span>
<span class="cm">*         FALSE: disable</span>
<span class="cm">* TRUE: enable</span>
<span class="cm">*/</span>
<span class="n">u8</span><span class="w"> </span><span class="n">Boot_Log_En</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">TRUE</span><span class="p">;</span>
</pre></div>
</div>
<p><strong>Boot_Agg_En</strong></p>
<p>The <em>Boot_Agg_En</em> is used with Trace Tool to sort out boot logs from different cores. It can be enabled through Boot_Agg_En.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cm">/**</span>
<span class="cm">* @brif  Loguart AGG enable or disable</span>
<span class="cm">*         FALSE: disable</span>
<span class="cm">* TRUE: enable</span>
<span class="cm">*/</span>
<span class="n">u8</span><span class="w"> </span><span class="n">Boot_Agg_En</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">FALSE</span><span class="p">;</span>
</pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Refer to Chapter <a class="reference internal" href="../0_tools/1_trace_tool_toprst.html#trace-tool"><span class="std std-ref">Trace Tool</span></a> for more information.</p>
</div>
</div><div aria-labelledby="tab-0-0-2" class="sphinx-tabs-panel" hidden="true" id="panel-0-0-2" name="0-2" role="tabpanel" tabindex="0"><div class="admonition-github admonition">
<p class="admonition-title">GitHub</p>
<p><a class="reference external" href="https://github.com/Ameba-AIoT/ameba-rtos/blob/master/component/soc/amebalite/usrcfg/ameba_bootcfg.c">rtl8720e ameba_bootcfg.c</a></p>
</div>
<p>This section introduces the boot-related configurations including SoC clock switch and boot log.
The KM4  boots at 150MHz at the BootROM Stage, and switches to a higher frequency during the Bootloader Stage.
There are some limitations when changing the SoC clock:</p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Clock</p></th>
<th class="head"><p>Cut</p></th>
<th class="head"><p>Frequency</p></th>
<th class="head"><p>Core voltage</p></th>
<th class="head"><p>Note</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PLLM</p></td>
<td></td>
<td><p>330MHz ~ 660MHz</p></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>PLLD</p></td>
<td></td>
<td><p>330MHz ~ 660MHz</p></td>
<td></td>
<td><p>Can not exceed the maximum frequency of DSP clock</p></td>
</tr>
<tr class="row-even"><td><p>KM4/KR4</p></td>
<td><p>A-Cut</p></td>
<td><p>≤200MHz</p></td>
<td><p>0.9V</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>KM4/KR4</p></td>
<td><p>A-Cut</p></td>
<td><p>≤240MHz</p></td>
<td><p>1.0V</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>KM4/KR4</p></td>
<td><p>B-Cut</p></td>
<td><p>≤300MHz</p></td>
<td><p>0.9V</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>KM4/KR4</p></td>
<td><p>B-Cut</p></td>
<td><p>≤400MHz</p></td>
<td><p>1.0V</p></td>
<td></td>
</tr>
</tbody>
</table>
<p><strong>SoC &amp; PSRAM Clock Set Flow</strong></p>
<ol class="arabic">
<li><p>(Optional) Find out the speed limit of embedded PSRAM device, if not sure.</p>
<ol class="loweralpha simple">
<li><p>Print the value of <code class="xref py py-func docutils literal notranslate"><span class="pre">ChipInfo_BDNum()</span></code> function, which will get the chip info from OTP.</p></li>
<li><p>Refer to PSRAM type in <em>Chip_Info[]</em> in <code class="docutils literal notranslate"><span class="pre">\component\soc\amebalite\lib\ram_common\ameba_chipinfo_lib.c</span></code>.</p></li>
</ol>
<p>For example, if <em>bdnumer</em> is 0x1010, the PSRAM can run under 200MHz.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="k">const</span><span class="w"> </span><span class="n">CHIPINFO_TypeDef</span><span class="w"> </span><span class="n">Chip_Info</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="c1">//subnum    pkgnum      bdnumer   psram type</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">2</span><span class="p">,</span><span class="w">       </span><span class="mi">1010</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_200</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_WB</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_SIZE_32Mb</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_PAGE128</span><span class="w">   </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">3</span><span class="p">,</span><span class="w">       </span><span class="mi">1011</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_250</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_WB</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_SIZE_256Mb</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_PAGE1024</span><span class="w"> </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN68</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">1</span><span class="p">,</span><span class="w">       </span><span class="mi">1012</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">0</span><span class="p">,</span><span class="w">       </span><span class="mi">1014</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_NotClear</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_NotClear</span><span class="w">                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN144 debug package</span>
<span class="w">   </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w">            </span><span class="mi">2</span><span class="p">,</span><span class="w">       </span><span class="mi">1015</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_200</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_WB</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_SIZE_32Mb</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_PAGE128</span><span class="w">   </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w">            </span><span class="mi">1</span><span class="p">,</span><span class="w">       </span><span class="mi">1016</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">4</span><span class="p">,</span><span class="w">       </span><span class="mi">1019</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_250</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_WB</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_SIZE_128Mb</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_PAGE2048</span><span class="w"> </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN68</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">5</span><span class="p">,</span><span class="w">       </span><span class="mi">1022</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w">            </span><span class="mi">2</span><span class="p">,</span><span class="w">       </span><span class="mi">1023</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_200</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_WB</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_SIZE_32Mb</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_PAGE128</span><span class="w">   </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w">            </span><span class="mi">1</span><span class="p">,</span><span class="w">       </span><span class="mi">1024</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w">            </span><span class="mi">5</span><span class="p">,</span><span class="w">       </span><span class="mi">1025</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">6</span><span class="p">,</span><span class="w">       </span><span class="mi">1026</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN68</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">7</span><span class="p">,</span><span class="w">       </span><span class="mi">1027</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN68</span>

<span class="w">   </span><span class="p">{</span><span class="mh">0xFF</span><span class="p">,</span><span class="w">         </span><span class="mh">0xFF</span><span class="p">,</span><span class="w">    </span><span class="mh">0xFFFF</span><span class="p">,</span><span class="w">   </span><span class="n">PSRAM_DEVICE_CLK_NotClear</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_NotClear</span><span class="w">                           </span><span class="p">},</span><span class="w"> </span><span class="c1">//debug package</span>
<span class="p">};</span>
</pre></div>
</div>
</li>
<li><p>Check the value of <em>Boot_SocClk_Info_Idx</em> and the clock info in <code class="docutils literal notranslate"><span class="pre">\component\soc\amebalite\usrcfg\ameba_bootcfg.c</span></code>.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="c1">// for kr4/km4, max 400MHz under 1.0v, max 200MHz under 0.9v</span>
<span class="c1">// for dsp, max 500MHz under 1.0v, max 400MHz under 0.9v</span>
<span class="c1">// CPUPLL(PLLM)/DSPPLL(PLLD) can be 330MHz~660MHz</span>
<span class="c1">// All CLKDIV range is [1, 16]</span>
<span class="n">SocClk_Info_TypeDef</span><span class="w"> </span><span class="n">SocClk_Info</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="cm">/* PLLM_CLK,   PLLD_CLK,       Vol_Type,               CPU_CKD,                              PSRAMC_CKD*/</span>
<span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_600M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*0.9V, PSRAM-166M 8720E QFN48*/</span>
</span><span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_600M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-166M 8720E QFN48*/</span>
</span><span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_400M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-200M*/</span>
</span><span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_480M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLD</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-250M 8726E QFN68*/</span>
</span><span class="p">};</span>

<span class="cm">/**</span>
<span class="cm">* @brif  SocClk_Info select</span>
<span class="cm">* Boot_SocClk_Info_Idx valid value is [0, 3] and 0xFF</span>
<span class="cm">* when Boot_SocClk_Info_Idx is 0xFF, set socclk by chipinfo Automatically</span>
<span class="cm">* when Boot_SocClk_Info_Idx is [0, 3], set socclk by SocClk_Info[Boot_SocClk_Info_Idx]</span>
<span class="cm">*/</span>
<span class="hll"><span class="n">u8</span><span class="w"> </span><span class="n">Boot_SocClk_Info_Idx</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0xFF</span><span class="p">;</span>
</span></pre></div>
</div>
<ul class="simple">
<li><p>If <em>Boot_SocClk_Info_Idx</em> is not 0xFF, the bootloader will set the SoC clock defined by <code class="docutils literal notranslate"><span class="pre">SocClk_Info[Boot_SocClk_Info_Idx]</span></code>.</p></li>
<li><p>If <em>Boot_SocClk_Info_Idx</em> is 0xFF (defult), the bootloader will set the SoC clock automatically according to the embedded PSRAM type.</p></li>
</ul>
<p>For example, if <em>bdnumer</em> is 0x1010, the PSRAM can run under 166MHz, and the bootloader will use <code class="docutils literal notranslate"><span class="pre">SocClk_Info[1].</span> <span class="pre">CLKDIV(3)</span> <span class="pre">|</span> <span class="pre">ISPLLM</span></code>, means the clocks KM4/KR4 equal to PLLM/3.</p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>PSRAM type</p></th>
<th class="head"><p>PSRAM speed</p></th>
<th class="head"><p>SocClk_Info[x]</p></th>
<th class="head"><p>Clock Info</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>No PSRAM</p></td>
<td></td>
<td><p>SocClk_Info[0]</p></td>
<td><ul class="simple">
<li><p>PLLM: 600MHz</p></li>
<li><p>PLLD: 500MHz</p></li>
<li><p>KM4/KR4: 200MHz</p></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>With PSRAM</p></td>
<td><p>≤166MHz</p></td>
<td><p>SocClk_Info[1]</p></td>
<td><ul class="simple">
<li><p>PLLM: 600MHz</p></li>
<li><p>PLLD: 500MHz</p></li>
<li><p>KM4/KR4: 200MHz</p></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>With PSRAM</p></td>
<td><p>≤200MHz</p></td>
<td><p>SocClk_Info[2]</p></td>
<td><ul class="simple">
<li><p>PLLM: 400MHz</p></li>
<li><p>PLLD: 500MHz</p></li>
<li><p>KM4/KR4: 200MHz</p></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>With PSRAM</p></td>
<td><p>≤250MHz</p></td>
<td><p>SocClk_Info[3]</p></td>
<td><ul class="simple">
<li><p>PLLM: 480MHz</p></li>
<li><p>PLLD: 500MHz</p></li>
<li><p>KM4/KR4: 240MHz</p></li>
</ul>
</td>
</tr>
</tbody>
</table>
</li>
<li><p>Refer to one of the following methods to change the SoC clock if needed.</p>
<ul class="simple">
<li><p>Keep the <em>Boot_SocClk_Info_Idx</em> 0xFF, and only change the clock info of <code class="docutils literal notranslate"><span class="pre">SocClk_Info[x]</span></code> to set the clocks of PLLM/PLLD and CPUs.</p></li>
<li><p>Modify the <em>Boot_SocClk_Info_Idx</em> to [0, 3], and then define your own clock info in <code class="docutils literal notranslate"><span class="pre">SocClk_Info[Boot_SocClk_Info_Idx]</span></code>.</p></li>
</ul>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Consider the limitations of the hardware and do not set the clock info illogically.</p>
</div>
<p><strong>Example</strong></p>
<p>Change <em>CPU_CKD</em> of <code class="docutils literal notranslate"><span class="pre">SocClk_Info[2]</span></code> to <em>CLKDIV(1)</em> if CPU is needed to run faster.</p>
<blockquote>
<div><div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="n">SocClk_Info_TypeDef</span><span class="w"> </span><span class="n">SocClk_Info</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="cm">/* PLLM_CLK,        PLLD_CLK,       Vol_Type,               CPU_CKD,                              PSRAMC_CKD*/</span>
<span class="w">   </span><span class="p">{</span><span class="n">PLL_600M</span><span class="p">,</span><span class="w">          </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*0.9V, PSRAM-166M 8720E QFN48*/</span>
<span class="w">   </span><span class="p">{</span><span class="n">PLL_600M</span><span class="p">,</span><span class="w">          </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-166M 8720E QFN48*/</span>
<span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_400M</span><span class="p">,</span><span class="w">          </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-200M*/</span>
</span><span class="w">   </span><span class="p">{</span><span class="n">PLL_480M</span><span class="p">,</span><span class="w">          </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLD</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-250M 8726E QFN68*/</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm">* @brif  SocClk_Info select</span>
<span class="cm">* Boot_SocClk_Info_Idx valid value is [0, 3] and 0xFF</span>
<span class="cm">* when Boot_SocClk_Info_Idx is 0xFF, set socclk by chipinfo Automatically</span>
<span class="cm">* when Boot_SocClk_Info_Idx is [0, 3], set socclk by SocClk_Info[Boot_SocClk_Info_Idx]</span>
<span class="cm">*/</span>
<span class="n">u8</span><span class="w"> </span><span class="n">Boot_SocClk_Info_Idx</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0xFF</span><span class="p">;</span>
</pre></div>
</div>
</div></blockquote>
<p>Based on the configuration, the clock of KM4/KR4 is 400MHz, PSRAM controller is 400MHz (twice the PSRAM), and core power is 1.0V.
The clocks of left modules will be set to a reasonable value by software automatically based on their maximum speeds.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The PLLD can be disabled if you do not need it work.</p>
</div>
</li>
<li><p>Re-build the project and download the new image again.</p></li>
</ol>
<p><strong>Boot_Log_En</strong></p>
<p>The bootloader log is enabled by default and can be disabled through Boot_Log_En.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cm">/**</span>
<span class="cm">* @brif  boot log enable or disable.</span>
<span class="cm">*         FALSE: disable</span>
<span class="cm">* TRUE: enable</span>

<span class="cm">*/</span>
<span class="n">u8</span><span class="w"> </span><span class="n">Boot_Log_En</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">TRUE</span><span class="p">;</span>
</pre></div>
</div>
<p><strong>Boot_Agg_En</strong></p>
<p>The <em>Boot_Agg_En</em> is used with Trace Tool to sort out boot logs from different cores. It can be enabled through Boot_Agg_En.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cm">/**</span>
<span class="cm">* @brif  Loguart AGG enable or disable</span>
<span class="cm">*         FALSE: disable</span>
<span class="cm">* TRUE: enable</span>

<span class="cm">*/</span>
<span class="n">u8</span><span class="w"> </span><span class="n">Boot_Agg_En</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">FALSE</span><span class="p">;</span>
</pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Refer to Chapter <a class="reference internal" href="../0_tools/1_trace_tool_toprst.html#trace-tool"><span class="std std-ref">Trace Tool</span></a> for more information.</p>
</div>
</div><div aria-labelledby="tab-0-0-3" class="sphinx-tabs-panel" hidden="true" id="panel-0-0-3" name="0-3" role="tabpanel" tabindex="0"><div class="admonition-github admonition">
<p class="admonition-title">GitHub</p>
<p><a class="reference external" href="https://github.com/Ameba-AIoT/ameba-rtos/blob/master/component/soc/amebasmart/usrcfg/ameba_bootcfg.c">rtl8730e ameba_bootcfg.c</a></p>
</div>
<p>This section introduces the boot-related configurations including SoC clock switch and boot log.
The KM4 boots at 200MHz at the BootRom Stage, and switches to a higher frequency during the Bootloader Stage.
There are some limitations when changing the SoC clock:</p>
<p><strong>TBD</strong></p>
</div></div>
</section>
<section id="ameba-flashcfg">
<h1>ameba_flashcfg<a class="headerlink" href="#ameba-flashcfg" title="Link to this heading"></a></h1>
<div class="sphinx-tabs docutils container">
<div aria-label="Tabbed content" class="closeable" role="tablist"><button aria-controls="panel-1-1-0" aria-selected="true" class="sphinx-tabs-tab" id="tab-1-1-0" name="1-0" role="tab" tabindex="0">RTL8721Dx</button><button aria-controls="panel-1-1-1" aria-selected="false" class="sphinx-tabs-tab" id="tab-1-1-1" name="1-1" role="tab" tabindex="-1">RTL8726E</button><button aria-controls="panel-1-1-2" aria-selected="false" class="sphinx-tabs-tab" id="tab-1-1-2" name="1-2" role="tab" tabindex="-1">RTL8720E</button><button aria-controls="panel-1-1-3" aria-selected="false" class="sphinx-tabs-tab" id="tab-1-1-3" name="1-3" role="tab" tabindex="-1">RTL8730E</button></div><div aria-labelledby="tab-1-1-0" class="sphinx-tabs-panel" id="panel-1-1-0" name="1-0" role="tabpanel" tabindex="0"><div class="admonition-github admonition">
<p class="admonition-title">GitHub</p>
<p><a class="reference external" href="https://github.com/Ameba-AIoT/ameba-rtos/blob/master/component/soc/amebadplus/usrcfg/ameba_flashcfg.c">rtl8721dx ameba_flashcfg.c</a></p>
</div>
<p><strong>Flash_Speed</strong></p>
<p>Flash runs half as fast as the SPI Flash controller.
By default, the speed of the SPI Flash controller is divided by the PLL, and the speed of the SPI Flash controller shall be less than <code class="docutils literal notranslate"><span class="pre">SPIC_CLK_LIMIT</span></code> (208MHz).
If the Flash needs to run slower, change the value of <code class="docutils literal notranslate"><span class="pre">Flash_Speed</span></code> (SPIC0) or <code class="docutils literal notranslate"><span class="pre">Data_Flash_Speed</span></code> (SPIC1).</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="k">const</span><span class="w"> </span><span class="n">u16</span><span class="w"> </span><span class="n">Flash_Speed</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
<span class="k">const</span><span class="w"> </span><span class="n">u16</span><span class="w"> </span><span class="n">Data_Flash_Speed</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
</pre></div>
</div>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Value of Flash_Speed</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Flash baudrate</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLKDIV(10)</p></td>
<td><p>Flash baudrate will be 1/10 of PLL</p></td>
<td><p>PLL/20</p></td>
</tr>
<tr class="row-odd"><td><p>CLKDIV(9)</p></td>
<td><p>Flash baudrate will be 1/9 of PLL</p></td>
<td><p>PLL/18</p></td>
</tr>
<tr class="row-even"><td><p>CLKDIV(8)</p></td>
<td><p>Flash baudrate will be 1/8 of PLL</p></td>
<td><p>PLL/16</p></td>
</tr>
<tr class="row-odd"><td><p>CLKDIV(7)</p></td>
<td><p>Flash baudrate will be 1/7 of PLL</p></td>
<td><p>PLL/14</p></td>
</tr>
<tr class="row-even"><td><p>CLKDIV(6)</p></td>
<td><p>Flash baudrate will be 1/6 of PLL</p></td>
<td><p>PLL/12</p></td>
</tr>
<tr class="row-odd"><td><p>CLKDIV(5)</p></td>
<td><p>Flash baudrate will be 1/5 of PLL</p></td>
<td><p>PLL/10</p></td>
</tr>
<tr class="row-even"><td><p>CLKDIV(4)</p></td>
<td><p>Flash baudrate will be 1/4 of PLL</p></td>
<td><p>PLL/8</p></td>
</tr>
<tr class="row-odd"><td><p>CLKDIV(3)</p></td>
<td><p>Flash baudrate will be 1/3 of PLL</p></td>
<td><p>PLL/6</p></td>
</tr>
<tr class="row-even"><td><p>CLKDIV(2)</p></td>
<td><p>Flash baudrate will be 1/2 of PLL</p></td>
<td><p>PLL/4</p></td>
</tr>
</tbody>
</table>
<p><strong>Flash_ReadMode</strong></p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Value of Flash_ReadMode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0xFFFF</p></td>
<td><p>Address &amp; Data 4-bit mode</p></td>
</tr>
<tr class="row-odd"><td><p>0x7FFF</p></td>
<td><p>Just data 4-bit mode</p></td>
</tr>
<tr class="row-even"><td><p>0x3FFF</p></td>
<td><p>Address &amp; Data 2-bit mode</p></td>
</tr>
<tr class="row-odd"><td><p>0x1FFF</p></td>
<td><p>Just data 2-bit mode</p></td>
</tr>
<tr class="row-even"><td><p>0x0FFF</p></td>
<td><p>1-bit mode</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If the configured read mode is not supported, other modes would be searched until finding out the appropriate mode.</p>
</div>
<p><strong>Flash_Layout</strong></p>
<p>The default Flash layout in the SDK are illustrated in Chapter <a class="reference internal" href="../0_memory_layout/1_flash_layout_toprst.html#flash-layout"><span class="std std-ref">Flash Layout</span></a>. If you want to modify the Flash layout, refer to Section <a class="reference internal" href="../0_memory_layout/1_flash_layout_toprst.html#how-to-modify-flash-layout"><span class="std std-ref">Flash Layout Modification Guide</span></a>.</p>
<p><strong>Flash Protect Enable</strong></p>
<p>For more information about this function, refer to Section <a class="reference internal" href="../0_memory_layout/1_flash_layout_toprst.html#flash-protect-enable"><span class="std std-ref">Flash Protection Mechanism</span></a> .</p>
<p><strong>Flash Pinmap</strong></p>
<p>For more information about pinmap configuration, refer to User Manual (Chapter I/O Control).</p>
</div><div aria-labelledby="tab-1-1-1" class="sphinx-tabs-panel" hidden="true" id="panel-1-1-1" name="1-1" role="tabpanel" tabindex="0"><div class="admonition-github admonition">
<p class="admonition-title">GitHub</p>
<p><a class="reference external" href="https://github.com/Ameba-AIoT/ameba-rtos/blob/master/component/soc/amebalite/usrcfg/ameba_flashcfg.c">rtl8726e ameba_flashcfg.c</a></p>
</div>
<p>This section introduces the Flash-related configurations including speed, read mode, layout and protect mode.</p>
<p><strong>Flash_Speed</strong></p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Value of Flash_Speed</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Flash baudrate</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0xFFFF</p></td>
<td><p>Flash baudrate will be 1/20 of PLLM</p></td>
<td><p>PLLM/20</p></td>
</tr>
<tr class="row-odd"><td><p>0x7FFF</p></td>
<td><p>Flash baudrate will be 1/18 of np core clock</p></td>
<td><p>PLLM/18</p></td>
</tr>
<tr class="row-even"><td><p>0x3FFF</p></td>
<td><p>Flash baudrate will be 1/16 of np core clock</p></td>
<td><p>PLLM/16</p></td>
</tr>
<tr class="row-odd"><td><p>0x1FFF</p></td>
<td><p>Flash baudrate will be 1/14 of np core clock</p></td>
<td><p>PLLM/14</p></td>
</tr>
<tr class="row-even"><td><p>0xFFF</p></td>
<td><p>Flash baudrate will be 1/12 of np core clock</p></td>
<td><p>PLLM/12</p></td>
</tr>
<tr class="row-odd"><td><p>0x7FF</p></td>
<td><p>Flash baudrate will be 1/10 of np core clock</p></td>
<td><p>PLLM/10</p></td>
</tr>
<tr class="row-even"><td><p>0x3FF</p></td>
<td><p>Flash baudrate will be 1/8 of np core clock</p></td>
<td><p>PLLM/8</p></td>
</tr>
<tr class="row-odd"><td><p>0x1FF</p></td>
<td><p>Flash baudrate will be 1/6 of np core clock</p></td>
<td><p>PLLM/6</p></td>
</tr>
<tr class="row-even"><td><p>0xFF</p></td>
<td><p>Flash baudrate will be 1/4 of np core clock</p></td>
<td><p>PLLM/4</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<ul class="simple">
<li><p>Refer to <a class="reference internal" href="#user-configuration-soc-clock-switch"><span class="std std-ref">ameba_bootcfg</span></a> for details about PLLM.</p></li>
<li><p>The maximum clock of Flash is 120MHz. The initial flow will check whether the configured speed is higher than the maximun one or not.</p></li>
<li><p>Other value is not supported.</p></li>
</ul>
</div>
<p><strong>Flash_ReadMode</strong></p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Value of Flash_ReadMode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0xFFFF</p></td>
<td><p>Address &amp; Data 4-bit mode</p></td>
</tr>
<tr class="row-odd"><td><p>0x7FFF</p></td>
<td><p>Just data 4-bit mode</p></td>
</tr>
<tr class="row-even"><td><p>0x3FFF</p></td>
<td><p>Address &amp; Data 2-bit mode</p></td>
</tr>
<tr class="row-odd"><td><p>0x1FFF</p></td>
<td><p>Just data 2-bit mode</p></td>
</tr>
<tr class="row-even"><td><p>0x0FFF</p></td>
<td><p>1-bit mode</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If the configured read mode is not supported, other modes would be searched until finding out the appropriate mode.</p>
</div>
<p><strong>Flash_Layout</strong></p>
<p>The default Flash layout in the SDK are illustrated in Chapter <a class="reference internal" href="../0_memory_layout/1_flash_layout_toprst.html#flash-layout"><span class="std std-ref">Flash Layout</span></a>. If you want to modify the Flash layout, refer to Section <a class="reference internal" href="../0_memory_layout/1_flash_layout_toprst.html#how-to-modify-flash-layout"><span class="std std-ref">Flash Layout Modification Guide</span></a>.</p>
<p><strong>Flash Protect Enable</strong></p>
<p>For more information about this function, refer to Section <a class="reference internal" href="../0_memory_layout/1_flash_layout_toprst.html#flash-protect-enable"><span class="std std-ref">Flash Protection Mechanism</span></a> .</p>
<p><strong>Flash Pinmap</strong></p>
<p>For more information about pinmap configuration, refer to User Manual (Chapter I/O Control).</p>
</div><div aria-labelledby="tab-1-1-2" class="sphinx-tabs-panel" hidden="true" id="panel-1-1-2" name="1-2" role="tabpanel" tabindex="0"><div class="admonition-github admonition">
<p class="admonition-title">GitHub</p>
<p><a class="reference external" href="https://github.com/Ameba-AIoT/ameba-rtos/blob/master/component/soc/amebalite/usrcfg/ameba_flashcfg.c">rtl8720e ameba_flashcfg.c</a></p>
</div>
<p>This section introduces the Flash-related configurations including speed, read mode, layout and protect mode.</p>
<p><strong>Flash_Speed</strong></p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Value of Flash_Speed</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Flash baudrate</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0xFFFF</p></td>
<td><p>Flash baudrate will be 1/20 of PLLM</p></td>
<td><p>PLLM/20</p></td>
</tr>
<tr class="row-odd"><td><p>0x7FFF</p></td>
<td><p>Flash baudrate will be 1/18 of np core clock</p></td>
<td><p>PLLM/18</p></td>
</tr>
<tr class="row-even"><td><p>0x3FFF</p></td>
<td><p>Flash baudrate will be 1/16 of np core clock</p></td>
<td><p>PLLM/16</p></td>
</tr>
<tr class="row-odd"><td><p>0x1FFF</p></td>
<td><p>Flash baudrate will be 1/14 of np core clock</p></td>
<td><p>PLLM/14</p></td>
</tr>
<tr class="row-even"><td><p>0xFFF</p></td>
<td><p>Flash baudrate will be 1/12 of np core clock</p></td>
<td><p>PLLM/12</p></td>
</tr>
<tr class="row-odd"><td><p>0x7FF</p></td>
<td><p>Flash baudrate will be 1/10 of np core clock</p></td>
<td><p>PLLM/10</p></td>
</tr>
<tr class="row-even"><td><p>0x3FF</p></td>
<td><p>Flash baudrate will be 1/8 of np core clock</p></td>
<td><p>PLLM/8</p></td>
</tr>
<tr class="row-odd"><td><p>0x1FF</p></td>
<td><p>Flash baudrate will be 1/6 of np core clock</p></td>
<td><p>PLLM/6</p></td>
</tr>
<tr class="row-even"><td><p>0xFF</p></td>
<td><p>Flash baudrate will be 1/4 of np core clock</p></td>
<td><p>PLLM/4</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<ul class="simple">
<li><p>Refer to <a class="reference internal" href="#user-configuration-soc-clock-switch"><span class="std std-ref">ameba_bootcfg</span></a> for details about PLLM.</p></li>
<li><p>The maximum clock of Flash is 120MHz. The initial flow will check whether the configured speed is higher than the maximun one or not.</p></li>
<li><p>Other value is not supported.</p></li>
</ul>
</div>
<p><strong>Flash_ReadMode</strong></p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Value of Flash_ReadMode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0xFFFF</p></td>
<td><p>Address &amp; Data 4-bit mode</p></td>
</tr>
<tr class="row-odd"><td><p>0x7FFF</p></td>
<td><p>Just data 4-bit mode</p></td>
</tr>
<tr class="row-even"><td><p>0x3FFF</p></td>
<td><p>Address &amp; Data 2-bit mode</p></td>
</tr>
<tr class="row-odd"><td><p>0x1FFF</p></td>
<td><p>Just data 2-bit mode</p></td>
</tr>
<tr class="row-even"><td><p>0x0FFF</p></td>
<td><p>1-bit mode</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If the configured read mode is not supported, other modes would be searched until finding out the appropriate mode.</p>
</div>
<p><strong>Flash_Layout</strong></p>
<p>The default Flash layout in the SDK are illustrated in Chapter <a class="reference internal" href="../0_memory_layout/1_flash_layout_toprst.html#flash-layout"><span class="std std-ref">Flash Layout</span></a>. If you want to modify the Flash layout, refer to Section <a class="reference internal" href="../0_memory_layout/1_flash_layout_toprst.html#how-to-modify-flash-layout"><span class="std std-ref">Flash Layout Modification Guide</span></a>.</p>
<p><strong>Flash Protect Enable</strong></p>
<p>For more information about this function, refer to Section <a class="reference internal" href="../0_memory_layout/1_flash_layout_toprst.html#flash-protect-enable"><span class="std std-ref">Flash Protection Mechanism</span></a> .</p>
<p><strong>Flash Pinmap</strong></p>
<p>For more information about pinmap configuration, refer to User Manual (Chapter I/O Control).</p>
</div><div aria-labelledby="tab-1-1-3" class="sphinx-tabs-panel" hidden="true" id="panel-1-1-3" name="1-3" role="tabpanel" tabindex="0"><div class="admonition-github admonition">
<p class="admonition-title">GitHub</p>
<p><a class="reference external" href="https://github.com/Ameba-AIoT/ameba-rtos/blob/master/component/soc/amebasmart/usrcfg/ameba_flashcfg.c">rtl8730e ameba_flashcfg.c</a></p>
</div>
<p><strong>Flash_Speed</strong></p>
<p>Flash runs half as fast as the SPI Flash controller.</p>
<p><strong>TBD</strong></p>
<p><strong>Flash_ReadMode</strong></p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Value of Flash_ReadMode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0xFFFF</p></td>
<td><p>Address &amp; Data 4-bit mode</p></td>
</tr>
<tr class="row-odd"><td><p>0x7FFF</p></td>
<td><p>Just data 4-bit mode</p></td>
</tr>
<tr class="row-even"><td><p>0x3FFF</p></td>
<td><p>Address &amp; Data 2-bit mode</p></td>
</tr>
<tr class="row-odd"><td><p>0x1FFF</p></td>
<td><p>Just data 2-bit mode</p></td>
</tr>
<tr class="row-even"><td><p>0x0FFF</p></td>
<td><p>1-bit mode</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If the configured read mode is not supported, other modes would be searched until finding out the appropriate mode.</p>
</div>
<p><strong>Flash_Layout</strong></p>
<p>The default Flash layout in the SDK are illustrated in Chapter <a class="reference internal" href="../0_memory_layout/1_flash_layout_toprst.html#flash-layout"><span class="std std-ref">Flash Layout</span></a>. If you want to modify the Flash layout, refer to Section <a class="reference internal" href="../0_memory_layout/1_flash_layout_toprst.html#how-to-modify-flash-layout"><span class="std std-ref">Flash Layout Modification Guide</span></a>.</p>
<p><strong>Flash Protect Enable</strong></p>
<p>For more information about this function, refer to Section <a class="reference internal" href="../0_memory_layout/1_flash_layout_toprst.html#flash-protect-enable"><span class="std std-ref">Flash Protection Mechanism</span></a> .</p>
<p><strong>Flash Pinmap</strong></p>
<p>For more information about pinmap configuration, refer to User Manual (Chapter I/O Control).</p>
</div></div>
</section>
<section id="ameba-boot-trustzonecfg">
<h1>ameba_boot_trustzonecfg<a class="headerlink" href="#ameba-boot-trustzonecfg" title="Link to this heading"></a></h1>
<p><strong>TBD</strong></p>
</section>
<section id="ameba-pinmapcfg">
<h1>ameba_pinmapcfg<a class="headerlink" href="#ameba-pinmapcfg" title="Link to this heading"></a></h1>
<p><strong>TBD</strong></p>
</section>
<section id="ameba-sleepcfg">
<h1>ameba_sleepcfg<a class="headerlink" href="#ameba-sleepcfg" title="Link to this heading"></a></h1>
<div class="sphinx-tabs docutils container">
<div aria-label="Tabbed content" class="closeable" role="tablist"><button aria-controls="panel-2-2-0" aria-selected="true" class="sphinx-tabs-tab" id="tab-2-2-0" name="2-0" role="tab" tabindex="0">RTL8721Dx</button><button aria-controls="panel-2-2-1" aria-selected="false" class="sphinx-tabs-tab" id="tab-2-2-1" name="2-1" role="tab" tabindex="-1">RTL8726E</button><button aria-controls="panel-2-2-2" aria-selected="false" class="sphinx-tabs-tab" id="tab-2-2-2" name="2-2" role="tab" tabindex="-1">RTL8720E</button><button aria-controls="panel-2-2-3" aria-selected="false" class="sphinx-tabs-tab" id="tab-2-2-3" name="2-3" role="tab" tabindex="-1">RTL8730E</button></div><div aria-labelledby="tab-2-2-0" class="sphinx-tabs-panel" id="panel-2-2-0" name="2-0" role="tabpanel" tabindex="0"><div class="admonition-github admonition">
<p class="admonition-title">GitHub</p>
<p><a class="reference external" href="https://github.com/Ameba-AIoT/ameba-rtos/blob/master/component/soc/amebadplus/usrcfg/ameba_sleepcfg.c">rtl8721dx ameba_sleepcfg.c</a></p>
</div>
<p><strong>Wakeup Mask Setup</strong></p>
<p>For sleep mode, only one CPU is required to wake up to execute the program in some situations. The wakeup mask module is designed to implement this function.
By setting a wakeup mask, you can choose to wake up only one CPU core. If KM4 is chosen, KM0 will be waked up first and then KM0 will resume KM4.</p>
<p>Users can set the wakeup attribute in <code class="docutils literal notranslate"><span class="pre">sleep_wevent_config[]</span></code> in <code class="file docutils literal notranslate"><span class="pre">ameba_sleepcfg.c</span></code> to choose which CPU you want to wake up.
The wakeup attribute of each wakeup source can be set to <strong>WAKEUP_KM4</strong> or <strong>WAKEUP_KM0</strong> or <strong>WAKEUP_NULL</strong>,
respectively indicating that this wakeup source is only to wake up KM4, or wake up KM0, or not used as a wakeup source.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cm">/* Wakeup entry can be set to WAKEUP_NULL/WAKEUP_KM4/WAKEUP_KM0 */</span>
<span class="n">WakeEvent_TypeDef</span><span class="w"> </span><span class="n">sleep_wevent_config</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="c1">//   Module              Wakeup</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_SDIO</span><span class="p">,</span><span class="w">          </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_AON_WAKEPIN</span><span class="p">,</span><span class="w">      </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_AON_TIM</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Keyscan</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_PWR_DOWN</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_BOR</span><span class="p">,</span><span class="w">          </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_ADC</span><span class="p">,</span><span class="w">          </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_RTC</span><span class="p">,</span><span class="w">          </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_CTOUCH</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_I2C1</span><span class="p">,</span><span class="w">          </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_I2C0</span><span class="p">,</span><span class="w">          </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_GPIOB</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_GPIOA</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART_LOG</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART2_BT</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART1</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART0</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_pmc_timer1</span><span class="p">,</span><span class="w">      </span><span class="n">WAKEUP_KM0</span><span class="p">},</span><span class="w">  </span><span class="cm">/* Internal use, do not change it*/</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_pmc_timer0</span><span class="p">,</span><span class="w">      </span><span class="n">WAKEUP_KM4</span><span class="p">},</span><span class="w">  </span><span class="cm">/* Internal use, do not change it*/</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer7</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer6</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer5</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer4</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_IPC_KM4</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_KM4</span><span class="p">},</span><span class="w">  </span><span class="cm">/* IPC can only wake up KM4, do not change it*/</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_BT_WAKE_HOST</span><span class="p">,</span><span class="w">      </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_KM4_WAKE_IRQ</span><span class="p">,</span><span class="w">      </span><span class="n">WAKEUP_KM0</span><span class="p">},</span><span class="w">  </span><span class="cm">/* Internal use, do not change it*/</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_WIFI_FTSR_MAILBOX</span><span class="p">,</span><span class="w">  </span><span class="n">WAKEUP_KM0</span><span class="p">},</span><span class="w">  </span><span class="cm">/* Wi-Fi wakeup, do not change it*/</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_WIFI_FISR_FESR_IRQ</span><span class="p">,</span><span class="w">  </span><span class="n">WAKEUP_KM0</span><span class="p">},</span><span class="w">  </span><span class="cm">/* Wi-Fi wakeup, do not change it*/</span>
<span class="w">   </span><span class="p">{</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span><span class="w">          </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="p">};</span>
</pre></div>
</div>
<p><strong>AON Wakepin Configuration</strong></p>
<p>AON wakepin is one of the peripherals that can be set as a wakeup source.
SoC has two AON wakepins (<code class="docutils literal notranslate"><span class="pre">PB30</span></code> and <code class="docutils literal notranslate"><span class="pre">PB31</span></code>), which can be configured in <code class="docutils literal notranslate"><span class="pre">sleep_wakepin_config[]</span></code> in <code class="file docutils literal notranslate"><span class="pre">ameba_sleepcfg.c</span></code>.
The config attribute can be set to <strong>DISABLE_WAKEPIN</strong> or <strong>HIGH_LEVEL_WAKEUP</strong> or <strong>LOW_LEVEL_WAKEUP</strong>, meaning not wake up, or GPIO level high will wake up, or GPIO level low will wake up respectively.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cm">/* can be used by sleep mode &amp; deep sleep mode */</span>
<span class="cm">/* config can be set to DISABLE_WAKEPIN/HIGH_LEVEL_WAKEUP/LOW_LEVEL_WAKEUP */</span>
<span class="n">WAKEPIN_TypeDef</span><span class="w"> </span><span class="n">sleep_wakepin_config</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="c1">//   wakepin      config</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKEPIN_0</span><span class="p">,</span><span class="w">    </span><span class="n">DISABLE_WAKEPIN</span><span class="p">},</span><span class="w">  </span><span class="cm">/* WAKEPIN_0 corresponding to _PB_30 */</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKEPIN_1</span><span class="p">,</span><span class="w">    </span><span class="n">DISABLE_WAKEPIN</span><span class="p">},</span><span class="w">  </span><span class="cm">/* WAKEPIN_1 corresponding to _PB_31 */</span>
<span class="w">   </span><span class="p">{</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span><span class="w">  </span><span class="n">DISABLE_WAKEPIN</span><span class="p">},</span>
<span class="p">};</span>
</pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<ul class="simple">
<li><p>By default, AON_WAKEPIN_IRQ will not be enabled in <code class="docutils literal notranslate"><span class="pre">sleep_wakepin_config[]</span></code>, and users need to enable it by themselves.</p></li>
<li><p>The wakeup mask will not be set in <code class="docutils literal notranslate"><span class="pre">sleep_wakepin_config[]</span></code>. If wakepin is used for sleep mode, <cite>WAKE_SRC_AON_WAKEPIN</cite> entry needs to be set in <code class="docutils literal notranslate"><span class="pre">sleep_wevent_config[]</span></code>.</p></li>
</ul>
</div>
<p><strong>Clock and Voltage Configuration</strong></p>
<p>The XTAL, OSC4M state, and sleep mode voltage are configurable in <code class="docutils literal notranslate"><span class="pre">ps_config[]</span></code> in <code class="file docutils literal notranslate"><span class="pre">ameba_sleepcfg.c</span></code>.
Users can use this configuration for peripherals that need XTAL or OSC4M on in sleep mode.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="n">PSCFG_TypeDef</span><span class="w"> </span><span class="n">ps_config</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="p">.</span><span class="n">keep_OSC4M_on</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">FALSE</span><span class="p">,</span><span class="w">        </span><span class="cm">/* Keep OSC4M on or off for sleep */</span>
<span class="w">   </span><span class="p">.</span><span class="n">xtal_mode_in_sleep</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">XTAL_OFF</span><span class="p">,</span><span class="w">    </span><span class="cm">/* Set XTAL mode during sleep mode, see enum xtal_mode_sleep for details */</span>
<span class="w">   </span><span class="p">.</span><span class="n">sleep_to_08V</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">FALSE</span><span class="p">,</span><span class="w">        </span><span class="cm">/* Default sleep to 0.7V, setting this option to TRUE will sleep to 0.8V */</span>
<span class="p">};</span>
</pre></div>
</div>
<p><strong>Sleep Type Configuration</strong></p>
<p>Application software can set sleep mode to CG or PG by calling the function <code class="xref py py-func docutils literal notranslate"><span class="pre">pmu_set_sleep_type(uint32_t</span> <span class="pre">type)()</span></code>, and users can get CPU’s sleep mode by calling the function <code class="xref py py-func docutils literal notranslate"><span class="pre">pmu_get_sleep_type()</span></code>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<ul class="simple">
<li><p>KM0 and KM4 are in the same power domain, so they will have the same sleep type, thus <code class="xref py py-func docutils literal notranslate"><span class="pre">pmu_set_sleep_type()</span></code> should be set to KM4, and KM0 will follow KM4’s sleep mode type.</p></li>
<li><p>Sleep mode is set to PG by default. If users want to change the sleep type, <code class="xref py py-func docutils literal notranslate"><span class="pre">pmu_set_sleep_type()</span></code> needs to be called before sleep.</p></li>
</ul>
</div>
</div><div aria-labelledby="tab-2-2-1" class="sphinx-tabs-panel" hidden="true" id="panel-2-2-1" name="2-1" role="tabpanel" tabindex="0"><div class="admonition-github admonition">
<p class="admonition-title">GitHub</p>
<p><a class="reference external" href="https://github.com/Ameba-AIoT/ameba-rtos/blob/master/component/soc/amebalite/usrcfg/ameba_sleepcfg.c">rtl8726e ameba_sleepcfg.c</a></p>
</div>
<p>To enable a specific wakeup source, the corresponding status in array <code class="docutils literal notranslate"><span class="pre">sleep_wevent_config[]</span></code> in <code class="file docutils literal notranslate"><span class="pre">ameba_sleepcfg.c</span></code> should be set. Each module can be set to <code class="docutils literal notranslate"><span class="pre">WAKEUP_NULL/WAKEUP_NP/WAKEUP_AP/WAKEUP_DSP</span></code>. For example, if the <code class="xref py py-mod docutils literal notranslate"><span class="pre">WAKE_SRC_AON_WAKEPIN</span></code> module is set to <cite>WAKEUP_NP</cite>, it means that when the system is in sleep mode, KR4 will be woken up at the time that an aon_wakepin interrupt happens.</p>
<p><strong>Wakeup Mask Setup</strong></p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cm">/*wakeup attribute can be set to WAKEUP_NULL/WAKEUP_NP/WAKEUP_AP/WAKEUP_DSP*/</span>
<span class="n">WakeEvent_TypeDef</span><span class="w"> </span><span class="n">sleep_wevent_config</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="c1">//  Module                       wakeup</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_VAD</span><span class="p">,</span><span class="w">                   </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_AON_WAKEPIN</span><span class="p">,</span><span class="w">           </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_AON_TIM</span><span class="p">,</span><span class="w">               </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_PWR_DOWN</span><span class="p">,</span><span class="w">              </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_BOR</span><span class="p">,</span><span class="w">                   </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_ADC</span><span class="p">,</span><span class="w">                   </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_AON_RTC</span><span class="p">,</span><span class="w">               </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_SPI1</span><span class="p">,</span><span class="w">                  </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_SPI0</span><span class="p">,</span><span class="w">                  </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_CTOUCH</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_GPIOB</span><span class="p">,</span><span class="w">                 </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_GPIOA</span><span class="p">,</span><span class="w">                 </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART_LOG</span><span class="p">,</span><span class="w">              </span><span class="n">WAKEUP_AP</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART3</span><span class="p">,</span><span class="w">                 </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART2</span><span class="p">,</span><span class="w">                 </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART1</span><span class="p">,</span><span class="w">                 </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART0</span><span class="p">,</span><span class="w">                 </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer7</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer6</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer5</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer4</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer3</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer2</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer1</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer0</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_WDG0</span><span class="p">,</span><span class="w">                  </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_BT_WAKE_HOST</span><span class="p">,</span><span class="w">          </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_AP_WAKE</span><span class="p">,</span><span class="w">               </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_WIFI_FTSR_MAILBOX</span><span class="p">,</span><span class="w">     </span><span class="n">WAKEUP_NP</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_WIFI_FISR_FESR</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NP</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span><span class="w">                     </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="p">};</span>
</pre></div>
</div>
<p><strong>AON Wakepin Configuration</strong></p>
<p>AON wakepin is one of the peripherals that can be set as a wakeup source. SoC has two AON wakepins (PA0 and PA1), which can be configured in <code class="docutils literal notranslate"><span class="pre">sleep_wakepin_config[]</span></code> in <code class="file docutils literal notranslate"><span class="pre">ameba_sleepcfg.c</span></code>.
The config attribute can be set to <strong>DISABLE_WAKEPIN</strong> or <strong>HIGH_LEVEL_WAKEUP</strong> or <strong>LOW_LEVEL_WAKEUP</strong>, meaning not wake up, or GPIO level high will wake up, or GPIO level low will wake up respectively.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cm">/* can be used by sleep mode &amp; deep sleep mode */</span>
<span class="cm">/* config can be set to DISABLE_WAKEPIN/HIGH_LEVEL_WAKEUP/LOW_LEVEL_WAKEUP */</span>
<span class="n">WAKEPIN_TypeDef</span><span class="w"> </span><span class="n">sleep_wakepin_config</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="c1">//   wakepin      config</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKEPIN_0</span><span class="p">,</span><span class="w">    </span><span class="n">DISABLE_WAKEPIN</span><span class="p">},</span><span class="w">  </span><span class="cm">/* WAKEPIN_0 corresponding to _PA_0 */</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKEPIN_1</span><span class="p">,</span><span class="w">    </span><span class="n">DISABLE_WAKEPIN</span><span class="p">},</span><span class="w">  </span><span class="cm">/* WAKEPIN_1 corresponding to _PA_1 */</span>
<span class="w">   </span><span class="p">{</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span><span class="w">  </span><span class="n">DISABLE_WAKEPIN</span><span class="p">},</span>
<span class="p">};</span>
</pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<ul class="simple">
<li><p>By default, AON_WAKEPIN_IRQ will not be enabled in <code class="docutils literal notranslate"><span class="pre">sleep_wakepin_config[]</span></code>, and users need to enable it by themselves.</p></li>
<li><p>The wakeup mask will not be set in <code class="docutils literal notranslate"><span class="pre">sleep_wakepin_config[]</span></code>. If wakepin is used for sleep mode, <cite>WAKE_SRC_AON_WAKEPIN</cite> entry needs to be set in <code class="docutils literal notranslate"><span class="pre">sleep_wevent_config[]</span></code>.</p></li>
</ul>
</div>
<p><strong>Clock and Voltage Configuration</strong></p>
<p>The XTAL, OSC4M state, and sleep mode voltage are configurable in <code class="docutils literal notranslate"><span class="pre">ps_config[]</span></code> in <code class="file docutils literal notranslate"><span class="pre">ameba_sleepcfg.c</span></code>.
Users can use this configuration for peripherals that need XTAL or OSC4M on in sleep mode.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="n">PSCFG_TypeDef</span><span class="w"> </span><span class="n">ps_config</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="p">.</span><span class="n">keep_OSC4M_on</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">FALSE</span><span class="p">,</span><span class="w">       </span><span class="cm">/* keep OSC4M on or off for sleep */</span>
<span class="w">   </span><span class="p">.</span><span class="n">xtal_mode_in_sleep</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">XTAL_OFF</span><span class="p">,</span><span class="w">   </span><span class="cm">/* set xtal mode during sleep mode, see enum xtal_mode_sleep for detail */</span>
<span class="p">};</span>
</pre></div>
</div>
<p><strong>Sleep Type Configuration</strong></p>
<p>Application software can set sleep mode to CG or PG by calling the function <code class="xref py py-func docutils literal notranslate"><span class="pre">pmu_set_sleep_type(uint32_t</span> <span class="pre">type)()</span></code>, and users can get CPU’s sleep mode by calling the function <code class="xref py py-func docutils literal notranslate"><span class="pre">pmu_get_sleep_type()</span></code>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<ul class="simple">
<li><p>KR4 and KM4 are in the same power domain, so they will have the same sleep type, thus <code class="xref py py-func docutils literal notranslate"><span class="pre">pmu_set_sleep_type()</span></code> should be set to AP, and NP will follow AP’s sleep mode type.</p></li>
<li><p>Sleep mode is set to PG by default. If users want to change the sleep type, <code class="xref py py-func docutils literal notranslate"><span class="pre">pmu_set_sleep_type()</span></code> needs to be called before sleep.</p></li>
</ul>
</div>
</div><div aria-labelledby="tab-2-2-2" class="sphinx-tabs-panel" hidden="true" id="panel-2-2-2" name="2-2" role="tabpanel" tabindex="0"><div class="admonition-github admonition">
<p class="admonition-title">GitHub</p>
<p><a class="reference external" href="https://github.com/Ameba-AIoT/ameba-rtos/blob/master/component/soc/amebalite/usrcfg/ameba_sleepcfg.c">rtl8720e ameba_sleepcfg.c</a></p>
</div>
<p>To enable a specific wakeup source, the corresponding status in array <code class="docutils literal notranslate"><span class="pre">sleep_wevent_config[]</span></code> in <code class="file docutils literal notranslate"><span class="pre">ameba_sleepcfg.c</span></code> should be set. Each module can be set to <code class="docutils literal notranslate"><span class="pre">WAKEUP_NULL/WAKEUP_NP/WAKEUP_AP</span></code>. For example, if the <code class="xref py py-mod docutils literal notranslate"><span class="pre">WAKE_SRC_AON_WAKEPIN</span></code> module is set to <cite>WAKEUP_NP</cite>, it means that when the system is in sleep mode, KR4 will be woken up at the time that an aon_wakepin interrupt happens.</p>
<p><strong>Wakeup Mask Setup</strong></p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cm">/*wakeup attribute can be set to WAKEUP_NULL/WAKEUP_NP/WAKEUP_AP/WAKEUP_DSP*/</span>
<span class="n">WakeEvent_TypeDef</span><span class="w"> </span><span class="n">sleep_wevent_config</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="c1">//  Module                       wakeup</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_VAD</span><span class="p">,</span><span class="w">                   </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_AON_WAKEPIN</span><span class="p">,</span><span class="w">           </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_AON_TIM</span><span class="p">,</span><span class="w">               </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_PWR_DOWN</span><span class="p">,</span><span class="w">              </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_BOR</span><span class="p">,</span><span class="w">                   </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_ADC</span><span class="p">,</span><span class="w">                   </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_AON_RTC</span><span class="p">,</span><span class="w">               </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_SPI1</span><span class="p">,</span><span class="w">                  </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_SPI0</span><span class="p">,</span><span class="w">                  </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_CTOUCH</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_GPIOB</span><span class="p">,</span><span class="w">                 </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_GPIOA</span><span class="p">,</span><span class="w">                 </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART_LOG</span><span class="p">,</span><span class="w">              </span><span class="n">WAKEUP_AP</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART3</span><span class="p">,</span><span class="w">                 </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART2</span><span class="p">,</span><span class="w">                 </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART1</span><span class="p">,</span><span class="w">                 </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART0</span><span class="p">,</span><span class="w">                 </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer7</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer6</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer5</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer4</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer3</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer2</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer1</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer0</span><span class="p">,</span><span class="w">                </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_WDG0</span><span class="p">,</span><span class="w">                  </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_BT_WAKE_HOST</span><span class="p">,</span><span class="w">          </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_AP_WAKE</span><span class="p">,</span><span class="w">               </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_WIFI_FTSR_MAILBOX</span><span class="p">,</span><span class="w">     </span><span class="n">WAKEUP_NP</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_WIFI_FISR_FESR</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NP</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span><span class="w">                     </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="p">};</span>
</pre></div>
</div>
<p><strong>AON Wakepin Configuration</strong></p>
<p>AON wakepin is one of the peripherals that can be set as a wakeup source. SoC has two AON wakepins (PA0 and PA1), which can be configured in <code class="docutils literal notranslate"><span class="pre">sleep_wakepin_config[]</span></code> in <code class="file docutils literal notranslate"><span class="pre">ameba_sleepcfg.c</span></code>.
The config attribute can be set to <strong>DISABLE_WAKEPIN</strong> or <strong>HIGH_LEVEL_WAKEUP</strong> or <strong>LOW_LEVEL_WAKEUP</strong>, meaning not wake up, or GPIO level high will wake up, or GPIO level low will wake up respectively.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cm">/* can be used by sleep mode &amp; deep sleep mode */</span>
<span class="cm">/* config can be set to DISABLE_WAKEPIN/HIGH_LEVEL_WAKEUP/LOW_LEVEL_WAKEUP */</span>
<span class="n">WAKEPIN_TypeDef</span><span class="w"> </span><span class="n">sleep_wakepin_config</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="c1">//   wakepin      config</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKEPIN_0</span><span class="p">,</span><span class="w">    </span><span class="n">DISABLE_WAKEPIN</span><span class="p">},</span><span class="w">  </span><span class="cm">/* WAKEPIN_0 corresponding to _PA_0 */</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKEPIN_1</span><span class="p">,</span><span class="w">    </span><span class="n">DISABLE_WAKEPIN</span><span class="p">},</span><span class="w">  </span><span class="cm">/* WAKEPIN_1 corresponding to _PA_1 */</span>
<span class="w">   </span><span class="p">{</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span><span class="w">  </span><span class="n">DISABLE_WAKEPIN</span><span class="p">},</span>
<span class="p">};</span>
</pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<ul class="simple">
<li><p>By default, AON_WAKEPIN_IRQ will not be enabled in <code class="docutils literal notranslate"><span class="pre">sleep_wakepin_config[]</span></code>, and users need to enable it by themselves.</p></li>
<li><p>The wakeup mask will not be set in <code class="docutils literal notranslate"><span class="pre">sleep_wakepin_config[]</span></code>. If wakepin is used for sleep mode, <cite>WAKE_SRC_AON_WAKEPIN</cite> entry needs to be set in <code class="docutils literal notranslate"><span class="pre">sleep_wevent_config[]</span></code>.</p></li>
</ul>
</div>
<p><strong>Clock and Voltage Configuration</strong></p>
<p>The XTAL, OSC4M state, and sleep mode voltage are configurable in <code class="docutils literal notranslate"><span class="pre">ps_config[]</span></code> in <code class="file docutils literal notranslate"><span class="pre">ameba_sleepcfg.c</span></code>.
Users can use this configuration for peripherals that need XTAL or OSC4M on in sleep mode.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="n">PSCFG_TypeDef</span><span class="w"> </span><span class="n">ps_config</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="p">.</span><span class="n">keep_OSC4M_on</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">FALSE</span><span class="p">,</span><span class="w">       </span><span class="cm">/* keep OSC4M on or off for sleep */</span>
<span class="w">   </span><span class="p">.</span><span class="n">xtal_mode_in_sleep</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">XTAL_OFF</span><span class="p">,</span><span class="w">   </span><span class="cm">/* set xtal mode during sleep mode, see enum xtal_mode_sleep for detail */</span>
<span class="p">};</span>
</pre></div>
</div>
<p><strong>Sleep Type Configuration</strong></p>
<p>Application software can set sleep mode to CG or PG by calling the function <code class="xref py py-func docutils literal notranslate"><span class="pre">pmu_set_sleep_type(uint32_t</span> <span class="pre">type)()</span></code>, and users can get CPU’s sleep mode by calling the function <code class="xref py py-func docutils literal notranslate"><span class="pre">pmu_get_sleep_type()</span></code>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<ul class="simple">
<li><p>KR4 and KM4 are in the same power domain, so they will have the same sleep type, thus <code class="xref py py-func docutils literal notranslate"><span class="pre">pmu_set_sleep_type()</span></code> should be set to AP, and NP will follow AP’s sleep mode type.</p></li>
<li><p>Sleep mode is set to PG by default. If users want to change the sleep type, <code class="xref py py-func docutils literal notranslate"><span class="pre">pmu_set_sleep_type()</span></code> needs to be called before sleep.</p></li>
</ul>
</div>
</div><div aria-labelledby="tab-2-2-3" class="sphinx-tabs-panel" hidden="true" id="panel-2-2-3" name="2-3" role="tabpanel" tabindex="0"><div class="admonition-github admonition">
<p class="admonition-title">GitHub</p>
<p><a class="reference external" href="https://github.com/Ameba-AIoT/ameba-rtos/blob/master/component/soc/amebamart/usrcfg/ameba_sleepcfg.c">rtl8730e ameba_sleepcfg.c</a></p>
</div>
<p><strong>Wakeup Mask Setup</strong></p>
<p>For sleep mode, only one CPU is required to wake up to execute the program in some situations. The wakeup mask module is designed to implement this function.
By setting a wakeup mask, you can choose to wake up only one CPU core. If KM4 is chosen, KM0 will be waked up first and then KM0 will resume KM4.
And if CA32 is chosen, KM0 will be waked up first and then KM0 will resume KM4, and CA32 will be resumed at last.</p>
<p>Users can set the wakeup attribute in <code class="docutils literal notranslate"><span class="pre">sleep_wevent_config[]</span></code> in <code class="file docutils literal notranslate"><span class="pre">ameba_sleepcfg.c</span></code> to choose which CPU you want to wake up.
The wakeup attribute of each wakeup source can be set to <strong>WAKEUP_KM4</strong> or <strong>WAKEUP_KM0</strong> or <strong>WAKEUP_NULL</strong>,
respectively indicating that this wakeup source is only to wake up KM4, or wake up KM0, or not used as a wakeup source.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cm">/*wakeup attribute can be set to WAKEUP_NULL/WAKEUP_LP/WAKEUP_NP/WAKEUP_AP*/</span>
<span class="n">WakeEvent_TypeDef</span><span class="w"> </span><span class="n">sleep_wevent_config</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="c1">//  Module                  wakeup</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_nFIQOUT1_OR_nIRQOUT1</span><span class="p">,</span><span class="w">      </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_nFIQOUT0_OR_nIRQOUT0</span><span class="p">,</span><span class="w">      </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_BT_WAKE_HOST</span><span class="p">,</span><span class="w">          </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_AON_WAKEPIN</span><span class="p">,</span><span class="w">          </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART2</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART1</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART0</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_SPI1</span><span class="p">,</span><span class="w">              </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_SPI0</span><span class="p">,</span><span class="w">              </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_IPC_AP</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_AP</span><span class="p">},</span><span class="w">    </span><span class="cm">/* do not change it */</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_IPC_NP</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NP</span><span class="p">},</span><span class="w">   </span><span class="cm">/* do not change it*/</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_VADBT_OR_VADPC</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_PWR_DOWN</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_LP</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_BOR</span><span class="p">,</span><span class="w">              </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_ADC</span><span class="p">,</span><span class="w">              </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_CTOUCH</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_RTC</span><span class="p">,</span><span class="w">              </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_GPIOC</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_GPIOB</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_GPIOA</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_UART_LOG</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer7</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer6</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NP</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer5</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer4</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer3</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer2</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer1</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_Timer0</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_WDG0</span><span class="p">,</span><span class="w">              </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_AP_WAKE</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_NP_WAKE</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_AON_TIM</span><span class="p">,</span><span class="w">            </span><span class="n">WAKEUP_NULL</span><span class="p">},</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_WIFI_FTSR_MAILBOX</span><span class="p">,</span><span class="w">      </span><span class="n">WAKEUP_LP</span><span class="p">},</span><span class="w">    </span><span class="cm">/* Wi-Fi wakeup, do not change it*/</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKE_SRC_WIFI_FISR_FESR</span><span class="p">,</span><span class="w">        </span><span class="n">WAKEUP_LP</span><span class="p">},</span><span class="w">    </span><span class="cm">/* Wi-Fi wakeup, do not change it*/</span>
<span class="w">   </span><span class="p">{</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span><span class="w">              </span><span class="n">WAKEUP_NULL</span><span class="p">},</span><span class="w">  </span><span class="cm">/* Table end */</span>
<span class="p">};</span>
</pre></div>
</div>
<p><strong>AON Wakepin Configuration</strong></p>
<p>AON wakepin is one of the peripherals that can be set as a wakeup source.
SoC has four AON wakepins (<code class="docutils literal notranslate"><span class="pre">PB21</span></code>, <code class="docutils literal notranslate"><span class="pre">PB22</span></code>, <code class="docutils literal notranslate"><span class="pre">PB23</span></code> and <code class="docutils literal notranslate"><span class="pre">PB24</span></code>), which can be configured in <code class="docutils literal notranslate"><span class="pre">sleep_wakepin_config[]</span></code> in <code class="file docutils literal notranslate"><span class="pre">ameba_sleepcfg.c</span></code>.
The config attribute can be set to <strong>DISABLE_WAKEPIN</strong> or <strong>HIGH_LEVEL_WAKEUP</strong> or <strong>LOW_LEVEL_WAKEUP</strong>, meaning not wake up, or GPIO positive pulse will wake up, or GPIO negative pulse will wake up respectively.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cm">/* can be used by sleep mode &amp; deep sleep mode */</span>
<span class="cm">/* config can be set to DISABLE_WAKEPIN/HIGH_LEVEL_WAKEUP/LOW_LEVEL_WAKEUP */</span>
<span class="n">WAKEPIN_TypeDef</span><span class="w"> </span><span class="n">sleep_wakepin_config</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="c1">//  wakepin      config</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKEPIN_0</span><span class="p">,</span><span class="w">    </span><span class="n">DISABLE_WAKEPIN</span><span class="p">},</span><span class="w">  </span><span class="cm">/* WAKEPIN_0 corresponding to _PB_21 */</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKEPIN_1</span><span class="p">,</span><span class="w">    </span><span class="n">DISABLE_WAKEPIN</span><span class="p">},</span><span class="w">  </span><span class="cm">/* WAKEPIN_1 corresponding to _PB_22  */</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKEPIN_2</span><span class="p">,</span><span class="w">    </span><span class="n">DISABLE_WAKEPIN</span><span class="p">},</span><span class="w">  </span><span class="cm">/* WAKEPIN_2 corresponding to _PB_23  */</span>
<span class="w">   </span><span class="p">{</span><span class="n">WAKEPIN_3</span><span class="p">,</span><span class="w">    </span><span class="n">DISABLE_WAKEPIN</span><span class="p">},</span><span class="w">  </span><span class="cm">/* WAKEPIN_3 corresponding to _PB_24  */</span>
<span class="w">   </span><span class="p">{</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span><span class="w">  </span><span class="n">DISABLE_WAKEPIN</span><span class="p">},</span><span class="w">  </span><span class="cm">/* Table end */</span>
<span class="p">}</span>
</pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">PB23</span></code> and <code class="docutils literal notranslate"><span class="pre">PB24</span></code> is for loguart trx by default, if <code class="docutils literal notranslate"><span class="pre">PB23</span></code> and <code class="docutils literal notranslate"><span class="pre">PB24</span></code> is needed to wake up system from dslp, contact realtek for help. Active and sleep mode of pin is controlled by pinmap config, change <code class="docutils literal notranslate"><span class="pre">pmap_func[]</span></code> in <code class="file docutils literal notranslate"><span class="pre">ameba_pinmapcfg.c</span></code> if needed.</p></li>
<li><p>By default, <cite>AON_WAKEPIN_IRQ</cite> will not be enabled in <code class="docutils literal notranslate"><span class="pre">sleep_wakepin_config[]</span></code>, and users need to enable it by themselves.</p></li>
<li><p>The wakeup mask will not be set in <code class="docutils literal notranslate"><span class="pre">sleep_wakepin_config[]</span></code>. If wakepin is used for sleep mode, <cite>WAKE_SRC_AON_WAKEPIN</cite> entry needs to be set in <code class="docutils literal notranslate"><span class="pre">sleep_wevent_config[]</span></code>.</p></li>
</ul>
</div>
<p><strong>Clock and Voltage Configuration</strong></p>
<p>The XTAL, OSC4M state are configurable in <code class="docutils literal notranslate"><span class="pre">ps_config[]</span></code> in <code class="file docutils literal notranslate"><span class="pre">ameba_sleepcfg.c</span></code>. Users can use this configuration for peripherals that need XTAL or OSC4M on in sleep mode.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="n">PSCFG_TypeDef</span><span class="w"> </span><span class="n">ps_config</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="p">.</span><span class="n">km0_tickles_debug</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">TRUE</span><span class="p">,</span><span class="cm">/* if open WIFI FW, should close it, or beacon will lost in WOWLAN */</span>
<span class="w">   </span><span class="p">.</span><span class="n">km0_pll_off</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">TRUE</span><span class="p">,</span>
<span class="w">   </span><span class="p">.</span><span class="n">km0_audio_vad_on</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">FALSE</span><span class="p">,</span>
<span class="cp">#if defined(CONFIG_CLINTWOOD ) &amp;&amp; CONFIG_CLINTWOOD</span>
<span class="w">   </span><span class="p">.</span><span class="n">km0_config_psram</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">FALSE</span><span class="p">,</span><span class="w"> </span><span class="cm">/* if device enter sleep mode or not, false for keep active */</span>
<span class="w">   </span><span class="p">.</span><span class="n">km0_sleep_withM4</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">FALSE</span><span class="p">,</span>
<span class="cp">#else</span>
<span class="w">   </span><span class="p">.</span><span class="n">km0_config_psram</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">TRUE</span><span class="p">,</span><span class="w"> </span><span class="cm">/* if device enter sleep mode or not, false for keep active */</span>
<span class="w">   </span><span class="p">.</span><span class="n">km0_sleep_withM4</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">TRUE</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="w">   </span><span class="p">.</span><span class="n">keep_OSC4M_on</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">FALSE</span><span class="p">,</span>
<span class="w">   </span><span class="p">.</span><span class="n">xtal_mode_in_sleep</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">XTAL_OFF</span><span class="p">,</span>
<span class="w">   </span><span class="p">.</span><span class="n">swr_mode_in_sleep</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">SWR_PFM</span><span class="p">,</span>
<span class="p">};</span>
</pre></div>
</div>
</div></div>
</section>
<section id="ameba-wifi-country-code-table-usrcfg">
<h1>ameba_wifi_country_code_table_usrcfg<a class="headerlink" href="#ameba-wifi-country-code-table-usrcfg" title="Link to this heading"></a></h1>
<p><strong>TBD</strong></p>
</section>
<section id="ameba-wifi-power-table-usrcfg">
<h1>ameba_wifi_power_table_usrcfg<a class="headerlink" href="#ameba-wifi-power-table-usrcfg" title="Link to this heading"></a></h1>
<p><strong>TBD</strong></p>
</section>
<section id="ameba-wificfg">
<h1>ameba_wificfg<a class="headerlink" href="#ameba-wificfg" title="Link to this heading"></a></h1>
<p><strong>TBD</strong></p>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="0_usrcfg_index.html" class="btn btn-neutral float-left" title="User Configuration" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../0_tools/0_tools_index.html" class="btn btn-neutral float-right" title="Tools" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2025, Realsil.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>

      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 



</body>
</html>