Running: xsim.dir/modeling_latch_flipflop_tb_behav/xsimk.exe -simmode gui -wdb modeling_latch_flipflop_tb_behav.wdb -simrunnum 0 -socket 65307
Design successfully loaded
Design Loading Memory Usage: 6280 KB (Peak: 6280 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 6896 KB (Peak: 6896 KB)
Simulation CPU Usage: 15 ms
