INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI proj/VLSI_COURSE_PROJECT-main/src/csa3_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa3_16
