13:30:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\zbl\Desktop\ov5640\vitis\test5\temp_xsdb_launch_script.tcl
13:30:55 INFO  : Registering command handlers for Vitis TCF services
13:30:57 INFO  : XSCT server has started successfully.
13:30:58 INFO  : Platform repository initialization has completed.
13:30:58 INFO  : plnx-install-location is set to ''
13:30:58 INFO  : Successfully done setting XSCT server connection channel  
13:30:58 INFO  : Successfully done query RDI_DATADIR 
13:30:58 INFO  : Successfully done setting workspace for the tool. 
13:31:40 INFO  : Result from executing command 'getProjects': system_wrapper
13:31:40 INFO  : Result from executing command 'getPlatforms': 
13:31:40 INFO  : Platform 'system_wrapper' is added to custom repositories.
13:31:49 INFO  : Platform 'system_wrapper' is added to custom repositories.
13:32:59 INFO  : Result from executing command 'getProjects': system_wrapper
13:32:59 INFO  : Result from executing command 'getPlatforms': system_wrapper|C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper/export/system_wrapper/system_wrapper.xpfm
13:32:59 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:33:09 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:33:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:33:28 INFO  : 'jtag frequency' command is executed.
13:33:28 INFO  : Context for 'APU' is selected.
13:33:28 INFO  : System reset is completed.
13:33:31 INFO  : 'after 3000' command is executed.
13:33:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:33:34 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper.bit"
13:33:34 INFO  : Context for 'APU' is selected.
13:33:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:33:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:34 INFO  : Context for 'APU' is selected.
13:33:34 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test5/test/_ide/psinit/ps7_init.tcl' is done.
13:33:35 INFO  : 'ps7_init' command is executed.
13:33:35 INFO  : 'ps7_post_config' command is executed.
13:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:35 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test5/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test5/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test5/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:35 INFO  : 'con' command is executed.
13:33:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:33:35 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test5\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:34:10 INFO  : Disconnected from the channel tcfchan#2.
13:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:34:11 INFO  : 'jtag frequency' command is executed.
13:34:11 INFO  : Context for 'APU' is selected.
13:34:11 INFO  : System reset is completed.
13:34:14 INFO  : 'after 3000' command is executed.
13:34:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:34:17 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper.bit"
13:34:17 INFO  : Context for 'APU' is selected.
13:34:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:17 INFO  : Context for 'APU' is selected.
13:34:17 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test5/test/_ide/psinit/ps7_init.tcl' is done.
13:34:17 INFO  : 'ps7_init' command is executed.
13:34:17 INFO  : 'ps7_post_config' command is executed.
13:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:17 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test5/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test5/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test5/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:17 INFO  : 'con' command is executed.
13:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:34:17 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test5\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:38:54 INFO  : Disconnected from the channel tcfchan#3.
13:38:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:38:56 INFO  : 'jtag frequency' command is executed.
13:38:56 INFO  : Context for 'APU' is selected.
13:38:56 INFO  : System reset is completed.
13:38:59 INFO  : 'after 3000' command is executed.
13:38:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:39:02 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper.bit"
13:39:02 INFO  : Context for 'APU' is selected.
13:39:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:39:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:02 INFO  : Context for 'APU' is selected.
13:39:02 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test5/test/_ide/psinit/ps7_init.tcl' is done.
13:39:02 INFO  : 'ps7_init' command is executed.
13:39:02 INFO  : 'ps7_post_config' command is executed.
13:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:03 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test5/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test5/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test5/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:03 INFO  : 'con' command is executed.
13:39:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:39:03 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test5\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:39:44 INFO  : Disconnected from the channel tcfchan#4.
13:39:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:39:45 INFO  : 'jtag frequency' command is executed.
13:39:45 INFO  : Context for 'APU' is selected.
13:39:45 INFO  : System reset is completed.
13:39:48 INFO  : 'after 3000' command is executed.
13:39:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:39:51 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper.bit"
13:39:51 INFO  : Context for 'APU' is selected.
13:39:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:39:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:51 INFO  : Context for 'APU' is selected.
13:39:51 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test5/test/_ide/psinit/ps7_init.tcl' is done.
13:39:51 INFO  : 'ps7_init' command is executed.
13:39:51 INFO  : 'ps7_post_config' command is executed.
13:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:51 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test5/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test5/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test5/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:51 INFO  : 'con' command is executed.
13:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:39:51 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test5\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:40:25 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:40:31 INFO  : Disconnected from the channel tcfchan#5.
13:40:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:40:32 INFO  : 'jtag frequency' command is executed.
13:40:32 INFO  : Context for 'APU' is selected.
13:40:33 INFO  : System reset is completed.
13:40:36 INFO  : 'after 3000' command is executed.
13:40:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:40:38 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper.bit"
13:40:38 INFO  : Context for 'APU' is selected.
13:40:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:40:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:38 INFO  : Context for 'APU' is selected.
13:40:38 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test5/test/_ide/psinit/ps7_init.tcl' is done.
13:40:38 INFO  : 'ps7_init' command is executed.
13:40:38 INFO  : 'ps7_post_config' command is executed.
13:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:38 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test5/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test5/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test5/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test5/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:38 INFO  : 'con' command is executed.
13:40:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:40:38 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test5\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
