{"vcs1":{"timestamp_begin":1747911756.311242904, "rt":11.68, "ut":11.74, "st":0.66}}
{"vcselab":{"timestamp_begin":1747911768.076155465, "rt":0.36, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1747911768.497580640, "rt":0.43, "ut":0.19, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747911755.654102932}
{"VCS_COMP_START_TIME": 1747911755.654102932}
{"VCS_COMP_END_TIME": 1747911769.080530018}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 615480}}
{"vcselab": {"peak_mem": 183884}}
