


library IEEE;
use IEEE.std_logic_1164.all;

entity my_and is port (
	A: in std_logic;
	B: in std_logic;
	C: out std_logic;
);
end my_and;

architecture hardware of my_and is 
begin
	C <= A&B;
end hardware;
