# VerilogDesign
HDL Designs for use in Xilinx Vivado Design Suite

<u>Covers the following topics:</u>
• Verilog Syntax and Structure
• Verilog structural and gate level monitoring
• Simulation environment for schematics and Verilog models
• Adder circuits: full-adder components, ripple-carry, and carry-lookahead structures
• Encoders, decoders, and seven-segment displays
• Asynchronous and synchronous counters
• Verilog modeling with level-sensitive and edge-sensitive behaviors
• Digital data representation and conversions
• Sequence analyzers and finite state machine design
• Combinational and sequential multiplier circuits
• Digital calculator implementation
• First-in first-out (FIFO) buffer design
• Error detection and correction codes
