#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55dba959e9e0 .scope module, "Processor_32bit_test" "Processor_32bit_test" 2 1;
 .timescale 0 0;
v0x55dba95c1450_0 .var "clk", 0 0;
v0x55dba95c1510_0 .var "ins", 31 0;
v0x55dba95c1620_0 .net "rd_data", 31 0, v0x55dba95be5a0_0;  1 drivers
v0x55dba95c16c0_0 .var "rst", 0 0;
S_0x55dba959eb60 .scope module, "P1" "Processor_32bit" 2 6, 3 74 0, S_0x55dba959e9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "ins"
    .port_info 3 /INOUT 32 "rd_data"
v0x55dba95c0710_0 .net "clk", 0 0, v0x55dba95c1450_0;  1 drivers
v0x55dba95c07d0_0 .net "ins", 31 0, v0x55dba95c1510_0;  1 drivers
v0x55dba95c0890_0 .net "opcode", 2 0, v0x55dba95bf4e0_0;  1 drivers
v0x55dba95c09b0_0 .net "r_e", 0 0, v0x55dba95bef60_0;  1 drivers
v0x55dba95c0aa0_0 .net "rd_addr", 5 0, v0x55dba95bf680_0;  1 drivers
v0x55dba95c0be0_0 .net "rd_data", 31 0, v0x55dba95be5a0_0;  alias, 1 drivers
v0x55dba95c0cf0_0 .net "rs1_addr", 5 0, v0x55dba95bf740_0;  1 drivers
v0x55dba95c0e00_0 .net "rs1_data", 31 0, v0x55dba95c0280_0;  1 drivers
v0x55dba95c0f10_0 .net "rs2_addr", 5 0, v0x55dba95bf820_0;  1 drivers
v0x55dba95c1060_0 .net "rs2_data", 31 0, v0x55dba95c0420_0;  1 drivers
v0x55dba95c1170_0 .net "rst", 0 0, v0x55dba95c16c0_0;  1 drivers
v0x55dba95c1210_0 .net "s_i", 0 0, v0x55dba95bf950_0;  1 drivers
v0x55dba95c1300_0 .net "w_e", 0 0, v0x55dba95bf0c0_0;  1 drivers
S_0x55dba959ece0 .scope module, "A1" "ALU" 3 85, 3 31 0, S_0x55dba959eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1_data"
    .port_info 1 /INPUT 32 "rs2_data"
    .port_info 2 /OUTPUT 32 "rd_data"
    .port_info 3 /INPUT 3 "opcode"
    .port_info 4 /INPUT 1 "s_i"
P_0x55dba953ce40 .param/l "ADD_SUB" 0 3 37, C4<000>;
P_0x55dba953ce80 .param/l "AND" 0 3 37, C4<111>;
P_0x55dba953cec0 .param/l "OR" 0 3 37, C4<110>;
P_0x55dba953cf00 .param/l "SLL" 0 3 37, C4<001>;
P_0x55dba953cf40 .param/l "SLT" 0 3 37, C4<010>;
P_0x55dba953cf80 .param/l "SLTU" 0 3 37, C4<011>;
P_0x55dba953cfc0 .param/l "SRL_SRA" 0 3 37, C4<101>;
P_0x55dba953d000 .param/l "XOR" 0 3 37, C4<100>;
v0x55dba9595470_0 .net "opcode", 2 0, v0x55dba95bf4e0_0;  alias, 1 drivers
v0x55dba95be5a0_0 .var "rd_data", 31 0;
v0x55dba95be680_0 .net "rs1_data", 31 0, v0x55dba95c0280_0;  alias, 1 drivers
v0x55dba95be740_0 .net "rs2_data", 31 0, v0x55dba95c0420_0;  alias, 1 drivers
v0x55dba95be820_0 .net "s_i", 0 0, v0x55dba95bf950_0;  alias, 1 drivers
v0x55dba95be930_0 .var "temp", 31 0;
E_0x55dba957a3a0/0 .event edge, v0x55dba9595470_0, v0x55dba95be820_0, v0x55dba95be680_0, v0x55dba95be740_0;
E_0x55dba957a3a0/1 .event edge, v0x55dba95be930_0;
E_0x55dba957a3a0 .event/or E_0x55dba957a3a0/0, E_0x55dba957a3a0/1;
S_0x55dba95beab0 .scope module, "C1" "controller" 3 86, 3 59 0, S_0x55dba959eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "r_e"
    .port_info 2 /OUTPUT 1 "w_e"
    .port_info 3 /INPUT 1 "rst"
P_0x55dba9596b20 .param/l "S0" 0 3 63, C4<0>;
P_0x55dba9596b60 .param/l "S1" 0 3 63, C4<1>;
v0x55dba95bedc0_0 .var "S", 0 0;
v0x55dba95beea0_0 .net "clk", 0 0, v0x55dba95c1450_0;  alias, 1 drivers
v0x55dba95bef60_0 .var "r_e", 0 0;
v0x55dba95bf000_0 .net "rst", 0 0, v0x55dba95c16c0_0;  alias, 1 drivers
v0x55dba95bf0c0_0 .var "w_e", 0 0;
E_0x55dba957a010 .event posedge, v0x55dba95beea0_0;
E_0x55dba957a150 .event edge, v0x55dba95bf000_0;
S_0x55dba95bf250 .scope module, "D1" "Decoder" 3 83, 3 1 0, S_0x55dba959eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ins"
    .port_info 1 /OUTPUT 6 "rs1_addr"
    .port_info 2 /OUTPUT 6 "rs2_addr"
    .port_info 3 /OUTPUT 6 "rd_addr"
    .port_info 4 /OUTPUT 3 "fun"
    .port_info 5 /OUTPUT 1 "s_i"
v0x55dba95bf4e0_0 .var "fun", 2 0;
v0x55dba95bf5c0_0 .net "ins", 31 0, v0x55dba95c1510_0;  alias, 1 drivers
v0x55dba95bf680_0 .var "rd_addr", 5 0;
v0x55dba95bf740_0 .var "rs1_addr", 5 0;
v0x55dba95bf820_0 .var "rs2_addr", 5 0;
v0x55dba95bf950_0 .var "s_i", 0 0;
E_0x55dba957a950 .event edge, v0x55dba95bf5c0_0;
S_0x55dba95bfa90 .scope module, "R1" "Reg_Bank" 3 84, 3 15 0, S_0x55dba959eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "rs1_addr"
    .port_info 2 /INPUT 6 "rs2_addr"
    .port_info 3 /INPUT 6 "rd_addr"
    .port_info 4 /INPUT 1 "r_e"
    .port_info 5 /INPUT 1 "w_e"
    .port_info 6 /OUTPUT 32 "rs1_data"
    .port_info 7 /OUTPUT 32 "rs2_data"
    .port_info 8 /INPUT 32 "rd_data"
v0x55dba95bfd90_0 .net "clk", 0 0, v0x55dba95c1450_0;  alias, 1 drivers
v0x55dba95bfe50 .array "mem", 0 31, 31 0;
v0x55dba95bfef0_0 .net "r_e", 0 0, v0x55dba95bef60_0;  alias, 1 drivers
v0x55dba95bfff0_0 .net "rd_addr", 5 0, v0x55dba95bf680_0;  alias, 1 drivers
v0x55dba95c00c0_0 .net "rd_data", 31 0, v0x55dba95be5a0_0;  alias, 1 drivers
v0x55dba95c01b0_0 .net "rs1_addr", 5 0, v0x55dba95bf740_0;  alias, 1 drivers
v0x55dba95c0280_0 .var "rs1_data", 31 0;
v0x55dba95c0350_0 .net "rs2_addr", 5 0, v0x55dba95bf820_0;  alias, 1 drivers
v0x55dba95c0420_0 .var "rs2_data", 31 0;
v0x55dba95c0580_0 .net "w_e", 0 0, v0x55dba95bf0c0_0;  alias, 1 drivers
    .scope S_0x55dba95bf250;
T_0 ;
    %wait E_0x55dba957a950;
    %load/vec4 v0x55dba95bf5c0_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v0x55dba95bf950_0, 0;
    %load/vec4 v0x55dba95bf5c0_0;
    %parti/s 5, 15, 5;
    %pad/u 6;
    %assign/vec4 v0x55dba95bf740_0, 0;
    %load/vec4 v0x55dba95bf5c0_0;
    %parti/s 5, 20, 6;
    %pad/u 6;
    %assign/vec4 v0x55dba95bf820_0, 0;
    %load/vec4 v0x55dba95bf5c0_0;
    %parti/s 5, 7, 4;
    %pad/u 6;
    %assign/vec4 v0x55dba95bf680_0, 0;
    %load/vec4 v0x55dba95bf5c0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0x55dba95bf4e0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55dba95bfa90;
T_1 ;
    %wait E_0x55dba957a010;
    %load/vec4 v0x55dba95bfef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55dba95c01b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55dba95bfe50, 4;
    %assign/vec4 v0x55dba95c0280_0, 0;
    %load/vec4 v0x55dba95c0350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55dba95bfe50, 4;
    %assign/vec4 v0x55dba95c0420_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55dba95c0580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55dba95c00c0_0;
    %load/vec4 v0x55dba95bfff0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dba95bfe50, 0, 4;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55dba959ece0;
T_2 ;
    %wait E_0x55dba957a3a0;
    %load/vec4 v0x55dba9595470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v0x55dba95be820_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0x55dba95be680_0;
    %load/vec4 v0x55dba95be740_0;
    %sub;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0x55dba95be680_0;
    %load/vec4 v0x55dba95be740_0;
    %add;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0x55dba95be5a0_0, 0;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v0x55dba95be680_0;
    %load/vec4 v0x55dba95be740_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x55dba95be5a0_0, 0;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0x55dba95be680_0;
    %load/vec4 v0x55dba95be740_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x55dba95be5a0_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x55dba95be680_0;
    %load/vec4 v0x55dba95be740_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x55dba95be5a0_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x55dba95be680_0;
    %load/vec4 v0x55dba95be740_0;
    %xor;
    %assign/vec4 v0x55dba95be5a0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x55dba95be820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x55dba95be680_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %load/vec4 v0x55dba95be740_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %inv;
    %store/vec4 v0x55dba95be930_0, 0, 32;
    %load/vec4 v0x55dba95be930_0;
    %load/vec4 v0x55dba95be680_0;
    %load/vec4 v0x55dba95be740_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %assign/vec4 v0x55dba95be5a0_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0x55dba95be680_0;
    %load/vec4 v0x55dba95be740_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x55dba95be5a0_0, 0;
T_2.12 ;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x55dba95be680_0;
    %load/vec4 v0x55dba95be740_0;
    %or;
    %assign/vec4 v0x55dba95be5a0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x55dba95be680_0;
    %load/vec4 v0x55dba95be740_0;
    %and;
    %assign/vec4 v0x55dba95be5a0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55dba95beab0;
T_3 ;
    %wait E_0x55dba957a150;
    %load/vec4 v0x55dba95bf000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dba95bedc0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55dba95beab0;
T_4 ;
    %wait E_0x55dba957a010;
    %load/vec4 v0x55dba95bedc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dba95bef60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dba95bf0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dba95bedc0_0, 0;
    %jmp T_4.2;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dba95bef60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dba95bf0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dba95bedc0_0, 0;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55dba959e9e0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dba95c1450_0, 0, 1;
    %pushi/vec4 33075, 0, 32;
    %store/vec4 v0x55dba95c1510_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %delay 35, 0;
    %pushi/vec4 1073775027, 0, 32;
    %store/vec4 v0x55dba95c1510_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %delay 20, 0;
    %pushi/vec4 37171, 0, 32;
    %store/vec4 v0x55dba95c1510_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %pushi/vec4 4278190335, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %delay 20, 0;
    %pushi/vec4 41267, 0, 32;
    %store/vec4 v0x55dba95c1510_0, 0, 32;
    %pushi/vec4 4026531840, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %delay 20, 0;
    %pushi/vec4 45363, 0, 32;
    %store/vec4 v0x55dba95c1510_0, 0, 32;
    %pushi/vec4 4026531840, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %delay 20, 0;
    %pushi/vec4 49459, 0, 32;
    %store/vec4 v0x55dba95c1510_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %delay 20, 0;
    %pushi/vec4 53555, 0, 32;
    %store/vec4 v0x55dba95c1510_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %pushi/vec4 4278190335, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %delay 20, 0;
    %pushi/vec4 1073795379, 0, 32;
    %store/vec4 v0x55dba95c1510_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %pushi/vec4 4278190335, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %delay 20, 0;
    %pushi/vec4 57651, 0, 32;
    %store/vec4 v0x55dba95c1510_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %delay 20, 0;
    %pushi/vec4 61747, 0, 32;
    %store/vec4 v0x55dba95c1510_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dba95bfe50, 4, 0;
    %delay 50, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55dba959e9e0;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x55dba95c1450_0;
    %inv;
    %store/vec4 v0x55dba95c1450_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55dba959e9e0;
T_7 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dba95c16c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dba95c16c0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55dba959e9e0;
T_8 ;
    %vpi_call 2 48 "$dumpfile", "Processor_32bit.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55dba959e9e0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Processor_32bit_test.v";
    "Processor_32bit.v";
