<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\fpga\TEST_11.12\project\impl\gwsynthesis\lvds_video.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\fpga\TEST_11.12\project\src\lvds_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\fpga\TEST_11.12\project\src\lvds_video.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 12 10:46:56 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7162</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5217</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>14</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1184</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>2</td>
<td>eclko</td>
<td>Base</td>
<td>4.070</td>
<td>245.700
<td>0.000</td>
<td>2.030</td>
<td></td>
<td></td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/eclko </td>
</tr>
<tr>
<td>3</td>
<td>rx_sclk</td>
<td>Base</td>
<td>14.245</td>
<td>70.200
<td>0.000</td>
<td>7.120</td>
<td></td>
<td></td>
<td>rx_sclk </td>
</tr>
<tr>
<td>4</td>
<td>I_clkin_p</td>
<td>Base</td>
<td>14.245</td>
<td>70.200
<td>0.000</td>
<td>7.120</td>
<td></td>
<td></td>
<td>I_clkin_p </td>
</tr>
<tr>
<td>5</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>6</td>
<td>u_ap3216c_0_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>i4/dri_clk_s2/Q </td>
</tr>
<tr>
<td>7</td>
<td>u_ap3216c/als_done</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_ap3216c/als_done_s1/Q </td>
</tr>
<tr>
<td>8</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.070</td>
<td>245.700
<td>0.000</td>
<td>2.035</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>9</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.140</td>
<td>122.850
<td>0.000</td>
<td>4.070</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>10</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.210</td>
<td>81.900
<td>0.000</td>
<td>6.105</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>11</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>12</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>13</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>1040.000</td>
<td>0.962
<td>0.000</td>
<td>520.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>14</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>15</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.070</td>
<td>245.700
<td>0.000</td>
<td>2.035</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>16</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.070</td>
<td>245.700
<td>0.000</td>
<td>2.035</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>17</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.140</td>
<td>122.850
<td>0.000</td>
<td>4.070</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>18</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.210</td>
<td>81.900
<td>0.000</td>
<td>6.105</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>50.000(MHz)</td>
<td>152.063(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>rx_sclk</td>
<td>70.200(MHz)</td>
<td style="color: #FF0000;" class = "error">32.242(MHz)</td>
<td>42</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>I_clkin_p</td>
<td>70.200(MHz)</td>
<td>383.714(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>94.233(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_ap3216c_0_3</td>
<td>100.000(MHz)</td>
<td>163.673(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td style="color: #FF0000;" class = "error">11.629(MHz)</td>
<td>80</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>0.962(MHz)</td>
<td>206.936(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of eclko!</h4>
<h4>No timing paths to get frequency of u_ap3216c/als_done!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>eclko</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>eclko</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx_sclk</td>
<td>Setup</td>
<td>-9023.938</td>
<td>1158</td>
</tr>
<tr>
<td>rx_sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ap3216c_0_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ap3216c_0_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ap3216c/als_done</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ap3216c/als_done</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-440.752</td>
<td>16</td>
</tr>
<tr>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-56.359</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_0_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>64.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-54.177</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_1_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>62.674</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-52.268</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_2_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>60.765</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-49.248</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_3_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>57.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-47.372</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_4_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>55.869</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-44.258</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_5_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>52.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-41.785</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_6_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>50.282</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-39.737</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_7_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>48.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-37.815</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_8_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>46.312</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-34.560</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_9_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>43.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-31.526</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_10_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>40.023</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-28.873</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_11_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>37.370</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-26.396</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_12_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>34.893</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-22.886</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_13_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>31.384</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-20.661</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_14_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>29.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-19.038</td>
<td>u_ap3216c/als_data_t_11_s0/Q</td>
<td>u_ap3216c/als_data_0_s0/D</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c/als_done:[F]</td>
<td>5.000</td>
<td>-0.215</td>
<td>24.183</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-18.765</td>
<td>u_ap3216c/als_data_4_s0/Q</td>
<td>u1/wtdina_15_s0/D</td>
<td>u_ap3216c/als_done:[F]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-3.567</td>
<td>27.263</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-18.746</td>
<td>u_ap3216c/als_data_t_11_s0/Q</td>
<td>u_ap3216c/als_data_1_s0/D</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c/als_done:[F]</td>
<td>5.000</td>
<td>-0.215</td>
<td>23.891</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-17.167</td>
<td>u_ap3216c/als_data_t_11_s0/Q</td>
<td>u_ap3216c/als_data_2_s0/D</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c/als_done:[F]</td>
<td>5.000</td>
<td>-0.215</td>
<td>22.311</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-16.770</td>
<td>u1/n508_s4/DOUT[14]</td>
<td>u1/graykk_0_s0/D</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>30.980</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-15.642</td>
<td>u_ap3216c/als_data_t_11_s0/Q</td>
<td>u_ap3216c/als_data_3_s0/D</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c/als_done:[F]</td>
<td>5.000</td>
<td>-0.215</td>
<td>20.786</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-15.076</td>
<td>u1/n508_s4/DOUT[14]</td>
<td>u1/graykk_1_s0/D</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>29.286</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-12.798</td>
<td>u_ap3216c/als_data_t_11_s0/Q</td>
<td>u_ap3216c/als_data_4_s0/D</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c/als_done:[F]</td>
<td>5.000</td>
<td>-0.215</td>
<td>17.943</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-12.591</td>
<td>u1/cnty_11_s1/Q</td>
<td>u1/grayout_grayout_2_1_s/DI[1]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>26.801</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-12.531</td>
<td>u1/cnty_11_s1/Q</td>
<td>u1/grayout_grayout_14_1_s/DI[1]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>26.741</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.113</td>
<td>gw_gao_inst_0/u_la0_top/n15_s3/I0</td>
<td>i4/dri_clk_s2/D</td>
<td>u_ap3216c_0_3:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-3.434</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.049</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>u_ap3216c_0_3:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-2.569</td>
<td>0.566</td>
</tr>
<tr>
<td>3</td>
<td>0.198</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[3]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>4</td>
<td>0.198</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[4]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>5</td>
<td>0.201</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/DI[13]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>6</td>
<td>0.213</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_27_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[9]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>7</td>
<td>0.213</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[9]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>8</td>
<td>0.213</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[8]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>9</td>
<td>0.213</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[7]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>10</td>
<td>0.213</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[5]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>11</td>
<td>0.225</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_52_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[16]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>12</td>
<td>0.225</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_34_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[16]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>13</td>
<td>0.324</td>
<td>i4/st_done_s0/Q</td>
<td>i4/cur_state.st_4_s1/CE</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>14</td>
<td>0.335</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_38_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[2]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>15</td>
<td>0.335</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_31_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[13]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>16</td>
<td>0.335</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_30_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[12]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>17</td>
<td>0.335</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_29_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[11]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>18</td>
<td>0.335</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_26_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[8]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>19</td>
<td>0.335</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[5]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>20</td>
<td>0.335</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_20_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[2]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>21</td>
<td>0.335</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[14]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>22</td>
<td>0.337</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_41_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[5]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>23</td>
<td>0.347</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_24_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[6]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>24</td>
<td>0.347</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[4]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>25</td>
<td>0.347</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[15]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.375</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>1.477</td>
</tr>
<tr>
<td>2</td>
<td>3.640</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>1.212</td>
</tr>
<tr>
<td>3</td>
<td>3.641</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>1.211</td>
</tr>
<tr>
<td>4</td>
<td>3.641</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>1.211</td>
</tr>
<tr>
<td>5</td>
<td>3.647</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>1.204</td>
</tr>
<tr>
<td>6</td>
<td>3.647</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>1.204</td>
</tr>
<tr>
<td>7</td>
<td>3.647</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>1.204</td>
</tr>
<tr>
<td>8</td>
<td>3.658</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>1.193</td>
</tr>
<tr>
<td>9</td>
<td>3.658</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>1.193</td>
</tr>
<tr>
<td>10</td>
<td>3.658</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>1.193</td>
</tr>
<tr>
<td>11</td>
<td>3.658</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>1.193</td>
</tr>
<tr>
<td>12</td>
<td>3.667</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>1.185</td>
</tr>
<tr>
<td>13</td>
<td>3.667</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>1.185</td>
</tr>
<tr>
<td>14</td>
<td>3.667</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>1.185</td>
</tr>
<tr>
<td>15</td>
<td>3.890</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>0.962</td>
</tr>
<tr>
<td>16</td>
<td>3.890</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>0.962</td>
</tr>
<tr>
<td>17</td>
<td>3.890</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>0.962</td>
</tr>
<tr>
<td>18</td>
<td>3.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>0.950</td>
</tr>
<tr>
<td>19</td>
<td>3.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>0.950</td>
</tr>
<tr>
<td>20</td>
<td>3.907</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>0.945</td>
</tr>
<tr>
<td>21</td>
<td>3.907</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>0.945</td>
</tr>
<tr>
<td>22</td>
<td>3.907</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>0.945</td>
</tr>
<tr>
<td>23</td>
<td>3.911</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>0.941</td>
</tr>
<tr>
<td>24</td>
<td>3.914</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>0.938</td>
</tr>
<tr>
<td>25</td>
<td>3.914</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>0.938</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.914</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-2.520</td>
<td>0.479</td>
</tr>
<tr>
<td>2</td>
<td>3.055</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-2.520</td>
<td>0.620</td>
</tr>
<tr>
<td>3</td>
<td>3.055</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-2.520</td>
<td>0.620</td>
</tr>
<tr>
<td>4</td>
<td>5.502</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.463</td>
</tr>
<tr>
<td>5</td>
<td>5.502</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.463</td>
</tr>
<tr>
<td>6</td>
<td>5.502</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.463</td>
</tr>
<tr>
<td>7</td>
<td>5.502</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.463</td>
</tr>
<tr>
<td>8</td>
<td>5.515</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.476</td>
</tr>
<tr>
<td>9</td>
<td>5.515</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.476</td>
</tr>
<tr>
<td>10</td>
<td>5.515</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.476</td>
</tr>
<tr>
<td>11</td>
<td>5.518</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.479</td>
</tr>
<tr>
<td>12</td>
<td>5.634</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.595</td>
</tr>
<tr>
<td>13</td>
<td>5.634</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.595</td>
</tr>
<tr>
<td>14</td>
<td>5.634</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.595</td>
</tr>
<tr>
<td>15</td>
<td>5.636</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.597</td>
</tr>
<tr>
<td>16</td>
<td>5.636</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.597</td>
</tr>
<tr>
<td>17</td>
<td>5.636</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.597</td>
</tr>
<tr>
<td>18</td>
<td>5.640</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.601</td>
</tr>
<tr>
<td>19</td>
<td>5.640</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.601</td>
</tr>
<tr>
<td>20</td>
<td>5.640</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.601</td>
</tr>
<tr>
<td>21</td>
<td>5.640</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.601</td>
</tr>
<tr>
<td>22</td>
<td>5.640</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.601</td>
</tr>
<tr>
<td>23</td>
<td>5.640</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.601</td>
</tr>
<tr>
<td>24</td>
<td>5.640</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.601</td>
</tr>
<tr>
<td>25</td>
<td>5.640</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
<td>u_ap3216c_0_3:[F]</td>
<td>u_ap3216c_0_3:[R]</td>
<td>-5.000</td>
<td>0.050</td>
<td>0.601</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_ap3216c_0_3</td>
<td>i4/scl_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_ap3216c_0_3</td>
<td>i4/st_done_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_ap3216c_0_3</td>
<td>i4/i2c_r_data_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_ap3216c_0_3</td>
<td>i4/data_r_reg_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_ap3216c_0_3</td>
<td>i4/data_r_reg_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_ap3216c_0_3</td>
<td>i4/data_r_reg_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_ap3216c_0_3</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_ap3216c_0_3</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_ap3216c_0_3</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_24_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_ap3216c_0_3</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-56.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>u1/n1150_s4/I1</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s4/F</td>
</tr>
<tr>
<td>65.033</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u1/n1151_s17/I2</td>
</tr>
<tr>
<td>65.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1151_s17/F</td>
</tr>
<tr>
<td>65.776</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u1/n1151_s8/I2</td>
</tr>
<tr>
<td>66.331</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s8/F</td>
</tr>
<tr>
<td>67.489</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u1/n1151_s4/I1</td>
</tr>
<tr>
<td>68.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R35C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s4/F</td>
</tr>
<tr>
<td>68.876</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u1/n1152_s59/I3</td>
</tr>
<tr>
<td>69.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s59/F</td>
</tr>
<tr>
<td>69.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>u1/n1152_s5/I0</td>
</tr>
<tr>
<td>70.136</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s5/F</td>
</tr>
<tr>
<td>71.236</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td>u1/n1152_s3/I1</td>
</tr>
<tr>
<td>71.607</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1152_s3/F</td>
</tr>
<tr>
<td>72.276</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>u1/n1153_s7/I1</td>
</tr>
<tr>
<td>72.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">u1/n1153_s7/F</td>
</tr>
<tr>
<td>73.496</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u1/n1153_s4/I0</td>
</tr>
<tr>
<td>73.867</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1153_s4/F</td>
</tr>
<tr>
<td>74.399</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td>u1/n1154_s12/I1</td>
</tr>
<tr>
<td>74.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1154_s12/F</td>
</tr>
<tr>
<td>75.163</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>u1/n1154_s5/I3</td>
</tr>
<tr>
<td>75.718</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s5/F</td>
</tr>
<tr>
<td>76.250</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[2][A]</td>
<td>u1/n1154_s3/I1</td>
</tr>
<tr>
<td>76.805</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s3/F</td>
</tr>
<tr>
<td>77.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>u1/n1157_s9/I1</td>
</tr>
<tr>
<td>78.143</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s9/F</td>
</tr>
<tr>
<td>78.812</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td>u1/n1155_s5/I0</td>
</tr>
<tr>
<td>79.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s5/F</td>
</tr>
<tr>
<td>79.760</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>u1/n1155_s13/I2</td>
</tr>
<tr>
<td>80.131</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s13/F</td>
</tr>
<tr>
<td>80.911</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[1][A]</td>
<td>u1/n1157_s27/I0</td>
</tr>
<tr>
<td>81.364</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1157_s27/F</td>
</tr>
<tr>
<td>82.302</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[3][B]</td>
<td>u1/n1156_s5/I2</td>
</tr>
<tr>
<td>82.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C33[3][B]</td>
<td style=" background: #97FFFF;">u1/n1156_s5/F</td>
</tr>
<tr>
<td>83.182</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[1][B]</td>
<td>u1/n1157_s7/I3</td>
</tr>
<tr>
<td>83.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s7/F</td>
</tr>
<tr>
<td>84.802</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td>u1/n1158_s14/I0</td>
</tr>
<tr>
<td>85.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1158_s14/F</td>
</tr>
<tr>
<td>85.749</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[2][A]</td>
<td>u1/n1158_s12/I0</td>
</tr>
<tr>
<td>86.304</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R43C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1158_s12/F</td>
</tr>
<tr>
<td>86.977</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C29[3][B]</td>
<td>u1/n1158_s5/I3</td>
</tr>
<tr>
<td>87.494</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R46C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1158_s5/F</td>
</tr>
<tr>
<td>87.770</td>
<td>0.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C29[1][A]</td>
<td>u1/n1158_s3/I1</td>
</tr>
<tr>
<td>88.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n1158_s3/F</td>
</tr>
<tr>
<td>88.724</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C28[1][A]</td>
<td>u1/n1159_s6/I0</td>
</tr>
<tr>
<td>89.095</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R46C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s6/F</td>
</tr>
<tr>
<td>89.512</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[2][A]</td>
<td>u1/n1159_s4/I0</td>
</tr>
<tr>
<td>90.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R47C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s4/F</td>
</tr>
<tr>
<td>90.936</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C30[3][A]</td>
<td>u1/n1159_s3/I0</td>
</tr>
<tr>
<td>91.491</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R37C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s3/F</td>
</tr>
<tr>
<td>92.581</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C32[1][A]</td>
<td>u1/n1160_s4/I0</td>
</tr>
<tr>
<td>92.952</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R46C32[1][A]</td>
<td style=" background: #97FFFF;">u1/n1160_s4/F</td>
</tr>
<tr>
<td>93.639</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[0][B]</td>
<td>u1/n1161_s10/I0</td>
</tr>
<tr>
<td>94.156</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n1161_s10/F</td>
</tr>
<tr>
<td>94.578</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C30[3][B]</td>
<td>u1/n1164_s52/I2</td>
</tr>
<tr>
<td>94.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R46C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1164_s52/F</td>
</tr>
<tr>
<td>95.521</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[1][B]</td>
<td>u1/n1164_s31/I3</td>
</tr>
<tr>
<td>96.038</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1164_s31/F</td>
</tr>
<tr>
<td>96.605</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C31[2][B]</td>
<td>u1/n1162_s6/I3</td>
</tr>
<tr>
<td>97.154</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R46C31[2][B]</td>
<td style=" background: #97FFFF;">u1/n1162_s6/F</td>
</tr>
<tr>
<td>97.156</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C31[2][A]</td>
<td>u1/n1162_s3/I2</td>
</tr>
<tr>
<td>97.673</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R46C31[2][A]</td>
<td style=" background: #97FFFF;">u1/n1162_s3/F</td>
</tr>
<tr>
<td>98.371</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C31[0][A]</td>
<td>u1/n1164_s7/I0</td>
</tr>
<tr>
<td>98.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1164_s7/F</td>
</tr>
<tr>
<td>99.173</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C32[2][B]</td>
<td>u1/n1164_s12/I1</td>
</tr>
<tr>
<td>99.690</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R37C32[2][B]</td>
<td style=" background: #97FFFF;">u1/n1164_s12/F</td>
</tr>
<tr>
<td>100.379</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C33[2][A]</td>
<td>u1/n1164_s13/I1</td>
</tr>
<tr>
<td>100.934</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R46C33[2][A]</td>
<td style=" background: #97FFFF;">u1/n1164_s13/F</td>
</tr>
<tr>
<td>101.622</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td>u1/n1164_s5/I0</td>
</tr>
<tr>
<td>102.192</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td style=" background: #97FFFF;">u1/n1164_s5/F</td>
</tr>
<tr>
<td>102.365</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[1][A]</td>
<td>u1/n1164_s1/I3</td>
</tr>
<tr>
<td>102.914</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1164_s1/F</td>
</tr>
<tr>
<td>102.914</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[1][A]</td>
<td style=" font-weight:bold;">u1/wtdina_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[1][A]</td>
<td>u1/wtdina_0_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_0_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C33[1][A]</td>
<td>u1/wtdina_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>57</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 30.550, 47.104%; route: 34.074, 52.538%; tC2Q: 0.232, 0.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-54.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>100.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>u1/n1150_s4/I1</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s4/F</td>
</tr>
<tr>
<td>65.033</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u1/n1151_s17/I2</td>
</tr>
<tr>
<td>65.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1151_s17/F</td>
</tr>
<tr>
<td>65.776</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u1/n1151_s8/I2</td>
</tr>
<tr>
<td>66.331</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s8/F</td>
</tr>
<tr>
<td>67.489</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u1/n1151_s4/I1</td>
</tr>
<tr>
<td>68.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R35C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s4/F</td>
</tr>
<tr>
<td>68.876</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u1/n1152_s59/I3</td>
</tr>
<tr>
<td>69.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s59/F</td>
</tr>
<tr>
<td>69.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>u1/n1152_s5/I0</td>
</tr>
<tr>
<td>70.136</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s5/F</td>
</tr>
<tr>
<td>71.236</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td>u1/n1152_s3/I1</td>
</tr>
<tr>
<td>71.607</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1152_s3/F</td>
</tr>
<tr>
<td>72.276</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>u1/n1153_s7/I1</td>
</tr>
<tr>
<td>72.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">u1/n1153_s7/F</td>
</tr>
<tr>
<td>73.496</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u1/n1153_s4/I0</td>
</tr>
<tr>
<td>73.867</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1153_s4/F</td>
</tr>
<tr>
<td>74.399</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td>u1/n1154_s12/I1</td>
</tr>
<tr>
<td>74.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1154_s12/F</td>
</tr>
<tr>
<td>75.163</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>u1/n1154_s5/I3</td>
</tr>
<tr>
<td>75.718</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s5/F</td>
</tr>
<tr>
<td>76.250</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[2][A]</td>
<td>u1/n1154_s3/I1</td>
</tr>
<tr>
<td>76.805</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s3/F</td>
</tr>
<tr>
<td>77.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>u1/n1157_s9/I1</td>
</tr>
<tr>
<td>78.143</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s9/F</td>
</tr>
<tr>
<td>78.812</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td>u1/n1155_s5/I0</td>
</tr>
<tr>
<td>79.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s5/F</td>
</tr>
<tr>
<td>79.760</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>u1/n1155_s13/I2</td>
</tr>
<tr>
<td>80.131</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s13/F</td>
</tr>
<tr>
<td>80.911</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[1][A]</td>
<td>u1/n1157_s27/I0</td>
</tr>
<tr>
<td>81.364</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1157_s27/F</td>
</tr>
<tr>
<td>82.302</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[3][B]</td>
<td>u1/n1156_s5/I2</td>
</tr>
<tr>
<td>82.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C33[3][B]</td>
<td style=" background: #97FFFF;">u1/n1156_s5/F</td>
</tr>
<tr>
<td>83.182</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[1][B]</td>
<td>u1/n1157_s7/I3</td>
</tr>
<tr>
<td>83.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s7/F</td>
</tr>
<tr>
<td>84.802</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td>u1/n1158_s14/I0</td>
</tr>
<tr>
<td>85.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1158_s14/F</td>
</tr>
<tr>
<td>85.749</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[2][A]</td>
<td>u1/n1158_s12/I0</td>
</tr>
<tr>
<td>86.304</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R43C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1158_s12/F</td>
</tr>
<tr>
<td>86.977</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C29[3][B]</td>
<td>u1/n1158_s5/I3</td>
</tr>
<tr>
<td>87.494</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R46C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1158_s5/F</td>
</tr>
<tr>
<td>87.770</td>
<td>0.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C29[1][A]</td>
<td>u1/n1158_s3/I1</td>
</tr>
<tr>
<td>88.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n1158_s3/F</td>
</tr>
<tr>
<td>88.724</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C28[1][A]</td>
<td>u1/n1159_s6/I0</td>
</tr>
<tr>
<td>89.095</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R46C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s6/F</td>
</tr>
<tr>
<td>89.512</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[2][A]</td>
<td>u1/n1159_s4/I0</td>
</tr>
<tr>
<td>90.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R47C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s4/F</td>
</tr>
<tr>
<td>90.936</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C30[3][A]</td>
<td>u1/n1159_s3/I0</td>
</tr>
<tr>
<td>91.491</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R37C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s3/F</td>
</tr>
<tr>
<td>92.581</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C32[1][A]</td>
<td>u1/n1160_s4/I0</td>
</tr>
<tr>
<td>92.952</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R46C32[1][A]</td>
<td style=" background: #97FFFF;">u1/n1160_s4/F</td>
</tr>
<tr>
<td>93.639</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[0][B]</td>
<td>u1/n1161_s10/I0</td>
</tr>
<tr>
<td>94.156</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n1161_s10/F</td>
</tr>
<tr>
<td>94.578</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C30[3][B]</td>
<td>u1/n1164_s52/I2</td>
</tr>
<tr>
<td>94.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R46C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1164_s52/F</td>
</tr>
<tr>
<td>95.521</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[1][B]</td>
<td>u1/n1164_s31/I3</td>
</tr>
<tr>
<td>96.038</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1164_s31/F</td>
</tr>
<tr>
<td>96.605</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C31[2][B]</td>
<td>u1/n1162_s6/I3</td>
</tr>
<tr>
<td>97.154</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R46C31[2][B]</td>
<td style=" background: #97FFFF;">u1/n1162_s6/F</td>
</tr>
<tr>
<td>97.156</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C31[2][A]</td>
<td>u1/n1162_s3/I2</td>
</tr>
<tr>
<td>97.673</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R46C31[2][A]</td>
<td style=" background: #97FFFF;">u1/n1162_s3/F</td>
</tr>
<tr>
<td>98.371</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C31[0][A]</td>
<td>u1/n1164_s7/I0</td>
</tr>
<tr>
<td>98.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1164_s7/F</td>
</tr>
<tr>
<td>99.179</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C32[3][B]</td>
<td>u1/n1163_s6/I0</td>
</tr>
<tr>
<td>99.734</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R37C32[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s6/F</td>
</tr>
<tr>
<td>100.162</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[0][B]</td>
<td>u1/n1163_s138/I1</td>
</tr>
<tr>
<td>100.732</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C33[0][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s138/F</td>
</tr>
<tr>
<td>100.732</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[0][B]</td>
<td style=" font-weight:bold;">u1/wtdina_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[0][B]</td>
<td>u1/wtdina_1_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_1_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C33[0][B]</td>
<td>u1/wtdina_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>55</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 29.484, 47.043%; route: 32.958, 52.586%; tC2Q: 0.232, 0.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-52.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>98.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>u1/n1150_s4/I1</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s4/F</td>
</tr>
<tr>
<td>65.033</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u1/n1151_s17/I2</td>
</tr>
<tr>
<td>65.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1151_s17/F</td>
</tr>
<tr>
<td>65.776</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u1/n1151_s8/I2</td>
</tr>
<tr>
<td>66.331</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s8/F</td>
</tr>
<tr>
<td>67.489</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u1/n1151_s4/I1</td>
</tr>
<tr>
<td>68.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R35C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s4/F</td>
</tr>
<tr>
<td>68.876</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u1/n1152_s59/I3</td>
</tr>
<tr>
<td>69.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s59/F</td>
</tr>
<tr>
<td>69.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>u1/n1152_s5/I0</td>
</tr>
<tr>
<td>70.136</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s5/F</td>
</tr>
<tr>
<td>71.236</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td>u1/n1152_s3/I1</td>
</tr>
<tr>
<td>71.607</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1152_s3/F</td>
</tr>
<tr>
<td>72.276</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>u1/n1153_s7/I1</td>
</tr>
<tr>
<td>72.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">u1/n1153_s7/F</td>
</tr>
<tr>
<td>73.496</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u1/n1153_s4/I0</td>
</tr>
<tr>
<td>73.867</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1153_s4/F</td>
</tr>
<tr>
<td>74.399</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td>u1/n1154_s12/I1</td>
</tr>
<tr>
<td>74.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1154_s12/F</td>
</tr>
<tr>
<td>75.163</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>u1/n1154_s5/I3</td>
</tr>
<tr>
<td>75.718</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s5/F</td>
</tr>
<tr>
<td>76.250</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[2][A]</td>
<td>u1/n1154_s3/I1</td>
</tr>
<tr>
<td>76.805</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s3/F</td>
</tr>
<tr>
<td>77.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>u1/n1157_s9/I1</td>
</tr>
<tr>
<td>78.143</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s9/F</td>
</tr>
<tr>
<td>78.812</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td>u1/n1155_s5/I0</td>
</tr>
<tr>
<td>79.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s5/F</td>
</tr>
<tr>
<td>79.760</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>u1/n1155_s13/I2</td>
</tr>
<tr>
<td>80.131</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s13/F</td>
</tr>
<tr>
<td>80.911</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[1][A]</td>
<td>u1/n1157_s27/I0</td>
</tr>
<tr>
<td>81.364</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1157_s27/F</td>
</tr>
<tr>
<td>82.302</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[3][B]</td>
<td>u1/n1156_s5/I2</td>
</tr>
<tr>
<td>82.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C33[3][B]</td>
<td style=" background: #97FFFF;">u1/n1156_s5/F</td>
</tr>
<tr>
<td>83.182</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[1][B]</td>
<td>u1/n1157_s7/I3</td>
</tr>
<tr>
<td>83.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s7/F</td>
</tr>
<tr>
<td>84.802</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td>u1/n1158_s14/I0</td>
</tr>
<tr>
<td>85.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1158_s14/F</td>
</tr>
<tr>
<td>85.749</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[2][A]</td>
<td>u1/n1158_s12/I0</td>
</tr>
<tr>
<td>86.304</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R43C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1158_s12/F</td>
</tr>
<tr>
<td>86.977</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C29[3][B]</td>
<td>u1/n1158_s5/I3</td>
</tr>
<tr>
<td>87.494</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R46C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1158_s5/F</td>
</tr>
<tr>
<td>87.770</td>
<td>0.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C29[1][A]</td>
<td>u1/n1158_s3/I1</td>
</tr>
<tr>
<td>88.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n1158_s3/F</td>
</tr>
<tr>
<td>88.724</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C28[1][A]</td>
<td>u1/n1159_s6/I0</td>
</tr>
<tr>
<td>89.095</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R46C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s6/F</td>
</tr>
<tr>
<td>89.512</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[2][A]</td>
<td>u1/n1159_s4/I0</td>
</tr>
<tr>
<td>90.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R47C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s4/F</td>
</tr>
<tr>
<td>90.936</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C30[3][A]</td>
<td>u1/n1159_s3/I0</td>
</tr>
<tr>
<td>91.491</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R37C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s3/F</td>
</tr>
<tr>
<td>92.581</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C32[1][A]</td>
<td>u1/n1160_s4/I0</td>
</tr>
<tr>
<td>92.952</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R46C32[1][A]</td>
<td style=" background: #97FFFF;">u1/n1160_s4/F</td>
</tr>
<tr>
<td>93.639</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[0][B]</td>
<td>u1/n1161_s10/I0</td>
</tr>
<tr>
<td>94.156</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n1161_s10/F</td>
</tr>
<tr>
<td>94.578</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C30[3][B]</td>
<td>u1/n1164_s52/I2</td>
</tr>
<tr>
<td>94.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R46C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1164_s52/F</td>
</tr>
<tr>
<td>95.521</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[1][B]</td>
<td>u1/n1164_s31/I3</td>
</tr>
<tr>
<td>96.038</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1164_s31/F</td>
</tr>
<tr>
<td>96.605</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C31[2][B]</td>
<td>u1/n1162_s6/I3</td>
</tr>
<tr>
<td>97.154</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R46C31[2][B]</td>
<td style=" background: #97FFFF;">u1/n1162_s6/F</td>
</tr>
<tr>
<td>97.156</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C31[2][A]</td>
<td>u1/n1162_s3/I2</td>
</tr>
<tr>
<td>97.673</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R46C31[2][A]</td>
<td style=" background: #97FFFF;">u1/n1162_s3/F</td>
</tr>
<tr>
<td>98.452</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[0][A]</td>
<td>u1/n1162_s2/I0</td>
</tr>
<tr>
<td>98.823</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1162_s2/F</td>
</tr>
<tr>
<td>98.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[0][A]</td>
<td style=" font-weight:bold;">u1/wtdina_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[0][A]</td>
<td>u1/wtdina_2_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_2_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C31[0][A]</td>
<td>u1/wtdina_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>53</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 28.359, 46.670%; route: 32.174, 52.948%; tC2Q: 0.232, 0.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>u1/n1150_s4/I1</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s4/F</td>
</tr>
<tr>
<td>65.033</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u1/n1151_s17/I2</td>
</tr>
<tr>
<td>65.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1151_s17/F</td>
</tr>
<tr>
<td>65.776</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u1/n1151_s8/I2</td>
</tr>
<tr>
<td>66.331</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s8/F</td>
</tr>
<tr>
<td>67.489</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u1/n1151_s4/I1</td>
</tr>
<tr>
<td>68.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R35C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s4/F</td>
</tr>
<tr>
<td>68.876</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u1/n1152_s59/I3</td>
</tr>
<tr>
<td>69.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s59/F</td>
</tr>
<tr>
<td>69.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>u1/n1152_s5/I0</td>
</tr>
<tr>
<td>70.136</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s5/F</td>
</tr>
<tr>
<td>71.236</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td>u1/n1152_s3/I1</td>
</tr>
<tr>
<td>71.607</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1152_s3/F</td>
</tr>
<tr>
<td>72.276</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>u1/n1153_s7/I1</td>
</tr>
<tr>
<td>72.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">u1/n1153_s7/F</td>
</tr>
<tr>
<td>73.496</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u1/n1153_s4/I0</td>
</tr>
<tr>
<td>73.867</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1153_s4/F</td>
</tr>
<tr>
<td>74.399</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td>u1/n1154_s12/I1</td>
</tr>
<tr>
<td>74.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1154_s12/F</td>
</tr>
<tr>
<td>75.163</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>u1/n1154_s5/I3</td>
</tr>
<tr>
<td>75.718</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s5/F</td>
</tr>
<tr>
<td>76.250</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[2][A]</td>
<td>u1/n1154_s3/I1</td>
</tr>
<tr>
<td>76.805</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s3/F</td>
</tr>
<tr>
<td>77.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>u1/n1157_s9/I1</td>
</tr>
<tr>
<td>78.143</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s9/F</td>
</tr>
<tr>
<td>78.812</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td>u1/n1155_s5/I0</td>
</tr>
<tr>
<td>79.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s5/F</td>
</tr>
<tr>
<td>79.760</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>u1/n1155_s13/I2</td>
</tr>
<tr>
<td>80.131</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s13/F</td>
</tr>
<tr>
<td>80.911</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[1][A]</td>
<td>u1/n1157_s27/I0</td>
</tr>
<tr>
<td>81.364</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1157_s27/F</td>
</tr>
<tr>
<td>82.302</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[3][B]</td>
<td>u1/n1156_s5/I2</td>
</tr>
<tr>
<td>82.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C33[3][B]</td>
<td style=" background: #97FFFF;">u1/n1156_s5/F</td>
</tr>
<tr>
<td>83.182</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[1][B]</td>
<td>u1/n1157_s7/I3</td>
</tr>
<tr>
<td>83.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s7/F</td>
</tr>
<tr>
<td>84.802</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td>u1/n1158_s14/I0</td>
</tr>
<tr>
<td>85.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1158_s14/F</td>
</tr>
<tr>
<td>85.749</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[2][A]</td>
<td>u1/n1158_s12/I0</td>
</tr>
<tr>
<td>86.304</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R43C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1158_s12/F</td>
</tr>
<tr>
<td>86.977</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C29[3][B]</td>
<td>u1/n1158_s5/I3</td>
</tr>
<tr>
<td>87.494</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R46C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1158_s5/F</td>
</tr>
<tr>
<td>87.770</td>
<td>0.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C29[1][A]</td>
<td>u1/n1158_s3/I1</td>
</tr>
<tr>
<td>88.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n1158_s3/F</td>
</tr>
<tr>
<td>88.724</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C28[1][A]</td>
<td>u1/n1159_s6/I0</td>
</tr>
<tr>
<td>89.095</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R46C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s6/F</td>
</tr>
<tr>
<td>89.512</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[2][A]</td>
<td>u1/n1159_s4/I0</td>
</tr>
<tr>
<td>90.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R47C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s4/F</td>
</tr>
<tr>
<td>90.936</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C30[3][A]</td>
<td>u1/n1159_s3/I0</td>
</tr>
<tr>
<td>91.491</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R37C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s3/F</td>
</tr>
<tr>
<td>92.581</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C32[1][A]</td>
<td>u1/n1160_s4/I0</td>
</tr>
<tr>
<td>92.952</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R46C32[1][A]</td>
<td style=" background: #97FFFF;">u1/n1160_s4/F</td>
</tr>
<tr>
<td>93.639</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[0][B]</td>
<td>u1/n1161_s10/I0</td>
</tr>
<tr>
<td>94.188</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n1161_s10/F</td>
</tr>
<tr>
<td>94.364</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[3][B]</td>
<td>u1/n1161_s5/I1</td>
</tr>
<tr>
<td>94.735</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R47C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1161_s5/F</td>
</tr>
<tr>
<td>95.233</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C32[2][B]</td>
<td>u1/n1161_s41/I1</td>
</tr>
<tr>
<td>95.803</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R46C32[2][B]</td>
<td style=" background: #97FFFF;">u1/n1161_s41/F</td>
</tr>
<tr>
<td>95.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C32[2][B]</td>
<td style=" font-weight:bold;">u1/wtdina_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C32[2][B]</td>
<td>u1/wtdina_3_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_3_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C32[2][B]</td>
<td>u1/wtdina_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>50</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 27.007, 46.769%; route: 30.507, 52.829%; tC2Q: 0.232, 0.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-47.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>93.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>u1/n1150_s4/I1</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s4/F</td>
</tr>
<tr>
<td>65.033</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u1/n1151_s17/I2</td>
</tr>
<tr>
<td>65.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1151_s17/F</td>
</tr>
<tr>
<td>65.776</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u1/n1151_s8/I2</td>
</tr>
<tr>
<td>66.331</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s8/F</td>
</tr>
<tr>
<td>67.489</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u1/n1151_s4/I1</td>
</tr>
<tr>
<td>68.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R35C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s4/F</td>
</tr>
<tr>
<td>68.876</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u1/n1152_s59/I3</td>
</tr>
<tr>
<td>69.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s59/F</td>
</tr>
<tr>
<td>69.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>u1/n1152_s5/I0</td>
</tr>
<tr>
<td>70.136</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s5/F</td>
</tr>
<tr>
<td>71.236</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td>u1/n1152_s3/I1</td>
</tr>
<tr>
<td>71.607</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1152_s3/F</td>
</tr>
<tr>
<td>72.276</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>u1/n1153_s7/I1</td>
</tr>
<tr>
<td>72.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">u1/n1153_s7/F</td>
</tr>
<tr>
<td>73.496</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u1/n1153_s4/I0</td>
</tr>
<tr>
<td>73.867</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1153_s4/F</td>
</tr>
<tr>
<td>74.399</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td>u1/n1154_s12/I1</td>
</tr>
<tr>
<td>74.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1154_s12/F</td>
</tr>
<tr>
<td>75.163</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>u1/n1154_s5/I3</td>
</tr>
<tr>
<td>75.718</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s5/F</td>
</tr>
<tr>
<td>76.250</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[2][A]</td>
<td>u1/n1154_s3/I1</td>
</tr>
<tr>
<td>76.805</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s3/F</td>
</tr>
<tr>
<td>77.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>u1/n1157_s9/I1</td>
</tr>
<tr>
<td>78.143</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s9/F</td>
</tr>
<tr>
<td>78.812</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td>u1/n1155_s5/I0</td>
</tr>
<tr>
<td>79.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s5/F</td>
</tr>
<tr>
<td>79.760</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>u1/n1155_s13/I2</td>
</tr>
<tr>
<td>80.131</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s13/F</td>
</tr>
<tr>
<td>80.911</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[1][A]</td>
<td>u1/n1157_s27/I0</td>
</tr>
<tr>
<td>81.364</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1157_s27/F</td>
</tr>
<tr>
<td>82.302</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[3][B]</td>
<td>u1/n1156_s5/I2</td>
</tr>
<tr>
<td>82.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C33[3][B]</td>
<td style=" background: #97FFFF;">u1/n1156_s5/F</td>
</tr>
<tr>
<td>83.182</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[1][B]</td>
<td>u1/n1157_s7/I3</td>
</tr>
<tr>
<td>83.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s7/F</td>
</tr>
<tr>
<td>84.802</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td>u1/n1158_s14/I0</td>
</tr>
<tr>
<td>85.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1158_s14/F</td>
</tr>
<tr>
<td>85.749</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[2][A]</td>
<td>u1/n1158_s12/I0</td>
</tr>
<tr>
<td>86.304</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R43C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1158_s12/F</td>
</tr>
<tr>
<td>86.977</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C29[3][B]</td>
<td>u1/n1158_s5/I3</td>
</tr>
<tr>
<td>87.494</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R46C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1158_s5/F</td>
</tr>
<tr>
<td>87.770</td>
<td>0.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C29[1][A]</td>
<td>u1/n1158_s3/I1</td>
</tr>
<tr>
<td>88.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n1158_s3/F</td>
</tr>
<tr>
<td>88.724</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C28[1][A]</td>
<td>u1/n1159_s6/I0</td>
</tr>
<tr>
<td>89.095</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R46C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s6/F</td>
</tr>
<tr>
<td>89.512</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[2][A]</td>
<td>u1/n1159_s4/I0</td>
</tr>
<tr>
<td>90.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R47C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s4/F</td>
</tr>
<tr>
<td>90.936</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C30[3][A]</td>
<td>u1/n1159_s3/I0</td>
</tr>
<tr>
<td>91.491</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R37C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s3/F</td>
</tr>
<tr>
<td>92.581</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C32[1][A]</td>
<td>u1/n1160_s4/I0</td>
</tr>
<tr>
<td>92.952</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R46C32[1][A]</td>
<td style=" background: #97FFFF;">u1/n1160_s4/F</td>
</tr>
<tr>
<td>93.378</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C32[1][B]</td>
<td>u1/n1160_s33/I0</td>
</tr>
<tr>
<td>93.927</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1160_s33/F</td>
</tr>
<tr>
<td>93.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][B]</td>
<td style=" font-weight:bold;">u1/wtdina_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][B]</td>
<td>u1/wtdina_4_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_4_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C32[1][B]</td>
<td>u1/wtdina_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>48</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 26.066, 46.655%; route: 29.571, 52.930%; tC2Q: 0.232, 0.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-44.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>90.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>u1/n1150_s4/I1</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s4/F</td>
</tr>
<tr>
<td>65.033</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u1/n1151_s17/I2</td>
</tr>
<tr>
<td>65.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1151_s17/F</td>
</tr>
<tr>
<td>65.776</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u1/n1151_s8/I2</td>
</tr>
<tr>
<td>66.331</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s8/F</td>
</tr>
<tr>
<td>67.489</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u1/n1151_s4/I1</td>
</tr>
<tr>
<td>68.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R35C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s4/F</td>
</tr>
<tr>
<td>68.876</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u1/n1152_s59/I3</td>
</tr>
<tr>
<td>69.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s59/F</td>
</tr>
<tr>
<td>69.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>u1/n1152_s5/I0</td>
</tr>
<tr>
<td>70.136</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s5/F</td>
</tr>
<tr>
<td>71.236</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td>u1/n1152_s3/I1</td>
</tr>
<tr>
<td>71.607</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1152_s3/F</td>
</tr>
<tr>
<td>72.276</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>u1/n1153_s7/I1</td>
</tr>
<tr>
<td>72.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">u1/n1153_s7/F</td>
</tr>
<tr>
<td>73.496</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u1/n1153_s4/I0</td>
</tr>
<tr>
<td>73.867</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1153_s4/F</td>
</tr>
<tr>
<td>74.399</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td>u1/n1154_s12/I1</td>
</tr>
<tr>
<td>74.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1154_s12/F</td>
</tr>
<tr>
<td>75.163</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>u1/n1154_s5/I3</td>
</tr>
<tr>
<td>75.718</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s5/F</td>
</tr>
<tr>
<td>76.250</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[2][A]</td>
<td>u1/n1154_s3/I1</td>
</tr>
<tr>
<td>76.805</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s3/F</td>
</tr>
<tr>
<td>77.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>u1/n1157_s9/I1</td>
</tr>
<tr>
<td>78.143</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s9/F</td>
</tr>
<tr>
<td>78.812</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td>u1/n1155_s5/I0</td>
</tr>
<tr>
<td>79.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s5/F</td>
</tr>
<tr>
<td>79.760</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>u1/n1155_s13/I2</td>
</tr>
<tr>
<td>80.131</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s13/F</td>
</tr>
<tr>
<td>80.911</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[1][A]</td>
<td>u1/n1157_s27/I0</td>
</tr>
<tr>
<td>81.364</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1157_s27/F</td>
</tr>
<tr>
<td>82.302</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[3][B]</td>
<td>u1/n1156_s5/I2</td>
</tr>
<tr>
<td>82.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C33[3][B]</td>
<td style=" background: #97FFFF;">u1/n1156_s5/F</td>
</tr>
<tr>
<td>83.182</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[1][B]</td>
<td>u1/n1157_s7/I3</td>
</tr>
<tr>
<td>83.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s7/F</td>
</tr>
<tr>
<td>84.802</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td>u1/n1158_s14/I0</td>
</tr>
<tr>
<td>85.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1158_s14/F</td>
</tr>
<tr>
<td>85.749</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[2][A]</td>
<td>u1/n1158_s12/I0</td>
</tr>
<tr>
<td>86.304</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R43C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1158_s12/F</td>
</tr>
<tr>
<td>86.977</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C29[3][B]</td>
<td>u1/n1158_s5/I3</td>
</tr>
<tr>
<td>87.494</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R46C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1158_s5/F</td>
</tr>
<tr>
<td>87.770</td>
<td>0.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C29[1][A]</td>
<td>u1/n1158_s3/I1</td>
</tr>
<tr>
<td>88.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n1158_s3/F</td>
</tr>
<tr>
<td>88.724</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C28[1][A]</td>
<td>u1/n1159_s6/I0</td>
</tr>
<tr>
<td>89.095</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R46C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s6/F</td>
</tr>
<tr>
<td>89.512</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[2][A]</td>
<td>u1/n1159_s4/I0</td>
</tr>
<tr>
<td>90.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R47C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s4/F</td>
</tr>
<tr>
<td>90.264</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C29[2][A]</td>
<td>u1/n1159_s30/I0</td>
</tr>
<tr>
<td>90.813</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1159_s30/F</td>
</tr>
<tr>
<td>90.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[2][A]</td>
<td style=" font-weight:bold;">u1/wtdina_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[2][A]</td>
<td>u1/wtdina_5_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_5_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C29[2][A]</td>
<td>u1/wtdina_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>46</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 25.140, 47.654%; route: 27.384, 51.906%; tC2Q: 0.232, 0.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-41.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>88.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>u1/n1150_s4/I1</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s4/F</td>
</tr>
<tr>
<td>65.033</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u1/n1151_s17/I2</td>
</tr>
<tr>
<td>65.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1151_s17/F</td>
</tr>
<tr>
<td>65.776</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u1/n1151_s8/I2</td>
</tr>
<tr>
<td>66.331</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s8/F</td>
</tr>
<tr>
<td>67.489</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u1/n1151_s4/I1</td>
</tr>
<tr>
<td>68.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R35C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s4/F</td>
</tr>
<tr>
<td>68.876</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u1/n1152_s59/I3</td>
</tr>
<tr>
<td>69.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s59/F</td>
</tr>
<tr>
<td>69.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>u1/n1152_s5/I0</td>
</tr>
<tr>
<td>70.136</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s5/F</td>
</tr>
<tr>
<td>71.236</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td>u1/n1152_s3/I1</td>
</tr>
<tr>
<td>71.607</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1152_s3/F</td>
</tr>
<tr>
<td>72.276</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>u1/n1153_s7/I1</td>
</tr>
<tr>
<td>72.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">u1/n1153_s7/F</td>
</tr>
<tr>
<td>73.496</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u1/n1153_s4/I0</td>
</tr>
<tr>
<td>73.867</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1153_s4/F</td>
</tr>
<tr>
<td>74.399</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td>u1/n1154_s12/I1</td>
</tr>
<tr>
<td>74.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1154_s12/F</td>
</tr>
<tr>
<td>75.163</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>u1/n1154_s5/I3</td>
</tr>
<tr>
<td>75.718</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s5/F</td>
</tr>
<tr>
<td>76.250</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[2][A]</td>
<td>u1/n1154_s3/I1</td>
</tr>
<tr>
<td>76.805</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s3/F</td>
</tr>
<tr>
<td>77.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>u1/n1157_s9/I1</td>
</tr>
<tr>
<td>78.143</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s9/F</td>
</tr>
<tr>
<td>78.812</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td>u1/n1155_s5/I0</td>
</tr>
<tr>
<td>79.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s5/F</td>
</tr>
<tr>
<td>79.760</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>u1/n1155_s13/I2</td>
</tr>
<tr>
<td>80.131</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s13/F</td>
</tr>
<tr>
<td>80.911</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[1][A]</td>
<td>u1/n1157_s27/I0</td>
</tr>
<tr>
<td>81.364</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1157_s27/F</td>
</tr>
<tr>
<td>82.302</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[3][B]</td>
<td>u1/n1156_s5/I2</td>
</tr>
<tr>
<td>82.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C33[3][B]</td>
<td style=" background: #97FFFF;">u1/n1156_s5/F</td>
</tr>
<tr>
<td>83.182</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[1][B]</td>
<td>u1/n1157_s7/I3</td>
</tr>
<tr>
<td>83.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s7/F</td>
</tr>
<tr>
<td>84.802</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td>u1/n1158_s14/I0</td>
</tr>
<tr>
<td>85.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1158_s14/F</td>
</tr>
<tr>
<td>85.749</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[2][A]</td>
<td>u1/n1158_s12/I0</td>
</tr>
<tr>
<td>86.304</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R43C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1158_s12/F</td>
</tr>
<tr>
<td>86.977</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C29[3][B]</td>
<td>u1/n1158_s5/I3</td>
</tr>
<tr>
<td>87.494</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R46C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1158_s5/F</td>
</tr>
<tr>
<td>87.770</td>
<td>0.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C29[2][B]</td>
<td>u1/n1158_s29/I1</td>
</tr>
<tr>
<td>88.340</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1158_s29/F</td>
</tr>
<tr>
<td>88.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[2][B]</td>
<td style=" font-weight:bold;">u1/wtdina_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[2][B]</td>
<td>u1/wtdina_6_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_6_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C29[2][B]</td>
<td>u1/wtdina_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>43</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 23.718, 47.170%; route: 26.332, 52.369%; tC2Q: 0.232, 0.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-39.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>u1/n1150_s4/I1</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s4/F</td>
</tr>
<tr>
<td>65.033</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u1/n1151_s17/I2</td>
</tr>
<tr>
<td>65.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1151_s17/F</td>
</tr>
<tr>
<td>65.776</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u1/n1151_s8/I2</td>
</tr>
<tr>
<td>66.331</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s8/F</td>
</tr>
<tr>
<td>67.489</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u1/n1151_s4/I1</td>
</tr>
<tr>
<td>68.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R35C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s4/F</td>
</tr>
<tr>
<td>68.876</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u1/n1152_s59/I3</td>
</tr>
<tr>
<td>69.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s59/F</td>
</tr>
<tr>
<td>69.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>u1/n1152_s5/I0</td>
</tr>
<tr>
<td>70.136</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s5/F</td>
</tr>
<tr>
<td>71.236</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td>u1/n1152_s3/I1</td>
</tr>
<tr>
<td>71.607</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1152_s3/F</td>
</tr>
<tr>
<td>72.276</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>u1/n1153_s7/I1</td>
</tr>
<tr>
<td>72.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">u1/n1153_s7/F</td>
</tr>
<tr>
<td>73.496</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u1/n1153_s4/I0</td>
</tr>
<tr>
<td>73.867</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1153_s4/F</td>
</tr>
<tr>
<td>74.399</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td>u1/n1154_s12/I1</td>
</tr>
<tr>
<td>74.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1154_s12/F</td>
</tr>
<tr>
<td>75.163</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>u1/n1154_s5/I3</td>
</tr>
<tr>
<td>75.718</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s5/F</td>
</tr>
<tr>
<td>76.250</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[2][A]</td>
<td>u1/n1154_s3/I1</td>
</tr>
<tr>
<td>76.805</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s3/F</td>
</tr>
<tr>
<td>77.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>u1/n1157_s9/I1</td>
</tr>
<tr>
<td>78.143</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s9/F</td>
</tr>
<tr>
<td>78.812</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td>u1/n1155_s5/I0</td>
</tr>
<tr>
<td>79.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s5/F</td>
</tr>
<tr>
<td>79.760</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>u1/n1155_s13/I2</td>
</tr>
<tr>
<td>80.131</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s13/F</td>
</tr>
<tr>
<td>80.911</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[1][A]</td>
<td>u1/n1157_s27/I0</td>
</tr>
<tr>
<td>81.364</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1157_s27/F</td>
</tr>
<tr>
<td>82.302</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[3][B]</td>
<td>u1/n1156_s5/I2</td>
</tr>
<tr>
<td>82.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C33[3][B]</td>
<td style=" background: #97FFFF;">u1/n1156_s5/F</td>
</tr>
<tr>
<td>83.182</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[1][B]</td>
<td>u1/n1157_s7/I3</td>
</tr>
<tr>
<td>83.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s7/F</td>
</tr>
<tr>
<td>84.653</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[3][A]</td>
<td>u1/n1157_s3/I1</td>
</tr>
<tr>
<td>85.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1157_s3/F</td>
</tr>
<tr>
<td>85.830</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C33[2][A]</td>
<td>u1/n1157_s2/I0</td>
</tr>
<tr>
<td>86.292</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C33[2][A]</td>
<td style=" background: #97FFFF;">u1/n1157_s2/F</td>
</tr>
<tr>
<td>86.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[2][A]</td>
<td style=" font-weight:bold;">u1/wtdina_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[2][A]</td>
<td>u1/wtdina_7_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_7_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C33[2][A]</td>
<td>u1/wtdina_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>41</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.684, 47.029%; route: 25.318, 52.490%; tC2Q: 0.232, 0.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-37.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>u1/n1150_s4/I1</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s4/F</td>
</tr>
<tr>
<td>65.033</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u1/n1151_s17/I2</td>
</tr>
<tr>
<td>65.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1151_s17/F</td>
</tr>
<tr>
<td>65.776</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u1/n1151_s8/I2</td>
</tr>
<tr>
<td>66.331</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s8/F</td>
</tr>
<tr>
<td>67.489</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u1/n1151_s4/I1</td>
</tr>
<tr>
<td>68.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R35C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s4/F</td>
</tr>
<tr>
<td>68.876</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u1/n1152_s59/I3</td>
</tr>
<tr>
<td>69.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s59/F</td>
</tr>
<tr>
<td>69.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>u1/n1152_s5/I0</td>
</tr>
<tr>
<td>70.136</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s5/F</td>
</tr>
<tr>
<td>71.236</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td>u1/n1152_s3/I1</td>
</tr>
<tr>
<td>71.607</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1152_s3/F</td>
</tr>
<tr>
<td>72.276</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>u1/n1153_s7/I1</td>
</tr>
<tr>
<td>72.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">u1/n1153_s7/F</td>
</tr>
<tr>
<td>73.496</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u1/n1153_s4/I0</td>
</tr>
<tr>
<td>73.867</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1153_s4/F</td>
</tr>
<tr>
<td>74.399</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td>u1/n1154_s12/I1</td>
</tr>
<tr>
<td>74.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1154_s12/F</td>
</tr>
<tr>
<td>75.163</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>u1/n1154_s5/I3</td>
</tr>
<tr>
<td>75.718</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s5/F</td>
</tr>
<tr>
<td>76.250</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[2][A]</td>
<td>u1/n1154_s3/I1</td>
</tr>
<tr>
<td>76.805</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s3/F</td>
</tr>
<tr>
<td>77.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>u1/n1157_s9/I1</td>
</tr>
<tr>
<td>78.143</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s9/F</td>
</tr>
<tr>
<td>78.812</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td>u1/n1155_s5/I0</td>
</tr>
<tr>
<td>79.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s5/F</td>
</tr>
<tr>
<td>79.760</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>u1/n1155_s13/I2</td>
</tr>
<tr>
<td>80.131</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s13/F</td>
</tr>
<tr>
<td>80.911</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[1][A]</td>
<td>u1/n1157_s27/I0</td>
</tr>
<tr>
<td>81.364</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1157_s27/F</td>
</tr>
<tr>
<td>82.302</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[3][B]</td>
<td>u1/n1156_s5/I2</td>
</tr>
<tr>
<td>82.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C33[3][B]</td>
<td style=" background: #97FFFF;">u1/n1156_s5/F</td>
</tr>
<tr>
<td>83.439</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][A]</td>
<td>u1/n1156_s17/I3</td>
</tr>
<tr>
<td>83.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C32[0][A]</td>
<td style=" background: #97FFFF;">u1/n1156_s17/F</td>
</tr>
<tr>
<td>83.999</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C33[0][A]</td>
<td>u1/n1156_s2/I0</td>
</tr>
<tr>
<td>84.370</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C33[0][A]</td>
<td style=" background: #97FFFF;">u1/n1156_s2/F</td>
</tr>
<tr>
<td>84.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C33[0][A]</td>
<td style=" font-weight:bold;">u1/wtdina_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[0][A]</td>
<td>u1/wtdina_8_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_8_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C33[0][A]</td>
<td>u1/wtdina_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>40</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 21.892, 47.271%; route: 24.188, 52.228%; tC2Q: 0.232, 0.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-34.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>81.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>u1/n1150_s4/I1</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s4/F</td>
</tr>
<tr>
<td>65.033</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u1/n1151_s17/I2</td>
</tr>
<tr>
<td>65.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1151_s17/F</td>
</tr>
<tr>
<td>65.776</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u1/n1151_s8/I2</td>
</tr>
<tr>
<td>66.331</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s8/F</td>
</tr>
<tr>
<td>67.489</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u1/n1151_s4/I1</td>
</tr>
<tr>
<td>68.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R35C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s4/F</td>
</tr>
<tr>
<td>68.876</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u1/n1152_s59/I3</td>
</tr>
<tr>
<td>69.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s59/F</td>
</tr>
<tr>
<td>69.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>u1/n1152_s5/I0</td>
</tr>
<tr>
<td>70.136</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s5/F</td>
</tr>
<tr>
<td>71.236</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td>u1/n1152_s3/I1</td>
</tr>
<tr>
<td>71.607</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1152_s3/F</td>
</tr>
<tr>
<td>72.276</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>u1/n1153_s7/I1</td>
</tr>
<tr>
<td>72.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">u1/n1153_s7/F</td>
</tr>
<tr>
<td>73.496</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u1/n1153_s4/I0</td>
</tr>
<tr>
<td>73.867</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1153_s4/F</td>
</tr>
<tr>
<td>74.399</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td>u1/n1154_s12/I1</td>
</tr>
<tr>
<td>74.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1154_s12/F</td>
</tr>
<tr>
<td>75.163</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>u1/n1154_s5/I3</td>
</tr>
<tr>
<td>75.718</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s5/F</td>
</tr>
<tr>
<td>76.250</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[2][A]</td>
<td>u1/n1154_s3/I1</td>
</tr>
<tr>
<td>76.805</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s3/F</td>
</tr>
<tr>
<td>77.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>u1/n1157_s9/I1</td>
</tr>
<tr>
<td>78.143</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1157_s9/F</td>
</tr>
<tr>
<td>78.812</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td>u1/n1155_s5/I0</td>
</tr>
<tr>
<td>79.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C31[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s5/F</td>
</tr>
<tr>
<td>79.760</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>u1/n1155_s13/I2</td>
</tr>
<tr>
<td>80.131</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s13/F</td>
</tr>
<tr>
<td>80.653</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[2][B]</td>
<td>u1/n1155_s2/I0</td>
</tr>
<tr>
<td>81.115</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C32[2][B]</td>
<td style=" background: #97FFFF;">u1/n1155_s2/F</td>
</tr>
<tr>
<td>81.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][B]</td>
<td style=" font-weight:bold;">u1/wtdina_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][B]</td>
<td>u1/wtdina_9_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_9_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C32[2][B]</td>
<td>u1/wtdina_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.706, 48.090%; route: 22.119, 51.372%; tC2Q: 0.232, 0.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>u1/n1150_s4/I1</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s4/F</td>
</tr>
<tr>
<td>65.033</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u1/n1151_s17/I2</td>
</tr>
<tr>
<td>65.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1151_s17/F</td>
</tr>
<tr>
<td>65.776</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u1/n1151_s8/I2</td>
</tr>
<tr>
<td>66.331</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s8/F</td>
</tr>
<tr>
<td>67.489</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u1/n1151_s4/I1</td>
</tr>
<tr>
<td>68.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R35C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s4/F</td>
</tr>
<tr>
<td>68.876</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u1/n1152_s59/I3</td>
</tr>
<tr>
<td>69.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s59/F</td>
</tr>
<tr>
<td>69.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>u1/n1152_s5/I0</td>
</tr>
<tr>
<td>70.136</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s5/F</td>
</tr>
<tr>
<td>71.236</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td>u1/n1152_s3/I1</td>
</tr>
<tr>
<td>71.607</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1152_s3/F</td>
</tr>
<tr>
<td>72.276</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>u1/n1153_s7/I1</td>
</tr>
<tr>
<td>72.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">u1/n1153_s7/F</td>
</tr>
<tr>
<td>73.496</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u1/n1153_s4/I0</td>
</tr>
<tr>
<td>73.867</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1153_s4/F</td>
</tr>
<tr>
<td>74.399</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td>u1/n1154_s12/I1</td>
</tr>
<tr>
<td>74.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td style=" background: #97FFFF;">u1/n1154_s12/F</td>
</tr>
<tr>
<td>75.163</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>u1/n1154_s5/I3</td>
</tr>
<tr>
<td>75.718</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s5/F</td>
</tr>
<tr>
<td>76.250</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[2][A]</td>
<td>u1/n1154_s3/I1</td>
</tr>
<tr>
<td>76.805</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s3/F</td>
</tr>
<tr>
<td>77.511</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[0][A]</td>
<td>u1/n1154_s2/I0</td>
</tr>
<tr>
<td>78.081</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C33[0][A]</td>
<td style=" background: #97FFFF;">u1/n1154_s2/F</td>
</tr>
<tr>
<td>78.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[0][A]</td>
<td style=" font-weight:bold;">u1/wtdina_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[0][A]</td>
<td>u1/wtdina_10_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_10_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C33[0][A]</td>
<td>u1/wtdina_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.371, 48.400%; route: 20.420, 51.021%; tC2Q: 0.232, 0.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-28.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>75.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>u1/n1150_s4/I1</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s4/F</td>
</tr>
<tr>
<td>65.033</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u1/n1151_s17/I2</td>
</tr>
<tr>
<td>65.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1151_s17/F</td>
</tr>
<tr>
<td>65.776</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u1/n1151_s8/I2</td>
</tr>
<tr>
<td>66.331</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s8/F</td>
</tr>
<tr>
<td>67.489</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u1/n1151_s4/I1</td>
</tr>
<tr>
<td>68.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R35C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s4/F</td>
</tr>
<tr>
<td>68.876</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u1/n1152_s59/I3</td>
</tr>
<tr>
<td>69.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s59/F</td>
</tr>
<tr>
<td>69.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>u1/n1152_s5/I0</td>
</tr>
<tr>
<td>70.136</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s5/F</td>
</tr>
<tr>
<td>71.236</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td>u1/n1152_s3/I1</td>
</tr>
<tr>
<td>71.607</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1152_s3/F</td>
</tr>
<tr>
<td>72.276</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>u1/n1153_s7/I1</td>
</tr>
<tr>
<td>72.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">u1/n1153_s7/F</td>
</tr>
<tr>
<td>73.496</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u1/n1153_s4/I0</td>
</tr>
<tr>
<td>73.867</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1153_s4/F</td>
</tr>
<tr>
<td>74.064</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[0][B]</td>
<td>u1/n1153_s25/I0</td>
</tr>
<tr>
<td>74.517</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R38C28[0][B]</td>
<td style=" background: #97FFFF;">u1/n1153_s25/F</td>
</tr>
<tr>
<td>75.057</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>u1/n1153_s2/I0</td>
</tr>
<tr>
<td>75.428</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td style=" background: #97FFFF;">u1/n1153_s2/F</td>
</tr>
<tr>
<td>75.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td style=" font-weight:bold;">u1/wtdina_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>u1/wtdina_11_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_11_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>u1/wtdina_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.998, 48.162%; route: 19.140, 51.218%; tC2Q: 0.232, 0.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>u1/n1150_s4/I1</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s4/F</td>
</tr>
<tr>
<td>65.033</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u1/n1151_s17/I2</td>
</tr>
<tr>
<td>65.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1151_s17/F</td>
</tr>
<tr>
<td>65.776</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u1/n1151_s8/I2</td>
</tr>
<tr>
<td>66.331</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s8/F</td>
</tr>
<tr>
<td>67.489</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u1/n1151_s4/I1</td>
</tr>
<tr>
<td>68.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R35C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s4/F</td>
</tr>
<tr>
<td>68.876</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u1/n1152_s59/I3</td>
</tr>
<tr>
<td>69.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s59/F</td>
</tr>
<tr>
<td>69.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>u1/n1152_s5/I0</td>
</tr>
<tr>
<td>70.136</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u1/n1152_s5/F</td>
</tr>
<tr>
<td>71.236</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td>u1/n1152_s3/I1</td>
</tr>
<tr>
<td>71.607</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C30[3][B]</td>
<td style=" background: #97FFFF;">u1/n1152_s3/F</td>
</tr>
<tr>
<td>72.580</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C28[0][B]</td>
<td>u1/n1152_s2/I0</td>
</tr>
<tr>
<td>72.951</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C28[0][B]</td>
<td style=" background: #97FFFF;">u1/n1152_s2/F</td>
</tr>
<tr>
<td>72.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C28[0][B]</td>
<td style=" font-weight:bold;">u1/wtdina_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[0][B]</td>
<td>u1/wtdina_12_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_12_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C28[0][B]</td>
<td>u1/wtdina_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.619, 47.629%; route: 18.042, 51.707%; tC2Q: 0.232, 0.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>69.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>u1/n1150_s4/I1</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s4/F</td>
</tr>
<tr>
<td>65.033</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u1/n1151_s17/I2</td>
</tr>
<tr>
<td>65.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1151_s17/F</td>
</tr>
<tr>
<td>65.776</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u1/n1151_s8/I2</td>
</tr>
<tr>
<td>66.331</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s8/F</td>
</tr>
<tr>
<td>67.489</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u1/n1151_s4/I1</td>
</tr>
<tr>
<td>68.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R35C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1151_s4/F</td>
</tr>
<tr>
<td>69.070</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C29[2][A]</td>
<td>u1/n1151_s26/I0</td>
</tr>
<tr>
<td>69.441</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1151_s26/F</td>
</tr>
<tr>
<td>69.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C29[2][A]</td>
<td style=" font-weight:bold;">u1/wtdina_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[2][A]</td>
<td>u1/wtdina_13_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_13_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C29[2][A]</td>
<td>u1/wtdina_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.161, 48.309%; route: 15.991, 50.952%; tC2Q: 0.232, 0.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>67.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>u1/n1150_s4/I1</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s4/F</td>
</tr>
<tr>
<td>65.259</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>u1/n1150_s3/I0</td>
</tr>
<tr>
<td>65.712</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1150_s3/F</td>
</tr>
<tr>
<td>66.645</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[1][A]</td>
<td>u1/n1150_s2/I0</td>
</tr>
<tr>
<td>67.215</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n1150_s2/F</td>
</tr>
<tr>
<td>67.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[1][A]</td>
<td style=" font-weight:bold;">u1/wtdina_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[1][A]</td>
<td>u1/wtdina_14_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_14_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C33[1][A]</td>
<td>u1/wtdina_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.133, 48.471%; route: 14.793, 50.733%; tC2Q: 0.232, 0.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_t_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ap3216c/als_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C30[1][A]</td>
<td>u_ap3216c/als_data_t_11_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C30[1][A]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_t_11_s0/Q</td>
</tr>
<tr>
<td>4.769</td>
<td>1.694</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u_ap3216c/mult_392_s1/B[11]</td>
</tr>
<tr>
<td>8.409</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/mult_392_s1/DOUT[12]</td>
</tr>
<tr>
<td>10.409</td>
<td>2.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C29[0][B]</td>
<td>u_ap3216c/n573_s16/I2</td>
</tr>
<tr>
<td>10.979</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C29[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n573_s16/F</td>
</tr>
<tr>
<td>10.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C29[0][A]</td>
<td>u_ap3216c/n573_s14/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R51C29[0][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n573_s14/F</td>
</tr>
<tr>
<td>11.968</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C28[1][A]</td>
<td>u_ap3216c/n574_s21/I2</td>
</tr>
<tr>
<td>12.517</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R50C28[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n574_s21/F</td>
</tr>
<tr>
<td>12.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[2][A]</td>
<td>u_ap3216c/n574_s19/I1</td>
</tr>
<tr>
<td>12.892</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R50C28[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n574_s19/F</td>
</tr>
<tr>
<td>13.075</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C29[1][B]</td>
<td>u_ap3216c/n575_s22/I3</td>
</tr>
<tr>
<td>13.446</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C29[1][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n575_s22/F</td>
</tr>
<tr>
<td>13.617</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[0][B]</td>
<td>u_ap3216c/n575_s18/I0</td>
</tr>
<tr>
<td>14.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R50C30[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n575_s18/F</td>
</tr>
<tr>
<td>14.083</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[3][B]</td>
<td>u_ap3216c/n575_s15/I2</td>
</tr>
<tr>
<td>14.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R50C30[3][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n575_s15/F</td>
</tr>
<tr>
<td>14.905</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[0][A]</td>
<td>u_ap3216c/n577_s16/I1</td>
</tr>
<tr>
<td>15.454</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C32[0][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s16/F</td>
</tr>
<tr>
<td>15.634</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[0][B]</td>
<td>u_ap3216c/n576_s12/I3</td>
</tr>
<tr>
<td>16.096</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C31[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n576_s12/F</td>
</tr>
<tr>
<td>16.269</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[2][B]</td>
<td>u_ap3216c/n576_s15/I0</td>
</tr>
<tr>
<td>16.731</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C30[2][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n576_s15/F</td>
</tr>
<tr>
<td>16.905</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>u_ap3216c/n576_s8/I1</td>
</tr>
<tr>
<td>17.460</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n576_s8/F</td>
</tr>
<tr>
<td>17.730</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[3][A]</td>
<td>u_ap3216c/n577_s19/I1</td>
</tr>
<tr>
<td>18.101</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C32[3][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s19/F</td>
</tr>
<tr>
<td>18.106</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][A]</td>
<td>u_ap3216c/n577_s18/I0</td>
</tr>
<tr>
<td>18.559</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s18/F</td>
</tr>
<tr>
<td>18.717</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[0][B]</td>
<td>u_ap3216c/n577_s14/I3</td>
</tr>
<tr>
<td>19.266</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C32[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s14/F</td>
</tr>
<tr>
<td>19.442</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[2][A]</td>
<td>u_ap3216c/n577_s12/I1</td>
</tr>
<tr>
<td>19.997</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R50C31[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s12/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C31[0][B]</td>
<td>u_ap3216c/n578_s15/I1</td>
</tr>
<tr>
<td>20.670</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C31[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n578_s15/F</td>
</tr>
<tr>
<td>20.671</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[0][A]</td>
<td>u_ap3216c/n578_s14/I0</td>
</tr>
<tr>
<td>21.241</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C31[0][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n578_s14/F</td>
</tr>
<tr>
<td>21.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[2][A]</td>
<td>u_ap3216c/n578_s10/I3</td>
</tr>
<tr>
<td>21.615</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C31[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n578_s10/F</td>
</tr>
<tr>
<td>21.812</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C32[2][B]</td>
<td>u_ap3216c/n579_s18/I2</td>
</tr>
<tr>
<td>22.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C32[2][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n579_s18/F</td>
</tr>
<tr>
<td>22.383</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C32[1][B]</td>
<td>u_ap3216c/n579_s11/I0</td>
</tr>
<tr>
<td>22.900</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C32[1][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n579_s11/F</td>
</tr>
<tr>
<td>23.319</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C30[2][A]</td>
<td>u_ap3216c/n579_s9/I1</td>
</tr>
<tr>
<td>23.868</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R51C30[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n579_s9/F</td>
</tr>
<tr>
<td>23.872</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30[2][B]</td>
<td>u_ap3216c/n580_s15/I2</td>
</tr>
<tr>
<td>24.334</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C30[2][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n580_s15/F</td>
</tr>
<tr>
<td>24.335</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30[3][B]</td>
<td>u_ap3216c/n580_s14/I0</td>
</tr>
<tr>
<td>24.884</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C30[3][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n580_s14/F</td>
</tr>
<tr>
<td>24.887</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30[1][A]</td>
<td>u_ap3216c/n580_s12/I1</td>
</tr>
<tr>
<td>25.404</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R51C30[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n580_s12/F</td>
</tr>
<tr>
<td>25.821</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C29[3][A]</td>
<td>u_ap3216c/n581_s29/I3</td>
</tr>
<tr>
<td>26.283</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C29[3][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n581_s29/F</td>
</tr>
<tr>
<td>26.456</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[2][A]</td>
<td>u_ap3216c/n581_s25/I3</td>
</tr>
<tr>
<td>27.026</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C30[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n581_s25/F</td>
</tr>
<tr>
<td>27.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[2][A]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>8.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[2][A]</td>
<td>u_ap3216c/als_data_0_s0/G</td>
</tr>
<tr>
<td>8.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_data_0_s0</td>
</tr>
<tr>
<td>7.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C30[2][A]</td>
<td>u_ap3216c/als_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.619, 68.722%; route: 7.332, 30.318%; tC2Q: 0.232, 0.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>38.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>38.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/Q</td>
</tr>
<tr>
<td>39.413</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[0][B]</td>
<td>u1/n870_s/I1</td>
</tr>
<tr>
<td>39.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">u1/n870_s/COUT</td>
</tr>
<tr>
<td>39.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][A]</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>39.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n869_s/COUT</td>
</tr>
<tr>
<td>39.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[1][B]</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>39.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n868_s/COUT</td>
</tr>
<tr>
<td>39.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][A]</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>39.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n867_s/COUT</td>
</tr>
<tr>
<td>39.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C29[2][B]</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>39.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n866_s/COUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C30[0][A]</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>39.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n865_s/COUT</td>
</tr>
<tr>
<td>41.385</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u1/mult_510_s1/B[10]</td>
</tr>
<tr>
<td>45.025</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u1/mult_510_s1/DOUT[26]</td>
</tr>
<tr>
<td>46.372</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>u1/n1163_s121/I3</td>
</tr>
<tr>
<td>46.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s121/F</td>
</tr>
<tr>
<td>47.122</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>u1/n1163_s75/I1</td>
</tr>
<tr>
<td>47.639</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C32[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s75/F</td>
</tr>
<tr>
<td>48.826</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u1/n1163_s143/I0</td>
</tr>
<tr>
<td>49.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s143/F</td>
</tr>
<tr>
<td>50.145</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>u1/n1163_s44/I1</td>
</tr>
<tr>
<td>50.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s44/F</td>
</tr>
<tr>
<td>51.193</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>51.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s24/F</td>
</tr>
<tr>
<td>51.832</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u1/n1163_s55/I1</td>
</tr>
<tr>
<td>52.387</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s55/F</td>
</tr>
<tr>
<td>52.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>u1/n1163_s28/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s28/F</td>
</tr>
<tr>
<td>53.560</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u1/n1163_s16/I2</td>
</tr>
<tr>
<td>54.115</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s16/F</td>
</tr>
<tr>
<td>54.817</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][B]</td>
<td>u1/n1163_s31/I3</td>
</tr>
<tr>
<td>55.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C31[3][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s31/F</td>
</tr>
<tr>
<td>55.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>56.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s17/F</td>
</tr>
<tr>
<td>56.788</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C30[1][B]</td>
<td>u1/n1149_s22/I3</td>
</tr>
<tr>
<td>57.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R28C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s22/F</td>
</tr>
<tr>
<td>57.669</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>u1/n1149_s14/I1</td>
</tr>
<tr>
<td>58.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s14/F</td>
</tr>
<tr>
<td>58.587</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>u1/n1163_s42/I1</td>
</tr>
<tr>
<td>58.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[2][B]</td>
<td style=" background: #97FFFF;">u1/n1163_s42/F</td>
</tr>
<tr>
<td>59.478</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u1/n1163_s21/I2</td>
</tr>
<tr>
<td>59.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s21/F</td>
</tr>
<tr>
<td>60.423</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>u1/n1163_s145/I3</td>
</tr>
<tr>
<td>60.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u1/n1163_s145/F</td>
</tr>
<tr>
<td>61.445</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][B]</td>
<td>u1/n1149_s9/I1</td>
</tr>
<tr>
<td>61.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s9/F</td>
</tr>
<tr>
<td>62.580</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u1/n1149_s5/I0</td>
</tr>
<tr>
<td>63.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s5/F</td>
</tr>
<tr>
<td>63.965</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][A]</td>
<td>u1/n1149_s39/I3</td>
</tr>
<tr>
<td>64.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C29[2][A]</td>
<td style=" background: #97FFFF;">u1/n1149_s39/F</td>
</tr>
<tr>
<td>64.771</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[0][B]</td>
<td>u1/n1149_s2/I0</td>
</tr>
<tr>
<td>65.320</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C31[0][B]</td>
<td style=" background: #97FFFF;">u1/n1149_s2/F</td>
</tr>
<tr>
<td>65.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[0][B]</td>
<td style=" font-weight:bold;">u1/wtdina_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_R[1]</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[0][B]</td>
<td>u1/wtdina_15_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/wtdina_15_s0</td>
</tr>
<tr>
<td>46.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C31[0][B]</td>
<td>u1/wtdina_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.659, 50.102%; route: 13.372, 49.047%; tC2Q: 0.232, 0.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_t_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ap3216c/als_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C30[1][A]</td>
<td>u_ap3216c/als_data_t_11_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C30[1][A]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_t_11_s0/Q</td>
</tr>
<tr>
<td>4.769</td>
<td>1.694</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u_ap3216c/mult_392_s1/B[11]</td>
</tr>
<tr>
<td>8.409</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/mult_392_s1/DOUT[12]</td>
</tr>
<tr>
<td>10.409</td>
<td>2.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C29[0][B]</td>
<td>u_ap3216c/n573_s16/I2</td>
</tr>
<tr>
<td>10.979</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C29[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n573_s16/F</td>
</tr>
<tr>
<td>10.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C29[0][A]</td>
<td>u_ap3216c/n573_s14/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R51C29[0][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n573_s14/F</td>
</tr>
<tr>
<td>11.968</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C28[1][A]</td>
<td>u_ap3216c/n574_s21/I2</td>
</tr>
<tr>
<td>12.517</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R50C28[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n574_s21/F</td>
</tr>
<tr>
<td>12.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[2][A]</td>
<td>u_ap3216c/n574_s19/I1</td>
</tr>
<tr>
<td>12.892</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R50C28[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n574_s19/F</td>
</tr>
<tr>
<td>13.075</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C29[1][B]</td>
<td>u_ap3216c/n575_s22/I3</td>
</tr>
<tr>
<td>13.446</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C29[1][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n575_s22/F</td>
</tr>
<tr>
<td>13.617</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[0][B]</td>
<td>u_ap3216c/n575_s18/I0</td>
</tr>
<tr>
<td>14.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R50C30[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n575_s18/F</td>
</tr>
<tr>
<td>14.083</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[3][B]</td>
<td>u_ap3216c/n575_s15/I2</td>
</tr>
<tr>
<td>14.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R50C30[3][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n575_s15/F</td>
</tr>
<tr>
<td>14.905</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[0][A]</td>
<td>u_ap3216c/n577_s16/I1</td>
</tr>
<tr>
<td>15.454</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C32[0][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s16/F</td>
</tr>
<tr>
<td>15.634</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[0][B]</td>
<td>u_ap3216c/n576_s12/I3</td>
</tr>
<tr>
<td>16.096</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C31[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n576_s12/F</td>
</tr>
<tr>
<td>16.269</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[2][B]</td>
<td>u_ap3216c/n576_s15/I0</td>
</tr>
<tr>
<td>16.731</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C30[2][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n576_s15/F</td>
</tr>
<tr>
<td>16.905</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>u_ap3216c/n576_s8/I1</td>
</tr>
<tr>
<td>17.460</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n576_s8/F</td>
</tr>
<tr>
<td>17.730</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[3][A]</td>
<td>u_ap3216c/n577_s19/I1</td>
</tr>
<tr>
<td>18.101</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C32[3][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s19/F</td>
</tr>
<tr>
<td>18.106</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][A]</td>
<td>u_ap3216c/n577_s18/I0</td>
</tr>
<tr>
<td>18.559</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s18/F</td>
</tr>
<tr>
<td>18.717</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[0][B]</td>
<td>u_ap3216c/n577_s14/I3</td>
</tr>
<tr>
<td>19.266</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C32[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s14/F</td>
</tr>
<tr>
<td>19.442</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[2][A]</td>
<td>u_ap3216c/n577_s12/I1</td>
</tr>
<tr>
<td>19.997</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R50C31[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s12/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C31[0][B]</td>
<td>u_ap3216c/n578_s15/I1</td>
</tr>
<tr>
<td>20.670</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C31[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n578_s15/F</td>
</tr>
<tr>
<td>20.671</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[0][A]</td>
<td>u_ap3216c/n578_s14/I0</td>
</tr>
<tr>
<td>21.241</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C31[0][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n578_s14/F</td>
</tr>
<tr>
<td>21.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[2][A]</td>
<td>u_ap3216c/n578_s10/I3</td>
</tr>
<tr>
<td>21.615</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C31[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n578_s10/F</td>
</tr>
<tr>
<td>21.812</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C32[2][B]</td>
<td>u_ap3216c/n579_s18/I2</td>
</tr>
<tr>
<td>22.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C32[2][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n579_s18/F</td>
</tr>
<tr>
<td>22.383</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C32[1][B]</td>
<td>u_ap3216c/n579_s11/I0</td>
</tr>
<tr>
<td>22.900</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C32[1][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n579_s11/F</td>
</tr>
<tr>
<td>23.319</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C30[2][A]</td>
<td>u_ap3216c/n579_s9/I1</td>
</tr>
<tr>
<td>23.868</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R51C30[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n579_s9/F</td>
</tr>
<tr>
<td>23.872</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30[2][B]</td>
<td>u_ap3216c/n580_s15/I2</td>
</tr>
<tr>
<td>24.334</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C30[2][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n580_s15/F</td>
</tr>
<tr>
<td>24.335</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30[3][B]</td>
<td>u_ap3216c/n580_s14/I0</td>
</tr>
<tr>
<td>24.884</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C30[3][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n580_s14/F</td>
</tr>
<tr>
<td>24.887</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30[1][A]</td>
<td>u_ap3216c/n580_s12/I1</td>
</tr>
<tr>
<td>25.404</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R51C30[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n580_s12/F</td>
</tr>
<tr>
<td>26.734</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>8.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>u_ap3216c/als_data_1_s0/G</td>
</tr>
<tr>
<td>8.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_data_1_s0</td>
</tr>
<tr>
<td>7.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>u_ap3216c/als_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.587, 65.242%; route: 8.072, 33.787%; tC2Q: 0.232, 0.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_t_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ap3216c/als_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C30[1][A]</td>
<td>u_ap3216c/als_data_t_11_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C30[1][A]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_t_11_s0/Q</td>
</tr>
<tr>
<td>4.769</td>
<td>1.694</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u_ap3216c/mult_392_s1/B[11]</td>
</tr>
<tr>
<td>8.409</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/mult_392_s1/DOUT[12]</td>
</tr>
<tr>
<td>10.409</td>
<td>2.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C29[0][B]</td>
<td>u_ap3216c/n573_s16/I2</td>
</tr>
<tr>
<td>10.979</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C29[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n573_s16/F</td>
</tr>
<tr>
<td>10.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C29[0][A]</td>
<td>u_ap3216c/n573_s14/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R51C29[0][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n573_s14/F</td>
</tr>
<tr>
<td>11.968</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C28[1][A]</td>
<td>u_ap3216c/n574_s21/I2</td>
</tr>
<tr>
<td>12.517</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R50C28[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n574_s21/F</td>
</tr>
<tr>
<td>12.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[2][A]</td>
<td>u_ap3216c/n574_s19/I1</td>
</tr>
<tr>
<td>12.892</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R50C28[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n574_s19/F</td>
</tr>
<tr>
<td>13.075</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C29[1][B]</td>
<td>u_ap3216c/n575_s22/I3</td>
</tr>
<tr>
<td>13.446</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C29[1][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n575_s22/F</td>
</tr>
<tr>
<td>13.617</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[0][B]</td>
<td>u_ap3216c/n575_s18/I0</td>
</tr>
<tr>
<td>14.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R50C30[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n575_s18/F</td>
</tr>
<tr>
<td>14.083</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[3][B]</td>
<td>u_ap3216c/n575_s15/I2</td>
</tr>
<tr>
<td>14.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R50C30[3][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n575_s15/F</td>
</tr>
<tr>
<td>14.905</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[0][A]</td>
<td>u_ap3216c/n577_s16/I1</td>
</tr>
<tr>
<td>15.454</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C32[0][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s16/F</td>
</tr>
<tr>
<td>15.634</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[0][B]</td>
<td>u_ap3216c/n576_s12/I3</td>
</tr>
<tr>
<td>16.096</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C31[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n576_s12/F</td>
</tr>
<tr>
<td>16.269</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[2][B]</td>
<td>u_ap3216c/n576_s15/I0</td>
</tr>
<tr>
<td>16.731</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C30[2][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n576_s15/F</td>
</tr>
<tr>
<td>16.905</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>u_ap3216c/n576_s8/I1</td>
</tr>
<tr>
<td>17.460</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n576_s8/F</td>
</tr>
<tr>
<td>17.730</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[3][A]</td>
<td>u_ap3216c/n577_s19/I1</td>
</tr>
<tr>
<td>18.101</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C32[3][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s19/F</td>
</tr>
<tr>
<td>18.106</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][A]</td>
<td>u_ap3216c/n577_s18/I0</td>
</tr>
<tr>
<td>18.559</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s18/F</td>
</tr>
<tr>
<td>18.717</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[0][B]</td>
<td>u_ap3216c/n577_s14/I3</td>
</tr>
<tr>
<td>19.266</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C32[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s14/F</td>
</tr>
<tr>
<td>19.442</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[2][A]</td>
<td>u_ap3216c/n577_s12/I1</td>
</tr>
<tr>
<td>19.997</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R50C31[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s12/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C31[0][B]</td>
<td>u_ap3216c/n578_s15/I1</td>
</tr>
<tr>
<td>20.670</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C31[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n578_s15/F</td>
</tr>
<tr>
<td>20.671</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[0][A]</td>
<td>u_ap3216c/n578_s14/I0</td>
</tr>
<tr>
<td>21.241</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C31[0][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n578_s14/F</td>
</tr>
<tr>
<td>21.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[2][A]</td>
<td>u_ap3216c/n578_s10/I3</td>
</tr>
<tr>
<td>21.615</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C31[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n578_s10/F</td>
</tr>
<tr>
<td>21.812</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C32[2][B]</td>
<td>u_ap3216c/n579_s18/I2</td>
</tr>
<tr>
<td>22.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C32[2][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n579_s18/F</td>
</tr>
<tr>
<td>22.383</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C32[1][B]</td>
<td>u_ap3216c/n579_s11/I0</td>
</tr>
<tr>
<td>22.900</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C32[1][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n579_s11/F</td>
</tr>
<tr>
<td>23.319</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C30[2][A]</td>
<td>u_ap3216c/n579_s9/I1</td>
</tr>
<tr>
<td>23.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R51C30[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n579_s9/F</td>
</tr>
<tr>
<td>25.154</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C30[1][A]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>8.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C30[1][A]</td>
<td>u_ap3216c/als_data_2_s0/G</td>
</tr>
<tr>
<td>8.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_data_2_s0</td>
</tr>
<tr>
<td>7.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C30[1][A]</td>
<td>u_ap3216c/als_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.027, 62.869%; route: 8.052, 36.091%; tC2Q: 0.232, 1.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/n508_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/graykk_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>274</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[5][B]</td>
<td>u1/n508_s4/CLK</td>
</tr>
<tr>
<td>2.530</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>DSP_R19[5][B]</td>
<td style=" font-weight:bold;">u1/n508_s4/DOUT[14]</td>
</tr>
<tr>
<td>3.307</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C52[3][B]</td>
<td>u1/n730_s19/I1</td>
</tr>
<tr>
<td>3.877</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C52[3][B]</td>
<td style=" background: #97FFFF;">u1/n730_s19/F</td>
</tr>
<tr>
<td>3.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[3][A]</td>
<td>u1/n730_s14/I0</td>
</tr>
<tr>
<td>4.395</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R31C52[3][A]</td>
<td style=" background: #97FFFF;">u1/n730_s14/F</td>
</tr>
<tr>
<td>4.655</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C52[3][A]</td>
<td>u1/n730_s21/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C52[3][A]</td>
<td style=" background: #97FFFF;">u1/n730_s21/F</td>
</tr>
<tr>
<td>5.219</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C52[0][B]</td>
<td>u1/n730_s10/I1</td>
</tr>
<tr>
<td>5.736</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C52[0][B]</td>
<td style=" background: #97FFFF;">u1/n730_s10/F</td>
</tr>
<tr>
<td>6.263</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C53[3][B]</td>
<td>u1/n730_s4/I0</td>
</tr>
<tr>
<td>6.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R37C53[3][B]</td>
<td style=" background: #97FFFF;">u1/n730_s4/F</td>
</tr>
<tr>
<td>6.809</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][A]</td>
<td>u1/n730_s18/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][A]</td>
<td style=" background: #97FFFF;">u1/n730_s18/F</td>
</tr>
<tr>
<td>7.703</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C52[0][B]</td>
<td>u1/n730_s13/I3</td>
</tr>
<tr>
<td>8.156</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C52[0][B]</td>
<td style=" background: #97FFFF;">u1/n730_s13/F</td>
</tr>
<tr>
<td>8.315</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C52[3][B]</td>
<td>u1/n730_s6/I3</td>
</tr>
<tr>
<td>8.686</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C52[3][B]</td>
<td style=" background: #97FFFF;">u1/n730_s6/F</td>
</tr>
<tr>
<td>9.223</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C53[3][A]</td>
<td>u1/n730_s22/I3</td>
</tr>
<tr>
<td>9.676</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C53[3][A]</td>
<td style=" background: #97FFFF;">u1/n730_s22/F</td>
</tr>
<tr>
<td>9.689</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C53[1][A]</td>
<td>u1/n730_s3/I1</td>
</tr>
<tr>
<td>10.151</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C53[1][A]</td>
<td style=" background: #97FFFF;">u1/n730_s3/F</td>
</tr>
<tr>
<td>10.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C53[2][A]</td>
<td>u1/n730_s1/I1</td>
</tr>
<tr>
<td>10.525</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R38C53[2][A]</td>
<td style=" background: #97FFFF;">u1/n730_s1/F</td>
</tr>
<tr>
<td>10.971</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C54[3][B]</td>
<td>u1/n731_s6/I2</td>
</tr>
<tr>
<td>11.433</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R37C54[3][B]</td>
<td style=" background: #97FFFF;">u1/n731_s6/F</td>
</tr>
<tr>
<td>11.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C54[0][B]</td>
<td>u1/n731_s11/I0</td>
</tr>
<tr>
<td>11.952</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C54[0][B]</td>
<td style=" background: #97FFFF;">u1/n731_s11/F</td>
</tr>
<tr>
<td>12.365</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C53[1][A]</td>
<td>u1/n731_s2/I3</td>
</tr>
<tr>
<td>12.882</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C53[1][A]</td>
<td style=" background: #97FFFF;">u1/n731_s2/F</td>
</tr>
<tr>
<td>13.138</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C54[2][A]</td>
<td>u1/n731_s10/I0</td>
</tr>
<tr>
<td>13.509</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C54[2][A]</td>
<td style=" background: #97FFFF;">u1/n731_s10/F</td>
</tr>
<tr>
<td>13.702</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C53[2][B]</td>
<td>u1/n736_s15/I1</td>
</tr>
<tr>
<td>14.073</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C53[2][B]</td>
<td style=" background: #97FFFF;">u1/n736_s15/F</td>
</tr>
<tr>
<td>14.082</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C53[3][A]</td>
<td>u1/n732_s20/I3</td>
</tr>
<tr>
<td>14.599</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C53[3][A]</td>
<td style=" background: #97FFFF;">u1/n732_s20/F</td>
</tr>
<tr>
<td>15.093</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C55[1][B]</td>
<td>u1/n732_s7/I2</td>
</tr>
<tr>
<td>15.555</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C55[1][B]</td>
<td style=" background: #97FFFF;">u1/n732_s7/F</td>
</tr>
<tr>
<td>15.556</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C55[3][B]</td>
<td>u1/n732_s2/I1</td>
</tr>
<tr>
<td>16.111</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C55[3][B]</td>
<td style=" background: #97FFFF;">u1/n732_s2/F</td>
</tr>
<tr>
<td>17.010</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C52[3][A]</td>
<td>u1/n732_s1/I0</td>
</tr>
<tr>
<td>17.381</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R34C52[3][A]</td>
<td style=" background: #97FFFF;">u1/n732_s1/F</td>
</tr>
<tr>
<td>18.131</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C54[2][B]</td>
<td>u1/n736_s11/I1</td>
</tr>
<tr>
<td>18.502</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R37C54[2][B]</td>
<td style=" background: #97FFFF;">u1/n736_s11/F</td>
</tr>
<tr>
<td>18.511</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C54[1][A]</td>
<td>u1/n734_s13/I3</td>
</tr>
<tr>
<td>19.028</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R37C54[1][A]</td>
<td style=" background: #97FFFF;">u1/n734_s13/F</td>
</tr>
<tr>
<td>19.281</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C56[3][A]</td>
<td>u1/n733_s13/I3</td>
</tr>
<tr>
<td>19.652</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R37C56[3][A]</td>
<td style=" background: #97FFFF;">u1/n733_s13/F</td>
</tr>
<tr>
<td>19.660</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C56[1][B]</td>
<td>u1/n733_s4/I0</td>
</tr>
<tr>
<td>20.113</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C56[1][B]</td>
<td style=" background: #97FFFF;">u1/n733_s4/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C56[1][B]</td>
<td>u1/n733_s1/I3</td>
</tr>
<tr>
<td>20.916</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R35C56[1][B]</td>
<td style=" background: #97FFFF;">u1/n733_s1/F</td>
</tr>
<tr>
<td>21.355</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C54[3][A]</td>
<td>u1/n736_s17/I2</td>
</tr>
<tr>
<td>21.726</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C54[3][A]</td>
<td style=" background: #97FFFF;">u1/n736_s17/F</td>
</tr>
<tr>
<td>21.730</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C54[1][B]</td>
<td>u1/n736_s5/I1</td>
</tr>
<tr>
<td>22.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C54[1][B]</td>
<td style=" background: #97FFFF;">u1/n736_s5/F</td>
</tr>
<tr>
<td>22.751</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C52[2][B]</td>
<td>u1/n735_s2/I1</td>
</tr>
<tr>
<td>23.122</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C52[2][B]</td>
<td style=" background: #97FFFF;">u1/n735_s2/F</td>
</tr>
<tr>
<td>23.297</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C53[1][B]</td>
<td>u1/n734_s6/I1</td>
</tr>
<tr>
<td>23.668</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C53[1][B]</td>
<td style=" background: #97FFFF;">u1/n734_s6/F</td>
</tr>
<tr>
<td>24.085</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C56[0][A]</td>
<td>u1/n734_s2/I1</td>
</tr>
<tr>
<td>24.456</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C56[0][A]</td>
<td style=" background: #97FFFF;">u1/n734_s2/F</td>
</tr>
<tr>
<td>24.610</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C56[3][B]</td>
<td>u1/n734_s1/I0</td>
</tr>
<tr>
<td>25.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C56[3][B]</td>
<td style=" background: #97FFFF;">u1/n734_s1/F</td>
</tr>
<tr>
<td>25.870</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C52[2][B]</td>
<td>u1/n735_s7/I2</td>
</tr>
<tr>
<td>26.425</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C52[2][B]</td>
<td style=" background: #97FFFF;">u1/n735_s7/F</td>
</tr>
<tr>
<td>26.915</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C52[1][B]</td>
<td>u1/n735_s12/I1</td>
</tr>
<tr>
<td>27.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C52[1][B]</td>
<td style=" background: #97FFFF;">u1/n735_s12/F</td>
</tr>
<tr>
<td>27.299</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C52[2][B]</td>
<td>u1/n735_s1/I1</td>
</tr>
<tr>
<td>27.854</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C52[2][B]</td>
<td style=" background: #97FFFF;">u1/n735_s1/F</td>
</tr>
<tr>
<td>28.523</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C51[2][A]</td>
<td>u1/n736_s13/I3</td>
</tr>
<tr>
<td>28.894</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C51[2][A]</td>
<td style=" background: #97FFFF;">u1/n736_s13/F</td>
</tr>
<tr>
<td>28.898</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C51[1][B]</td>
<td>u1/n736_s7/I0</td>
</tr>
<tr>
<td>29.351</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C51[1][B]</td>
<td style=" background: #97FFFF;">u1/n736_s7/F</td>
</tr>
<tr>
<td>29.510</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C51[1][A]</td>
<td>u1/n736_s2/I1</td>
</tr>
<tr>
<td>29.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C51[1][A]</td>
<td style=" background: #97FFFF;">u1/n736_s2/F</td>
</tr>
<tr>
<td>30.571</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C52[3][B]</td>
<td>u1/n736_s1/I0</td>
</tr>
<tr>
<td>31.024</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C52[3][B]</td>
<td style=" background: #97FFFF;">u1/n736_s1/F</td>
</tr>
<tr>
<td>31.551</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C51[3][A]</td>
<td>u1/n737_s6/I3</td>
</tr>
<tr>
<td>32.013</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C51[3][A]</td>
<td style=" background: #97FFFF;">u1/n737_s6/F</td>
</tr>
<tr>
<td>32.014</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C51[3][B]</td>
<td>u1/n737_s8/I0</td>
</tr>
<tr>
<td>32.467</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C51[3][B]</td>
<td style=" background: #97FFFF;">u1/n737_s8/F</td>
</tr>
<tr>
<td>32.880</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td>u1/n737_s1/I1</td>
</tr>
<tr>
<td>33.251</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td style=" background: #97FFFF;">u1/n737_s1/F</td>
</tr>
<tr>
<td>33.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td style=" font-weight:bold;">u1/graykk_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>274</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td>u1/graykk_0_s0/CLK</td>
</tr>
<tr>
<td>16.481</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C51[0][A]</td>
<td>u1/graykk_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>42</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.124, 58.503%; route: 12.597, 40.662%; tC2Q: 0.259, 0.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_t_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ap3216c/als_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C30[1][A]</td>
<td>u_ap3216c/als_data_t_11_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C30[1][A]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_t_11_s0/Q</td>
</tr>
<tr>
<td>4.769</td>
<td>1.694</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u_ap3216c/mult_392_s1/B[11]</td>
</tr>
<tr>
<td>8.409</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/mult_392_s1/DOUT[12]</td>
</tr>
<tr>
<td>10.409</td>
<td>2.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C29[0][B]</td>
<td>u_ap3216c/n573_s16/I2</td>
</tr>
<tr>
<td>10.979</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C29[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n573_s16/F</td>
</tr>
<tr>
<td>10.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C29[0][A]</td>
<td>u_ap3216c/n573_s14/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R51C29[0][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n573_s14/F</td>
</tr>
<tr>
<td>11.968</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C28[1][A]</td>
<td>u_ap3216c/n574_s21/I2</td>
</tr>
<tr>
<td>12.517</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R50C28[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n574_s21/F</td>
</tr>
<tr>
<td>12.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[2][A]</td>
<td>u_ap3216c/n574_s19/I1</td>
</tr>
<tr>
<td>12.892</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R50C28[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n574_s19/F</td>
</tr>
<tr>
<td>13.075</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C29[1][B]</td>
<td>u_ap3216c/n575_s22/I3</td>
</tr>
<tr>
<td>13.446</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C29[1][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n575_s22/F</td>
</tr>
<tr>
<td>13.617</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[0][B]</td>
<td>u_ap3216c/n575_s18/I0</td>
</tr>
<tr>
<td>14.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R50C30[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n575_s18/F</td>
</tr>
<tr>
<td>14.083</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[3][B]</td>
<td>u_ap3216c/n575_s15/I2</td>
</tr>
<tr>
<td>14.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R50C30[3][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n575_s15/F</td>
</tr>
<tr>
<td>14.905</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[0][A]</td>
<td>u_ap3216c/n577_s16/I1</td>
</tr>
<tr>
<td>15.454</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C32[0][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s16/F</td>
</tr>
<tr>
<td>15.634</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[0][B]</td>
<td>u_ap3216c/n576_s12/I3</td>
</tr>
<tr>
<td>16.096</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C31[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n576_s12/F</td>
</tr>
<tr>
<td>16.269</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[2][B]</td>
<td>u_ap3216c/n576_s15/I0</td>
</tr>
<tr>
<td>16.731</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C30[2][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n576_s15/F</td>
</tr>
<tr>
<td>16.905</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>u_ap3216c/n576_s8/I1</td>
</tr>
<tr>
<td>17.460</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n576_s8/F</td>
</tr>
<tr>
<td>17.730</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[3][A]</td>
<td>u_ap3216c/n577_s19/I1</td>
</tr>
<tr>
<td>18.101</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C32[3][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s19/F</td>
</tr>
<tr>
<td>18.106</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][A]</td>
<td>u_ap3216c/n577_s18/I0</td>
</tr>
<tr>
<td>18.559</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s18/F</td>
</tr>
<tr>
<td>18.717</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[0][B]</td>
<td>u_ap3216c/n577_s14/I3</td>
</tr>
<tr>
<td>19.266</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C32[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s14/F</td>
</tr>
<tr>
<td>19.442</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[2][A]</td>
<td>u_ap3216c/n577_s12/I1</td>
</tr>
<tr>
<td>19.997</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R50C31[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s12/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C31[0][B]</td>
<td>u_ap3216c/n578_s15/I1</td>
</tr>
<tr>
<td>20.670</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C31[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n578_s15/F</td>
</tr>
<tr>
<td>20.671</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[0][A]</td>
<td>u_ap3216c/n578_s14/I0</td>
</tr>
<tr>
<td>21.241</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C31[0][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n578_s14/F</td>
</tr>
<tr>
<td>21.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[2][A]</td>
<td>u_ap3216c/n578_s10/I3</td>
</tr>
<tr>
<td>21.615</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C31[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n578_s10/F</td>
</tr>
<tr>
<td>21.812</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C32[0][B]</td>
<td>u_ap3216c/n578_s8/I1</td>
</tr>
<tr>
<td>22.367</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R51C32[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n578_s8/F</td>
</tr>
<tr>
<td>23.630</td>
<td>1.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>8.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>u_ap3216c/als_data_3_s0/G</td>
</tr>
<tr>
<td>8.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_data_3_s0</td>
</tr>
<tr>
<td>7.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>u_ap3216c/als_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.978, 62.435%; route: 7.576, 36.449%; tC2Q: 0.232, 1.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/n508_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/graykk_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>274</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[5][B]</td>
<td>u1/n508_s4/CLK</td>
</tr>
<tr>
<td>2.530</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>DSP_R19[5][B]</td>
<td style=" font-weight:bold;">u1/n508_s4/DOUT[14]</td>
</tr>
<tr>
<td>3.307</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C52[3][B]</td>
<td>u1/n730_s19/I1</td>
</tr>
<tr>
<td>3.877</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C52[3][B]</td>
<td style=" background: #97FFFF;">u1/n730_s19/F</td>
</tr>
<tr>
<td>3.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[3][A]</td>
<td>u1/n730_s14/I0</td>
</tr>
<tr>
<td>4.395</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R31C52[3][A]</td>
<td style=" background: #97FFFF;">u1/n730_s14/F</td>
</tr>
<tr>
<td>4.655</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C52[3][A]</td>
<td>u1/n730_s21/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C52[3][A]</td>
<td style=" background: #97FFFF;">u1/n730_s21/F</td>
</tr>
<tr>
<td>5.219</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C52[0][B]</td>
<td>u1/n730_s10/I1</td>
</tr>
<tr>
<td>5.736</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C52[0][B]</td>
<td style=" background: #97FFFF;">u1/n730_s10/F</td>
</tr>
<tr>
<td>6.263</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C53[3][B]</td>
<td>u1/n730_s4/I0</td>
</tr>
<tr>
<td>6.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R37C53[3][B]</td>
<td style=" background: #97FFFF;">u1/n730_s4/F</td>
</tr>
<tr>
<td>6.809</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][A]</td>
<td>u1/n730_s18/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][A]</td>
<td style=" background: #97FFFF;">u1/n730_s18/F</td>
</tr>
<tr>
<td>7.703</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C52[0][B]</td>
<td>u1/n730_s13/I3</td>
</tr>
<tr>
<td>8.156</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C52[0][B]</td>
<td style=" background: #97FFFF;">u1/n730_s13/F</td>
</tr>
<tr>
<td>8.315</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C52[3][B]</td>
<td>u1/n730_s6/I3</td>
</tr>
<tr>
<td>8.686</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C52[3][B]</td>
<td style=" background: #97FFFF;">u1/n730_s6/F</td>
</tr>
<tr>
<td>9.223</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C53[3][A]</td>
<td>u1/n730_s22/I3</td>
</tr>
<tr>
<td>9.676</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C53[3][A]</td>
<td style=" background: #97FFFF;">u1/n730_s22/F</td>
</tr>
<tr>
<td>9.689</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C53[1][A]</td>
<td>u1/n730_s3/I1</td>
</tr>
<tr>
<td>10.151</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C53[1][A]</td>
<td style=" background: #97FFFF;">u1/n730_s3/F</td>
</tr>
<tr>
<td>10.154</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C53[2][A]</td>
<td>u1/n730_s1/I1</td>
</tr>
<tr>
<td>10.525</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R38C53[2][A]</td>
<td style=" background: #97FFFF;">u1/n730_s1/F</td>
</tr>
<tr>
<td>10.971</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C54[3][B]</td>
<td>u1/n731_s6/I2</td>
</tr>
<tr>
<td>11.433</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R37C54[3][B]</td>
<td style=" background: #97FFFF;">u1/n731_s6/F</td>
</tr>
<tr>
<td>11.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C54[0][B]</td>
<td>u1/n731_s11/I0</td>
</tr>
<tr>
<td>11.952</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C54[0][B]</td>
<td style=" background: #97FFFF;">u1/n731_s11/F</td>
</tr>
<tr>
<td>12.365</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C53[1][A]</td>
<td>u1/n731_s2/I3</td>
</tr>
<tr>
<td>12.882</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C53[1][A]</td>
<td style=" background: #97FFFF;">u1/n731_s2/F</td>
</tr>
<tr>
<td>13.138</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C54[2][A]</td>
<td>u1/n731_s10/I0</td>
</tr>
<tr>
<td>13.509</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C54[2][A]</td>
<td style=" background: #97FFFF;">u1/n731_s10/F</td>
</tr>
<tr>
<td>13.702</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C53[2][B]</td>
<td>u1/n736_s15/I1</td>
</tr>
<tr>
<td>14.073</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C53[2][B]</td>
<td style=" background: #97FFFF;">u1/n736_s15/F</td>
</tr>
<tr>
<td>14.082</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C53[3][A]</td>
<td>u1/n732_s20/I3</td>
</tr>
<tr>
<td>14.599</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C53[3][A]</td>
<td style=" background: #97FFFF;">u1/n732_s20/F</td>
</tr>
<tr>
<td>15.093</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C55[1][B]</td>
<td>u1/n732_s7/I2</td>
</tr>
<tr>
<td>15.555</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C55[1][B]</td>
<td style=" background: #97FFFF;">u1/n732_s7/F</td>
</tr>
<tr>
<td>15.556</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C55[3][B]</td>
<td>u1/n732_s2/I1</td>
</tr>
<tr>
<td>16.111</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C55[3][B]</td>
<td style=" background: #97FFFF;">u1/n732_s2/F</td>
</tr>
<tr>
<td>17.010</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C52[3][A]</td>
<td>u1/n732_s1/I0</td>
</tr>
<tr>
<td>17.381</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R34C52[3][A]</td>
<td style=" background: #97FFFF;">u1/n732_s1/F</td>
</tr>
<tr>
<td>18.131</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C54[2][B]</td>
<td>u1/n736_s11/I1</td>
</tr>
<tr>
<td>18.502</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R37C54[2][B]</td>
<td style=" background: #97FFFF;">u1/n736_s11/F</td>
</tr>
<tr>
<td>18.511</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C54[1][A]</td>
<td>u1/n734_s13/I3</td>
</tr>
<tr>
<td>19.028</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R37C54[1][A]</td>
<td style=" background: #97FFFF;">u1/n734_s13/F</td>
</tr>
<tr>
<td>19.281</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C56[3][A]</td>
<td>u1/n733_s13/I3</td>
</tr>
<tr>
<td>19.652</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R37C56[3][A]</td>
<td style=" background: #97FFFF;">u1/n733_s13/F</td>
</tr>
<tr>
<td>19.660</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C56[1][B]</td>
<td>u1/n733_s4/I0</td>
</tr>
<tr>
<td>20.113</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C56[1][B]</td>
<td style=" background: #97FFFF;">u1/n733_s4/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C56[1][B]</td>
<td>u1/n733_s1/I3</td>
</tr>
<tr>
<td>20.916</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R35C56[1][B]</td>
<td style=" background: #97FFFF;">u1/n733_s1/F</td>
</tr>
<tr>
<td>21.355</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C54[3][A]</td>
<td>u1/n736_s17/I2</td>
</tr>
<tr>
<td>21.726</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C54[3][A]</td>
<td style=" background: #97FFFF;">u1/n736_s17/F</td>
</tr>
<tr>
<td>21.730</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C54[1][B]</td>
<td>u1/n736_s5/I1</td>
</tr>
<tr>
<td>22.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C54[1][B]</td>
<td style=" background: #97FFFF;">u1/n736_s5/F</td>
</tr>
<tr>
<td>22.751</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C52[2][B]</td>
<td>u1/n735_s2/I1</td>
</tr>
<tr>
<td>23.122</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C52[2][B]</td>
<td style=" background: #97FFFF;">u1/n735_s2/F</td>
</tr>
<tr>
<td>23.297</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C53[1][B]</td>
<td>u1/n734_s6/I1</td>
</tr>
<tr>
<td>23.668</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C53[1][B]</td>
<td style=" background: #97FFFF;">u1/n734_s6/F</td>
</tr>
<tr>
<td>24.085</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C56[0][A]</td>
<td>u1/n734_s2/I1</td>
</tr>
<tr>
<td>24.456</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C56[0][A]</td>
<td style=" background: #97FFFF;">u1/n734_s2/F</td>
</tr>
<tr>
<td>24.610</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C56[3][B]</td>
<td>u1/n734_s1/I0</td>
</tr>
<tr>
<td>25.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C56[3][B]</td>
<td style=" background: #97FFFF;">u1/n734_s1/F</td>
</tr>
<tr>
<td>25.870</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C52[2][B]</td>
<td>u1/n735_s7/I2</td>
</tr>
<tr>
<td>26.425</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C52[2][B]</td>
<td style=" background: #97FFFF;">u1/n735_s7/F</td>
</tr>
<tr>
<td>26.915</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C52[1][B]</td>
<td>u1/n735_s12/I1</td>
</tr>
<tr>
<td>27.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C52[1][B]</td>
<td style=" background: #97FFFF;">u1/n735_s12/F</td>
</tr>
<tr>
<td>27.299</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C52[2][B]</td>
<td>u1/n735_s1/I1</td>
</tr>
<tr>
<td>27.854</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C52[2][B]</td>
<td style=" background: #97FFFF;">u1/n735_s1/F</td>
</tr>
<tr>
<td>28.523</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C51[2][A]</td>
<td>u1/n736_s13/I3</td>
</tr>
<tr>
<td>28.894</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C51[2][A]</td>
<td style=" background: #97FFFF;">u1/n736_s13/F</td>
</tr>
<tr>
<td>28.898</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C51[1][B]</td>
<td>u1/n736_s7/I0</td>
</tr>
<tr>
<td>29.351</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C51[1][B]</td>
<td style=" background: #97FFFF;">u1/n736_s7/F</td>
</tr>
<tr>
<td>29.510</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C51[1][A]</td>
<td>u1/n736_s2/I1</td>
</tr>
<tr>
<td>29.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C51[1][A]</td>
<td style=" background: #97FFFF;">u1/n736_s2/F</td>
</tr>
<tr>
<td>30.571</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C52[3][B]</td>
<td>u1/n736_s1/I0</td>
</tr>
<tr>
<td>31.024</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C52[3][B]</td>
<td style=" background: #97FFFF;">u1/n736_s1/F</td>
</tr>
<tr>
<td>31.558</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C52[2][A]</td>
<td style=" font-weight:bold;">u1/graykk_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>274</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[2][A]</td>
<td>u1/graykk_1_s0/CLK</td>
</tr>
<tr>
<td>16.481</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C52[2][A]</td>
<td>u1/graykk_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>39</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.838, 57.494%; route: 12.190, 41.623%; tC2Q: 0.259, 0.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_t_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c/als_done:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C30[1][A]</td>
<td>u_ap3216c/als_data_t_11_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C30[1][A]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_t_11_s0/Q</td>
</tr>
<tr>
<td>4.769</td>
<td>1.694</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>u_ap3216c/mult_392_s1/B[11]</td>
</tr>
<tr>
<td>8.409</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/mult_392_s1/DOUT[12]</td>
</tr>
<tr>
<td>10.409</td>
<td>2.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C29[0][B]</td>
<td>u_ap3216c/n573_s16/I2</td>
</tr>
<tr>
<td>10.979</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C29[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n573_s16/F</td>
</tr>
<tr>
<td>10.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C29[0][A]</td>
<td>u_ap3216c/n573_s14/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R51C29[0][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n573_s14/F</td>
</tr>
<tr>
<td>11.968</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C28[1][A]</td>
<td>u_ap3216c/n574_s21/I2</td>
</tr>
<tr>
<td>12.517</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R50C28[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n574_s21/F</td>
</tr>
<tr>
<td>12.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[2][A]</td>
<td>u_ap3216c/n574_s19/I1</td>
</tr>
<tr>
<td>12.892</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R50C28[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n574_s19/F</td>
</tr>
<tr>
<td>13.075</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C29[1][B]</td>
<td>u_ap3216c/n575_s22/I3</td>
</tr>
<tr>
<td>13.446</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C29[1][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n575_s22/F</td>
</tr>
<tr>
<td>13.617</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[0][B]</td>
<td>u_ap3216c/n575_s18/I0</td>
</tr>
<tr>
<td>14.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R50C30[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n575_s18/F</td>
</tr>
<tr>
<td>14.083</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[3][B]</td>
<td>u_ap3216c/n575_s15/I2</td>
</tr>
<tr>
<td>14.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R50C30[3][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n575_s15/F</td>
</tr>
<tr>
<td>14.905</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[0][A]</td>
<td>u_ap3216c/n577_s16/I1</td>
</tr>
<tr>
<td>15.454</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C32[0][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s16/F</td>
</tr>
<tr>
<td>15.634</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[0][B]</td>
<td>u_ap3216c/n576_s12/I3</td>
</tr>
<tr>
<td>16.096</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C31[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n576_s12/F</td>
</tr>
<tr>
<td>16.269</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[2][B]</td>
<td>u_ap3216c/n576_s15/I0</td>
</tr>
<tr>
<td>16.731</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C30[2][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n576_s15/F</td>
</tr>
<tr>
<td>16.905</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>u_ap3216c/n576_s8/I1</td>
</tr>
<tr>
<td>17.460</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n576_s8/F</td>
</tr>
<tr>
<td>17.730</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[3][A]</td>
<td>u_ap3216c/n577_s19/I1</td>
</tr>
<tr>
<td>18.101</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C32[3][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s19/F</td>
</tr>
<tr>
<td>18.106</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][A]</td>
<td>u_ap3216c/n577_s18/I0</td>
</tr>
<tr>
<td>18.559</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C32[1][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s18/F</td>
</tr>
<tr>
<td>18.717</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[0][B]</td>
<td>u_ap3216c/n577_s14/I3</td>
</tr>
<tr>
<td>19.266</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C32[0][B]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s14/F</td>
</tr>
<tr>
<td>19.442</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[2][A]</td>
<td>u_ap3216c/n577_s12/I1</td>
</tr>
<tr>
<td>19.997</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R50C31[2][A]</td>
<td style=" background: #97FFFF;">u_ap3216c/n577_s12/F</td>
</tr>
<tr>
<td>20.786</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td style=" font-weight:bold;">u_ap3216c/als_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R52C31[2][A]</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>8.058</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0/G</td>
</tr>
<tr>
<td>8.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
<tr>
<td>7.988</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C32[1][B]</td>
<td>u_ap3216c/als_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.020, 61.418%; route: 6.691, 37.289%; tC2Q: 0.232, 1.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/cnty_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/grayout_grayout_2_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>274</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C55[1][A]</td>
<td>u1/cnty_11_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R47C55[1][A]</td>
<td style=" font-weight:bold;">u1/cnty_11_s1/Q</td>
</tr>
<tr>
<td>3.185</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C56[3][A]</td>
<td>u1/n583_s44/I2</td>
</tr>
<tr>
<td>3.734</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C56[3][A]</td>
<td style=" background: #97FFFF;">u1/n583_s44/F</td>
</tr>
<tr>
<td>3.735</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][A]</td>
<td>u1/n583_s38/I2</td>
</tr>
<tr>
<td>4.197</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C56[0][A]</td>
<td style=" background: #97FFFF;">u1/n583_s38/F</td>
</tr>
<tr>
<td>4.371</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C55[3][B]</td>
<td>u1/n583_s24/I3</td>
</tr>
<tr>
<td>4.920</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C55[3][B]</td>
<td style=" background: #97FFFF;">u1/n583_s24/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C55[2][A]</td>
<td>u1/n583_s30/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C55[2][A]</td>
<td style=" background: #97FFFF;">u1/n583_s30/F</td>
</tr>
<tr>
<td>5.693</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C56[2][A]</td>
<td>u1/n583_s25/I1</td>
</tr>
<tr>
<td>6.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R44C56[2][A]</td>
<td style=" background: #97FFFF;">u1/n583_s25/F</td>
</tr>
<tr>
<td>6.338</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C56[3][A]</td>
<td>u1/n583_s41/I1</td>
</tr>
<tr>
<td>6.791</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C56[3][A]</td>
<td style=" background: #97FFFF;">u1/n583_s41/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C56[1][A]</td>
<td>u1/n581_s9/I1</td>
</tr>
<tr>
<td>7.779</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R42C56[1][A]</td>
<td style=" background: #97FFFF;">u1/n581_s9/F</td>
</tr>
<tr>
<td>7.953</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C55[3][B]</td>
<td>u1/n583_s27/I3</td>
</tr>
<tr>
<td>8.470</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C55[3][B]</td>
<td style=" background: #97FFFF;">u1/n583_s27/F</td>
</tr>
<tr>
<td>8.877</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C55[3][A]</td>
<td>u1/n583_s45/I1</td>
</tr>
<tr>
<td>9.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C55[3][A]</td>
<td style=" background: #97FFFF;">u1/n583_s45/F</td>
</tr>
<tr>
<td>9.921</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C54[3][B]</td>
<td>u1/n580_s6/I2</td>
</tr>
<tr>
<td>10.491</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C54[3][B]</td>
<td style=" background: #97FFFF;">u1/n580_s6/F</td>
</tr>
<tr>
<td>10.668</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C54[3][B]</td>
<td>u1/n580_s5/I0</td>
</tr>
<tr>
<td>11.039</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R40C54[3][B]</td>
<td style=" background: #97FFFF;">u1/n580_s5/F</td>
</tr>
<tr>
<td>11.713</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C55[3][A]</td>
<td>u1/n583_s43/I3</td>
</tr>
<tr>
<td>12.084</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C55[3][A]</td>
<td style=" background: #97FFFF;">u1/n583_s43/F</td>
</tr>
<tr>
<td>12.263</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C55[2][A]</td>
<td>u1/n583_s37/I3</td>
</tr>
<tr>
<td>12.833</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R42C55[2][A]</td>
<td style=" background: #97FFFF;">u1/n583_s37/F</td>
</tr>
<tr>
<td>12.837</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C55[2][B]</td>
<td>u1/n581_s10/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C55[2][B]</td>
<td style=" background: #97FFFF;">u1/n581_s10/F</td>
</tr>
<tr>
<td>13.300</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C55[0][B]</td>
<td>u1/n581_s12/I2</td>
</tr>
<tr>
<td>13.817</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R42C55[0][B]</td>
<td style=" background: #97FFFF;">u1/n581_s12/F</td>
</tr>
<tr>
<td>14.073</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C55[3][A]</td>
<td>u1/n581_s5/I1</td>
</tr>
<tr>
<td>14.590</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R41C55[3][A]</td>
<td style=" background: #97FFFF;">u1/n581_s5/F</td>
</tr>
<tr>
<td>15.261</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C53[3][A]</td>
<td>u1/n583_s31/I3</td>
</tr>
<tr>
<td>15.810</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C53[3][A]</td>
<td style=" background: #97FFFF;">u1/n583_s31/F</td>
</tr>
<tr>
<td>15.812</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[1][A]</td>
<td>u1/n583_s17/I0</td>
</tr>
<tr>
<td>16.265</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C53[1][A]</td>
<td style=" background: #97FFFF;">u1/n583_s17/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[3][B]</td>
<td>u1/n583_s9/I0</td>
</tr>
<tr>
<td>17.223</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C54[3][B]</td>
<td style=" background: #97FFFF;">u1/n583_s9/F</td>
</tr>
<tr>
<td>17.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C55[0][A]</td>
<td>u1/n583_s50/I0</td>
</tr>
<tr>
<td>18.153</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C55[0][A]</td>
<td style=" background: #97FFFF;">u1/n583_s50/F</td>
</tr>
<tr>
<td>18.571</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[0][A]</td>
<td>u1/n583_s4/I0</td>
</tr>
<tr>
<td>19.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>288</td>
<td>R44C54[0][A]</td>
<td style=" background: #97FFFF;">u1/n583_s4/F</td>
</tr>
<tr>
<td>22.694</td>
<td>3.569</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C46</td>
<td>u1/grayout_grayout_4_1_s0/AD[0]</td>
</tr>
<tr>
<td>23.211</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46</td>
<td style=" background: #97FFFF;">u1/grayout_grayout_4_1_s0/DO[1]</td>
</tr>
<tr>
<td>24.437</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C54[2][A]</td>
<td>u1/grayout_DOL_155_G[0]_s49/I0</td>
</tr>
<tr>
<td>24.890</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C54[2][A]</td>
<td style=" background: #97FFFF;">u1/grayout_DOL_155_G[0]_s49/F</td>
</tr>
<tr>
<td>24.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C54[2][A]</td>
<td>u1/grayout_DOL_155_G[0]_s24/I0</td>
</tr>
<tr>
<td>24.993</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C54[2][A]</td>
<td style=" background: #97FFFF;">u1/grayout_DOL_155_G[0]_s24/O</td>
</tr>
<tr>
<td>24.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C54[2][B]</td>
<td>u1/grayout_DOL_155_G[0]_s11/I1</td>
</tr>
<tr>
<td>25.096</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C54[2][B]</td>
<td style=" background: #97FFFF;">u1/grayout_DOL_155_G[0]_s11/O</td>
</tr>
<tr>
<td>25.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C54[1][B]</td>
<td>u1/grayout_DOL_155_G[0]_s5/I0</td>
</tr>
<tr>
<td>25.199</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C54[1][B]</td>
<td style=" background: #97FFFF;">u1/grayout_DOL_155_G[0]_s5/O</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[3][B]</td>
<td>u1/grayout_DOL_155_G[0]_s2/I0</td>
</tr>
<tr>
<td>25.302</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C53[3][B]</td>
<td style=" background: #97FFFF;">u1/grayout_DOL_155_G[0]_s2/O</td>
</tr>
<tr>
<td>26.142</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C52[2][B]</td>
<td>u1/n597_s/I1</td>
</tr>
<tr>
<td>26.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[2][B]</td>
<td style=" background: #97FFFF;">u1/n597_s/COUT</td>
</tr>
<tr>
<td>26.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C53[0][A]</td>
<td>u1/n596_s/CIN</td>
</tr>
<tr>
<td>26.983</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R37C53[0][A]</td>
<td style=" background: #97FFFF;">u1/n596_s/SUM</td>
</tr>
<tr>
<td>29.073</td>
<td>2.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30</td>
<td style=" font-weight:bold;">u1/grayout_grayout_2_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>274</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30</td>
<td>u1/grayout_grayout_2_1_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C30</td>
<td>u1/grayout_grayout_2_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.671, 47.278%; route: 13.898, 51.857%; tC2Q: 0.232, 0.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/cnty_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/grayout_grayout_14_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>274</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C55[1][A]</td>
<td>u1/cnty_11_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R47C55[1][A]</td>
<td style=" font-weight:bold;">u1/cnty_11_s1/Q</td>
</tr>
<tr>
<td>3.185</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C56[3][A]</td>
<td>u1/n583_s44/I2</td>
</tr>
<tr>
<td>3.734</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C56[3][A]</td>
<td style=" background: #97FFFF;">u1/n583_s44/F</td>
</tr>
<tr>
<td>3.735</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][A]</td>
<td>u1/n583_s38/I2</td>
</tr>
<tr>
<td>4.197</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C56[0][A]</td>
<td style=" background: #97FFFF;">u1/n583_s38/F</td>
</tr>
<tr>
<td>4.371</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C55[3][B]</td>
<td>u1/n583_s24/I3</td>
</tr>
<tr>
<td>4.920</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C55[3][B]</td>
<td style=" background: #97FFFF;">u1/n583_s24/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C55[2][A]</td>
<td>u1/n583_s30/I0</td>
</tr>
<tr>
<td>5.440</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C55[2][A]</td>
<td style=" background: #97FFFF;">u1/n583_s30/F</td>
</tr>
<tr>
<td>5.693</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C56[2][A]</td>
<td>u1/n583_s25/I1</td>
</tr>
<tr>
<td>6.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R44C56[2][A]</td>
<td style=" background: #97FFFF;">u1/n583_s25/F</td>
</tr>
<tr>
<td>6.338</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C56[3][A]</td>
<td>u1/n583_s41/I1</td>
</tr>
<tr>
<td>6.791</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C56[3][A]</td>
<td style=" background: #97FFFF;">u1/n583_s41/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C56[1][A]</td>
<td>u1/n581_s9/I1</td>
</tr>
<tr>
<td>7.779</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R42C56[1][A]</td>
<td style=" background: #97FFFF;">u1/n581_s9/F</td>
</tr>
<tr>
<td>7.953</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C55[3][B]</td>
<td>u1/n583_s27/I3</td>
</tr>
<tr>
<td>8.470</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C55[3][B]</td>
<td style=" background: #97FFFF;">u1/n583_s27/F</td>
</tr>
<tr>
<td>8.877</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C55[3][A]</td>
<td>u1/n583_s45/I1</td>
</tr>
<tr>
<td>9.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C55[3][A]</td>
<td style=" background: #97FFFF;">u1/n583_s45/F</td>
</tr>
<tr>
<td>9.921</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C54[3][B]</td>
<td>u1/n580_s6/I2</td>
</tr>
<tr>
<td>10.491</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C54[3][B]</td>
<td style=" background: #97FFFF;">u1/n580_s6/F</td>
</tr>
<tr>
<td>10.668</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C54[3][B]</td>
<td>u1/n580_s5/I0</td>
</tr>
<tr>
<td>11.039</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R40C54[3][B]</td>
<td style=" background: #97FFFF;">u1/n580_s5/F</td>
</tr>
<tr>
<td>11.713</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C55[3][A]</td>
<td>u1/n583_s43/I3</td>
</tr>
<tr>
<td>12.084</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C55[3][A]</td>
<td style=" background: #97FFFF;">u1/n583_s43/F</td>
</tr>
<tr>
<td>12.263</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C55[2][A]</td>
<td>u1/n583_s37/I3</td>
</tr>
<tr>
<td>12.833</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R42C55[2][A]</td>
<td style=" background: #97FFFF;">u1/n583_s37/F</td>
</tr>
<tr>
<td>12.837</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C55[2][B]</td>
<td>u1/n581_s10/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C55[2][B]</td>
<td style=" background: #97FFFF;">u1/n581_s10/F</td>
</tr>
<tr>
<td>13.300</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C55[0][B]</td>
<td>u1/n581_s12/I2</td>
</tr>
<tr>
<td>13.817</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R42C55[0][B]</td>
<td style=" background: #97FFFF;">u1/n581_s12/F</td>
</tr>
<tr>
<td>14.073</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C55[3][A]</td>
<td>u1/n581_s5/I1</td>
</tr>
<tr>
<td>14.590</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R41C55[3][A]</td>
<td style=" background: #97FFFF;">u1/n581_s5/F</td>
</tr>
<tr>
<td>15.261</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C53[3][A]</td>
<td>u1/n583_s31/I3</td>
</tr>
<tr>
<td>15.810</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C53[3][A]</td>
<td style=" background: #97FFFF;">u1/n583_s31/F</td>
</tr>
<tr>
<td>15.812</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[1][A]</td>
<td>u1/n583_s17/I0</td>
</tr>
<tr>
<td>16.265</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C53[1][A]</td>
<td style=" background: #97FFFF;">u1/n583_s17/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[3][B]</td>
<td>u1/n583_s9/I0</td>
</tr>
<tr>
<td>17.223</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C54[3][B]</td>
<td style=" background: #97FFFF;">u1/n583_s9/F</td>
</tr>
<tr>
<td>17.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C55[0][A]</td>
<td>u1/n583_s50/I0</td>
</tr>
<tr>
<td>18.153</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C55[0][A]</td>
<td style=" background: #97FFFF;">u1/n583_s50/F</td>
</tr>
<tr>
<td>18.571</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[0][A]</td>
<td>u1/n583_s4/I0</td>
</tr>
<tr>
<td>19.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>288</td>
<td>R44C54[0][A]</td>
<td style=" background: #97FFFF;">u1/n583_s4/F</td>
</tr>
<tr>
<td>22.694</td>
<td>3.569</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C46</td>
<td>u1/grayout_grayout_4_1_s0/AD[0]</td>
</tr>
<tr>
<td>23.211</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46</td>
<td style=" background: #97FFFF;">u1/grayout_grayout_4_1_s0/DO[1]</td>
</tr>
<tr>
<td>24.437</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C54[2][A]</td>
<td>u1/grayout_DOL_155_G[0]_s49/I0</td>
</tr>
<tr>
<td>24.890</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C54[2][A]</td>
<td style=" background: #97FFFF;">u1/grayout_DOL_155_G[0]_s49/F</td>
</tr>
<tr>
<td>24.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C54[2][A]</td>
<td>u1/grayout_DOL_155_G[0]_s24/I0</td>
</tr>
<tr>
<td>24.993</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C54[2][A]</td>
<td style=" background: #97FFFF;">u1/grayout_DOL_155_G[0]_s24/O</td>
</tr>
<tr>
<td>24.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C54[2][B]</td>
<td>u1/grayout_DOL_155_G[0]_s11/I1</td>
</tr>
<tr>
<td>25.096</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C54[2][B]</td>
<td style=" background: #97FFFF;">u1/grayout_DOL_155_G[0]_s11/O</td>
</tr>
<tr>
<td>25.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C54[1][B]</td>
<td>u1/grayout_DOL_155_G[0]_s5/I0</td>
</tr>
<tr>
<td>25.199</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C54[1][B]</td>
<td style=" background: #97FFFF;">u1/grayout_DOL_155_G[0]_s5/O</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[3][B]</td>
<td>u1/grayout_DOL_155_G[0]_s2/I0</td>
</tr>
<tr>
<td>25.302</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C53[3][B]</td>
<td style=" background: #97FFFF;">u1/grayout_DOL_155_G[0]_s2/O</td>
</tr>
<tr>
<td>26.142</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C52[2][B]</td>
<td>u1/n597_s/I1</td>
</tr>
<tr>
<td>26.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[2][B]</td>
<td style=" background: #97FFFF;">u1/n597_s/COUT</td>
</tr>
<tr>
<td>26.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C53[0][A]</td>
<td>u1/n596_s/CIN</td>
</tr>
<tr>
<td>26.983</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R37C53[0][A]</td>
<td style=" background: #97FFFF;">u1/n596_s/SUM</td>
</tr>
<tr>
<td>29.013</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C37</td>
<td style=" font-weight:bold;">u1/grayout_grayout_14_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>274</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C37</td>
<td>u1/grayout_grayout_14_1_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C37</td>
<td>u1/grayout_grayout_14_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.671, 47.384%; route: 13.838, 51.749%; tC2Q: 0.232, 0.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/n15_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/dri_clk_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>20.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C36[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/n15_s3/I0</td>
</tr>
<tr>
<td>20.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R55C36[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n15_s3/F</td>
</tr>
<tr>
<td>20.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C36[1][B]</td>
<td style=" font-weight:bold;">i4/dri_clk_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>23.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/CLK</td>
</tr>
<tr>
<td>23.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/dri_clk_s2</td>
</tr>
<tr>
<td>23.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.434</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>51.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>52.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R31C63[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>52.255</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2783_s1/I3</td>
</tr>
<tr>
<td>52.487</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C63[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2783_s1/F</td>
</tr>
<tr>
<td>52.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C63[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>51.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>51.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>52.598</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>316</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.490</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>54.525</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>54.536</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.569</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.965%; route: 0.132, 23.367%; tC2Q: 0.202, 35.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.598, 57.856%; route: 1.892, 42.144%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 54.832%; tC2Q: 0.202, 45.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C56[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 54.832%; tC2Q: 0.202, 45.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R38C64[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>2.371</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[20]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 55.078%; tC2Q: 0.202, 44.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C57[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_27_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R37C57[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_27_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_9_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C56[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_9_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_8_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C56[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_8_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C56[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C56[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_52_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_52_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_52_s0/Q</td>
</tr>
<tr>
<td>2.395</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[19]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[19]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[19]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C56[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_34_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C56[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_34_s0/Q</td>
</tr>
<tr>
<td>2.395</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/st_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/cur_state.st_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C33[2][A]</td>
<td>i4/st_done_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R55C33[2][A]</td>
<td style=" font-weight:bold;">i4/st_done_s0/Q</td>
</tr>
<tr>
<td>2.256</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C33[0][B]</td>
<td style=" font-weight:bold;">i4/cur_state.st_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C33[0][B]</td>
<td>i4/cur_state.st_4_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R55C33[0][B]</td>
<td>i4/cur_state.st_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.756%; tC2Q: 0.202, 60.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_38_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C60[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_38_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C60[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_38_s0/Q</td>
</tr>
<tr>
<td>2.505</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[19]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[19]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[19]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C58[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_31_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C58[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_31_s0/Q</td>
</tr>
<tr>
<td>2.505</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_30_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C62[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_30_s0/Q</td>
</tr>
<tr>
<td>2.505</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C58[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_29_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C58[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_29_s0/Q</td>
</tr>
<tr>
<td>2.505</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C57[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_26_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C57[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_26_s0/Q</td>
</tr>
<tr>
<td>2.505</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0/Q</td>
</tr>
<tr>
<td>2.505</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C57[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_20_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C57[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_20_s0/Q</td>
</tr>
<tr>
<td>2.505</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C58[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_14_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C58[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_14_s0/Q</td>
</tr>
<tr>
<td>2.505</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_41_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C62[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_41_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R33C62[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_41_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R36[19]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[19]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[19]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_24_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C63[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_24_s0/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C63[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[18]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C61[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_15_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C61[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_15_s0/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.170</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[17]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.433</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C57[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C57[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C57[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 84.287%; tC2Q: 0.232, 15.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.168</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.980, 80.859%; tC2Q: 0.232, 19.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.167</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C57[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.979, 80.835%; tC2Q: 0.232, 19.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.167</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C57[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C57[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C57[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.979, 80.835%; tC2Q: 0.232, 19.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.161</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C63[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.972, 80.737%; tC2Q: 0.232, 19.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.161</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.972, 80.737%; tC2Q: 0.232, 19.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.161</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.972, 80.737%; tC2Q: 0.232, 19.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.150</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C62[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C62[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C62[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 80.560%; tC2Q: 0.232, 19.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.150</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C62[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C62[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C62[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 80.560%; tC2Q: 0.232, 19.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.150</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C62[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C62[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C62[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 80.560%; tC2Q: 0.232, 19.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.150</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C62[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 80.560%; tC2Q: 0.232, 19.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.142</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C63[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.953, 80.427%; tC2Q: 0.232, 19.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.142</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C63[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.953, 80.427%; tC2Q: 0.232, 19.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.142</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.953, 80.427%; tC2Q: 0.232, 19.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.918</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C64[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 75.875%; tC2Q: 0.232, 24.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.918</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C64[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 75.875%; tC2Q: 0.232, 24.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.918</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C64[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 75.875%; tC2Q: 0.232, 24.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.906</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C60[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C60[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 75.584%; tC2Q: 0.232, 24.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.906</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C60[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 75.584%; tC2Q: 0.232, 24.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.901</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C63[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 75.449%; tC2Q: 0.232, 24.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.901</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C63[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 75.449%; tC2Q: 0.232, 24.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.901</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 75.449%; tC2Q: 0.232, 24.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.897</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C59[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R28C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 75.337%; tC2Q: 0.232, 24.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.894</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C64[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.706, 75.259%; tC2Q: 0.232, 24.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.894</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C64[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.706, 75.259%; tC2Q: 0.232, 24.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>56.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>57.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>57.450</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>51.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>51.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>52.598</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>316</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.490</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>54.525</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>54.536</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.858%; tC2Q: 0.202, 42.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.598, 57.856%; route: 1.892, 42.144%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>56.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>57.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>57.591</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>51.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>51.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>52.598</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>316</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.490</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>54.525</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>54.536</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 67.428%; tC2Q: 0.202, 32.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.598, 57.856%; route: 1.892, 42.144%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>56.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>57.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>57.591</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C59[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>51.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>51.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>52.598</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>316</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.490</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C59[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>54.525</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>54.536</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C59[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 67.428%; tC2Q: 0.202, 32.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.598, 57.856%; route: 1.892, 42.144%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.434</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 56.371%; tC2Q: 0.202, 43.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.434</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C61[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C61[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C61[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 56.371%; tC2Q: 0.202, 43.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.434</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 56.371%; tC2Q: 0.202, 43.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.434</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C61[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C61[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C61[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 56.371%; tC2Q: 0.202, 43.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.447</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.593%; tC2Q: 0.202, 42.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.447</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.593%; tC2Q: 0.202, 42.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.447</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C62[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.593%; tC2Q: 0.202, 42.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.450</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.858%; tC2Q: 0.202, 42.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.566</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C62[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C62[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C62[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.393, 66.069%; tC2Q: 0.202, 33.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.566</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C62[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.393, 66.069%; tC2Q: 0.202, 33.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.566</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C62[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C62[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C62[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.393, 66.069%; tC2Q: 0.202, 33.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.568</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C63[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 66.174%; tC2Q: 0.202, 33.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.568</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C63[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C63[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C63[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 66.174%; tC2Q: 0.202, 33.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.568</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C63[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 66.174%; tC2Q: 0.202, 33.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.572</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C64[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.408%; tC2Q: 0.202, 33.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.572</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C62[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.408%; tC2Q: 0.202, 33.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.572</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C64[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.408%; tC2Q: 0.202, 33.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.572</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C64[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.408%; tC2Q: 0.202, 33.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.572</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C60[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C60[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C60[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.408%; tC2Q: 0.202, 33.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.572</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C60[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.408%; tC2Q: 0.202, 33.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.572</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C60[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C60[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C60[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.408%; tC2Q: 0.202, 33.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c_0_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ap3216c_0_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>54</td>
<td>R28C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.572</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>284</td>
<td>R55C36[1][B]</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R28C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.408%; tC2Q: 0.202, 33.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/scl_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>i4/scl_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>i4/scl_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/st_done_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>i4/st_done_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>i4/st_done_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/i2c_r_data_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>i4/i2c_r_data_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>i4/i2c_r_data_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/data_r_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>i4/data_r_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>i4/data_r_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/data_r_reg_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>i4/data_r_reg_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>i4/data_r_reg_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/data_r_reg_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>i4/data_r_reg_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>i4/data_r_reg_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_24_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ap3216c_0_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i4/dri_clk_s2/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>367</td>
<td>clk25M</td>
<td>-45.988</td>
<td>2.274</td>
</tr>
<tr>
<td>316</td>
<td>control0[0]</td>
<td>1.929</td>
<td>2.925</td>
</tr>
<tr>
<td>288</td>
<td>n580</td>
<td>1.551</td>
<td>3.426</td>
</tr>
<tr>
<td>288</td>
<td>n581</td>
<td>0.201</td>
<td>1.913</td>
</tr>
<tr>
<td>288</td>
<td>n583</td>
<td>-6.831</td>
<td>4.187</td>
</tr>
<tr>
<td>288</td>
<td>n582</td>
<td>-5.779</td>
<td>3.449</td>
</tr>
<tr>
<td>284</td>
<td>u_ap3216c_0_3</td>
<td>-19.038</td>
<td>2.956</td>
</tr>
<tr>
<td>274</td>
<td>rx_sclk</td>
<td>-16.770</td>
<td>2.274</td>
</tr>
<tr>
<td>215</td>
<td>clk1M</td>
<td>37.365</td>
<td>2.274</td>
</tr>
<tr>
<td>192</td>
<td>data96_reg_95_8</td>
<td>16.711</td>
<td>1.357</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R44C62</td>
<td>90.28%</td>
</tr>
<tr>
<td>R55C41</td>
<td>88.89%</td>
</tr>
<tr>
<td>R33C62</td>
<td>86.11%</td>
</tr>
<tr>
<td>R56C45</td>
<td>84.72%</td>
</tr>
<tr>
<td>R37C53</td>
<td>83.33%</td>
</tr>
<tr>
<td>R38C60</td>
<td>83.33%</td>
</tr>
<tr>
<td>R35C62</td>
<td>83.33%</td>
</tr>
<tr>
<td>R35C63</td>
<td>83.33%</td>
</tr>
<tr>
<td>R56C44</td>
<td>83.33%</td>
</tr>
<tr>
<td>R52C56</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 20 -waveform {0 10} [get_ports {I_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name eclko -period 4.07 -waveform {0 2.03} [get_nets {LVDS_7to1_RX_Top_inst/lvds_71_rx/eclko}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name rx_sclk -period 14.245 -waveform {0 7.12} [get_nets {rx_sclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clkin_p -period 14.245 -waveform {0 7.12} [get_ports {I_clkin_p}] -add</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {I_clkin_p}] -group [get_clocks {rx_sclk}] -group [get_clocks {eclko}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
