

================================================================
== Vitis HLS Report for 'KECCAK_f'
================================================================
* Date:           Mon Nov 17 18:41:18 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.913 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.62>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%stateArray_24_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_24_read" [./sha3.hpp:113]   --->   Operation 7 'read' 'stateArray_24_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%stateArray_2325_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_2325_read" [./sha3.hpp:113]   --->   Operation 8 'read' 'stateArray_2325_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%stateArray_22_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_22_read" [./sha3.hpp:113]   --->   Operation 9 'read' 'stateArray_22_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%stateArray_21_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_21_read" [./sha3.hpp:113]   --->   Operation 10 'read' 'stateArray_21_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%stateArray_20_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_20_read" [./sha3.hpp:113]   --->   Operation 11 'read' 'stateArray_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%stateArray_19_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_19_read" [./sha3.hpp:113]   --->   Operation 12 'read' 'stateArray_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%stateArray_18_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_18_read" [./sha3.hpp:113]   --->   Operation 13 'read' 'stateArray_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%stateArray_17_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_17_read" [./sha3.hpp:113]   --->   Operation 14 'read' 'stateArray_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%stateArray_16_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_16_read" [./sha3.hpp:113]   --->   Operation 15 'read' 'stateArray_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stateArray_15_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_15_read" [./sha3.hpp:113]   --->   Operation 16 'read' 'stateArray_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%stateArray_14_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_14_read" [./sha3.hpp:113]   --->   Operation 17 'read' 'stateArray_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%stateArray_13_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_13_read" [./sha3.hpp:113]   --->   Operation 18 'read' 'stateArray_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%stateArray_1213_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_1213_read" [./sha3.hpp:113]   --->   Operation 19 'read' 'stateArray_1213_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stateArray_11_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_11_read" [./sha3.hpp:113]   --->   Operation 20 'read' 'stateArray_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%stateArray_10_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_10_read" [./sha3.hpp:113]   --->   Operation 21 'read' 'stateArray_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%stateArray_9_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_9_read" [./sha3.hpp:113]   --->   Operation 22 'read' 'stateArray_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%stateArray_8_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_8_read" [./sha3.hpp:113]   --->   Operation 23 'read' 'stateArray_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%stateArray_7_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_7_read" [./sha3.hpp:113]   --->   Operation 24 'read' 'stateArray_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%stateArray_6_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_6_read" [./sha3.hpp:113]   --->   Operation 25 'read' 'stateArray_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%stateArray_5_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_5_read" [./sha3.hpp:113]   --->   Operation 26 'read' 'stateArray_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%stateArray_4_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_4_read" [./sha3.hpp:113]   --->   Operation 27 'read' 'stateArray_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%stateArray_3_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_3_read" [./sha3.hpp:113]   --->   Operation 28 'read' 'stateArray_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%stateArray_2_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_2_read" [./sha3.hpp:113]   --->   Operation 29 'read' 'stateArray_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%stateArray_1_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_1_read" [./sha3.hpp:113]   --->   Operation 30 'read' 'stateArray_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%stateArray_0_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %stateArray_0_read" [./sha3.hpp:113]   --->   Operation 31 'read' 'stateArray_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%xor_ln113 = xor i64 %stateArray_10_read_1, i64 %stateArray_15_read_1" [./sha3.hpp:113]   --->   Operation 32 'xor' 'xor_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%xor_ln113_1 = xor i64 %stateArray_5_read_1, i64 %stateArray_20_read_1" [./sha3.hpp:113]   --->   Operation 33 'xor' 'xor_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%xor_ln113_2 = xor i64 %xor_ln113_1, i64 %stateArray_0_read_1" [./sha3.hpp:113]   --->   Operation 34 'xor' 'xor_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_4 = xor i64 %xor_ln113_2, i64 %xor_ln113" [./sha3.hpp:113]   --->   Operation 35 'xor' 'x_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%xor_ln113_4 = xor i64 %stateArray_11_read_1, i64 %stateArray_16_read_1" [./sha3.hpp:113]   --->   Operation 36 'xor' 'xor_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%xor_ln113_5 = xor i64 %stateArray_6_read_1, i64 %stateArray_21_read_1" [./sha3.hpp:113]   --->   Operation 37 'xor' 'xor_ln113_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%xor_ln113_6 = xor i64 %xor_ln113_5, i64 %stateArray_1_read_1" [./sha3.hpp:113]   --->   Operation 38 'xor' 'xor_ln113_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.28ns) (out node of the LUT)   --->   "%x = xor i64 %xor_ln113_6, i64 %xor_ln113_4" [./sha3.hpp:113]   --->   Operation 39 'xor' 'x' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%xor_ln113_8 = xor i64 %stateArray_1213_read_1, i64 %stateArray_17_read_1" [./sha3.hpp:113]   --->   Operation 40 'xor' 'xor_ln113_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%xor_ln113_9 = xor i64 %stateArray_7_read_1, i64 %stateArray_22_read_1" [./sha3.hpp:113]   --->   Operation 41 'xor' 'xor_ln113_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%xor_ln113_10 = xor i64 %xor_ln113_9, i64 %stateArray_2_read_1" [./sha3.hpp:113]   --->   Operation 42 'xor' 'xor_ln113_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_1 = xor i64 %xor_ln113_10, i64 %xor_ln113_8" [./sha3.hpp:113]   --->   Operation 43 'xor' 'x_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node x_2)   --->   "%xor_ln113_12 = xor i64 %stateArray_13_read_1, i64 %stateArray_18_read_1" [./sha3.hpp:113]   --->   Operation 44 'xor' 'xor_ln113_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node x_2)   --->   "%xor_ln113_13 = xor i64 %stateArray_8_read_1, i64 %stateArray_2325_read_1" [./sha3.hpp:113]   --->   Operation 45 'xor' 'xor_ln113_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node x_2)   --->   "%xor_ln113_14 = xor i64 %xor_ln113_13, i64 %stateArray_3_read_1" [./sha3.hpp:113]   --->   Operation 46 'xor' 'xor_ln113_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_2 = xor i64 %xor_ln113_14, i64 %xor_ln113_12" [./sha3.hpp:113]   --->   Operation 47 'xor' 'x_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node x_3)   --->   "%xor_ln113_16 = xor i64 %stateArray_14_read_1, i64 %stateArray_19_read_1" [./sha3.hpp:113]   --->   Operation 48 'xor' 'xor_ln113_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node x_3)   --->   "%xor_ln113_17 = xor i64 %stateArray_9_read_1, i64 %stateArray_24_read_1" [./sha3.hpp:113]   --->   Operation 49 'xor' 'xor_ln113_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node x_3)   --->   "%xor_ln113_18 = xor i64 %xor_ln113_17, i64 %stateArray_4_read_1" [./sha3.hpp:113]   --->   Operation 50 'xor' 'xor_ln113_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_3 = xor i64 %xor_ln113_18, i64 %xor_ln113_16" [./sha3.hpp:113]   --->   Operation 51 'xor' 'x_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i64 %x" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 52 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 53 'bitselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76, i1 %tmp_544" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 54 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.28ns)   --->   "%tmp = xor i64 %x_3, i64 %or_ln" [./sha3.hpp:119]   --->   Operation 55 'xor' 'tmp' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.28ns)   --->   "%xor_ln123 = xor i64 %tmp, i64 %stateArray_0_read_1" [./sha3.hpp:123]   --->   Operation 56 'xor' 'xor_ln123' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.28ns)   --->   "%x_12 = xor i64 %tmp, i64 %stateArray_5_read_1" [./sha3.hpp:123]   --->   Operation 57 'xor' 'x_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.28ns)   --->   "%x_6 = xor i64 %tmp, i64 %stateArray_10_read_1" [./sha3.hpp:123]   --->   Operation 58 'xor' 'x_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.28ns)   --->   "%x_18 = xor i64 %tmp, i64 %stateArray_15_read_1" [./sha3.hpp:123]   --->   Operation 59 'xor' 'x_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.28ns)   --->   "%x_24 = xor i64 %tmp, i64 %stateArray_20_read_1" [./sha3.hpp:123]   --->   Operation 60 'xor' 'x_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i64 %x_1" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 61 'trunc' 'trunc_ln76_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_1, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 62 'bitselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln76_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_1, i1 %tmp_545" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 63 'bitconcatenate' 'or_ln76_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.28ns)   --->   "%tmp_546 = xor i64 %or_ln76_1, i64 %x_4" [./sha3.hpp:119]   --->   Operation 64 'xor' 'tmp_546' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.28ns)   --->   "%x_5 = xor i64 %tmp_546, i64 %stateArray_1_read_1" [./sha3.hpp:123]   --->   Operation 65 'xor' 'x_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.28ns)   --->   "%x_28 = xor i64 %tmp_546, i64 %stateArray_6_read_1" [./sha3.hpp:123]   --->   Operation 66 'xor' 'x_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.28ns)   --->   "%x_8 = xor i64 %tmp_546, i64 %stateArray_11_read_1" [./sha3.hpp:123]   --->   Operation 67 'xor' 'x_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.28ns)   --->   "%x_13 = xor i64 %tmp_546, i64 %stateArray_16_read_1" [./sha3.hpp:123]   --->   Operation 68 'xor' 'x_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.28ns)   --->   "%x_15 = xor i64 %tmp_546, i64 %stateArray_21_read_1" [./sha3.hpp:123]   --->   Operation 69 'xor' 'x_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln76_2 = trunc i64 %x_2" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 70 'trunc' 'trunc_ln76_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_547 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_2, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 71 'bitselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln76_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_2, i1 %tmp_547" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 72 'bitconcatenate' 'or_ln76_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.28ns)   --->   "%tmp_548 = xor i64 %or_ln76_2, i64 %x" [./sha3.hpp:119]   --->   Operation 73 'xor' 'tmp_548' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.28ns)   --->   "%x_23 = xor i64 %tmp_548, i64 %stateArray_2_read_1" [./sha3.hpp:123]   --->   Operation 74 'xor' 'x_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.28ns)   --->   "%x_7 = xor i64 %tmp_548, i64 %stateArray_7_read_1" [./sha3.hpp:123]   --->   Operation 75 'xor' 'x_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.28ns)   --->   "%x_22 = xor i64 %tmp_548, i64 %stateArray_1213_read_1" [./sha3.hpp:123]   --->   Operation 76 'xor' 'x_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.28ns)   --->   "%x_9 = xor i64 %tmp_548, i64 %stateArray_17_read_1" [./sha3.hpp:123]   --->   Operation 77 'xor' 'x_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.28ns)   --->   "%x_26 = xor i64 %tmp_548, i64 %stateArray_22_read_1" [./sha3.hpp:123]   --->   Operation 78 'xor' 'x_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln76_3 = trunc i64 %x_3" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 79 'trunc' 'trunc_ln76_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_3, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 80 'bitselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln76_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_3, i1 %tmp_549" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 81 'bitconcatenate' 'or_ln76_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.28ns)   --->   "%tmp_550 = xor i64 %or_ln76_3, i64 %x_1" [./sha3.hpp:119]   --->   Operation 82 'xor' 'tmp_550' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.28ns)   --->   "%x_11 = xor i64 %tmp_550, i64 %stateArray_3_read_1" [./sha3.hpp:123]   --->   Operation 83 'xor' 'x_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.28ns)   --->   "%x_14 = xor i64 %tmp_550, i64 %stateArray_8_read_1" [./sha3.hpp:123]   --->   Operation 84 'xor' 'x_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.28ns)   --->   "%x_21 = xor i64 %tmp_550, i64 %stateArray_13_read_1" [./sha3.hpp:123]   --->   Operation 85 'xor' 'x_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.28ns)   --->   "%x_10 = xor i64 %tmp_550, i64 %stateArray_18_read_1" [./sha3.hpp:123]   --->   Operation 86 'xor' 'x_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.28ns)   --->   "%x_19 = xor i64 %tmp_550, i64 %stateArray_2325_read_1" [./sha3.hpp:123]   --->   Operation 87 'xor' 'x_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln76_4 = trunc i64 %x_4" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 88 'trunc' 'trunc_ln76_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_4, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 89 'bitselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln76_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_4, i1 %tmp_551" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 90 'bitconcatenate' 'or_ln76_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.28ns)   --->   "%tmp_552 = xor i64 %x_2, i64 %or_ln76_4" [./sha3.hpp:119]   --->   Operation 91 'xor' 'tmp_552' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.28ns)   --->   "%x_17 = xor i64 %tmp_552, i64 %stateArray_4_read_1" [./sha3.hpp:123]   --->   Operation 92 'xor' 'x_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.28ns)   --->   "%x_27 = xor i64 %tmp_552, i64 %stateArray_9_read_1" [./sha3.hpp:123]   --->   Operation 93 'xor' 'x_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.28ns)   --->   "%x_25 = xor i64 %tmp_552, i64 %stateArray_14_read_1" [./sha3.hpp:123]   --->   Operation 94 'xor' 'x_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.28ns)   --->   "%x_20 = xor i64 %tmp_552, i64 %stateArray_19_read_1" [./sha3.hpp:123]   --->   Operation 95 'xor' 'x_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.28ns)   --->   "%x_16 = xor i64 %tmp_552, i64 %stateArray_24_read_1" [./sha3.hpp:123]   --->   Operation 96 'xor' 'x_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln76_5 = trunc i64 %x_5" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 97 'trunc' 'trunc_ln76_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_5, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 98 'bitselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln76_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_5, i1 %tmp_554" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 99 'bitconcatenate' 'or_ln76_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln76_6 = trunc i64 %x_6" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 100 'trunc' 'trunc_ln76_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%lshr_ln76_6 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_6, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 101 'partselect' 'lshr_ln76_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln76_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_6, i3 %lshr_ln76_6" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 102 'bitconcatenate' 'or_ln76_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln76_7 = trunc i64 %x_7" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 103 'trunc' 'trunc_ln76_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%lshr_ln76_7 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_7, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 104 'partselect' 'lshr_ln76_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln76_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_7, i6 %lshr_ln76_7" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 105 'bitconcatenate' 'or_ln76_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln76_8 = trunc i64 %x_8" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 106 'trunc' 'trunc_ln76_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%lshr_ln76_8 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_8, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 107 'partselect' 'lshr_ln76_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln76_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_8, i10 %lshr_ln76_8" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 108 'bitconcatenate' 'or_ln76_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln76_9 = trunc i64 %x_9" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 109 'trunc' 'trunc_ln76_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%lshr_ln76_9 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_9, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 110 'partselect' 'lshr_ln76_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln76_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_9, i15 %lshr_ln76_9" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 111 'bitconcatenate' 'or_ln76_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln76_10 = trunc i64 %x_10" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 112 'trunc' 'trunc_ln76_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%lshr_ln76_s = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_10, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 113 'partselect' 'lshr_ln76_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln76_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_10, i21 %lshr_ln76_s" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 114 'bitconcatenate' 'or_ln76_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln76_11 = trunc i64 %x_11" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 115 'trunc' 'trunc_ln76_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%lshr_ln76_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_11, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 116 'partselect' 'lshr_ln76_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln76_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_11, i28 %lshr_ln76_1" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 117 'bitconcatenate' 'or_ln76_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln76_12 = trunc i64 %x_12" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 118 'trunc' 'trunc_ln76_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%lshr_ln76_2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_12, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 119 'partselect' 'lshr_ln76_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln76_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_12, i36 %lshr_ln76_2" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 120 'bitconcatenate' 'or_ln76_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln76_13 = trunc i64 %x_13" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 121 'trunc' 'trunc_ln76_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%lshr_ln76_3 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_13, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 122 'partselect' 'lshr_ln76_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln76_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_13, i45 %lshr_ln76_3" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 123 'bitconcatenate' 'or_ln76_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln76_14 = trunc i64 %x_14" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 124 'trunc' 'trunc_ln76_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%lshr_ln76_4 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_14, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 125 'partselect' 'lshr_ln76_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln76_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_14, i55 %lshr_ln76_4" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 126 'bitconcatenate' 'or_ln76_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln76_15 = trunc i64 %x_15" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 127 'trunc' 'trunc_ln76_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%lshr_ln76_5 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_15, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 128 'partselect' 'lshr_ln76_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln76_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_15, i2 %lshr_ln76_5" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 129 'bitconcatenate' 'or_ln76_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln76_16 = trunc i64 %x_16" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 130 'trunc' 'trunc_ln76_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%lshr_ln76_10 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_16, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 131 'partselect' 'lshr_ln76_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln76_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_16, i14 %lshr_ln76_10" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 132 'bitconcatenate' 'or_ln76_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln76_17 = trunc i64 %x_17" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 133 'trunc' 'trunc_ln76_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%lshr_ln76_11 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_17, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 134 'partselect' 'lshr_ln76_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln76_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_17, i27 %lshr_ln76_11" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 135 'bitconcatenate' 'or_ln76_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln76_18 = trunc i64 %x_18" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 136 'trunc' 'trunc_ln76_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%lshr_ln76_12 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_18, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 137 'partselect' 'lshr_ln76_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln76_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_18, i41 %lshr_ln76_12" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 138 'bitconcatenate' 'or_ln76_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln76_19 = trunc i64 %x_19" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 139 'trunc' 'trunc_ln76_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%lshr_ln76_13 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_19, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 140 'partselect' 'lshr_ln76_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln76_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_19, i56 %lshr_ln76_13" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 141 'bitconcatenate' 'or_ln76_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln76_20 = trunc i64 %x_20" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 142 'trunc' 'trunc_ln76_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%lshr_ln76_14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_20, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 143 'partselect' 'lshr_ln76_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln76_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_20, i8 %lshr_ln76_14" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 144 'bitconcatenate' 'or_ln76_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln76_21 = trunc i64 %x_21" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 145 'trunc' 'trunc_ln76_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%lshr_ln76_15 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_21, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 146 'partselect' 'lshr_ln76_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln76_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_21, i25 %lshr_ln76_15" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 147 'bitconcatenate' 'or_ln76_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln76_22 = trunc i64 %x_22" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 148 'trunc' 'trunc_ln76_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%lshr_ln76_16 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_22, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 149 'partselect' 'lshr_ln76_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln76_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_22, i43 %lshr_ln76_16" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 150 'bitconcatenate' 'or_ln76_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln76_23 = trunc i64 %x_23" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 151 'trunc' 'trunc_ln76_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%lshr_ln76_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_23, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 152 'partselect' 'lshr_ln76_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%or_ln76_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_23, i62 %lshr_ln76_17" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 153 'bitconcatenate' 'or_ln76_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln76_24 = trunc i64 %x_24" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 154 'trunc' 'trunc_ln76_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%lshr_ln76_18 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_24, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 155 'partselect' 'lshr_ln76_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%or_ln76_23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_24, i18 %lshr_ln76_18" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 156 'bitconcatenate' 'or_ln76_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln76_25 = trunc i64 %x_25" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 157 'trunc' 'trunc_ln76_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%lshr_ln76_19 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_25, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 158 'partselect' 'lshr_ln76_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln76_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_25, i39 %lshr_ln76_19" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 159 'bitconcatenate' 'or_ln76_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln76_26 = trunc i64 %x_26" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 160 'trunc' 'trunc_ln76_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%lshr_ln76_20 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_26, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 161 'partselect' 'lshr_ln76_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%or_ln76_25 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_26, i61 %lshr_ln76_20" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 162 'bitconcatenate' 'or_ln76_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln76_27 = trunc i64 %x_27" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 163 'trunc' 'trunc_ln76_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%lshr_ln76_21 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_27, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 164 'partselect' 'lshr_ln76_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%or_ln76_26 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_27, i20 %lshr_ln76_21" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 165 'bitconcatenate' 'or_ln76_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln76_28 = trunc i64 %x_28" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 166 'trunc' 'trunc_ln76_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%lshr_ln76_22 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_28, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 167 'partselect' 'lshr_ln76_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%or_ln76_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_28, i44 %lshr_ln76_22" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 168 'bitconcatenate' 'or_ln76_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1)   --->   "%xor_ln198 = xor i64 %or_ln76_21, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 169 'xor' 'xor_ln198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1)   --->   "%and_ln198 = and i64 %or_ln76_s, i64 %xor_ln198" [./sha3.hpp:198]   --->   Operation 170 'and' 'and_ln198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1 = xor i64 %and_ln198, i64 %or_ln76_27" [./sha3.hpp:198]   --->   Operation 171 'xor' 'xor_ln198_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_3)   --->   "%xor_ln198_2 = xor i64 %or_ln76_s, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 172 'xor' 'xor_ln198_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_3)   --->   "%and_ln198_1 = and i64 %or_ln76_15, i64 %xor_ln198_2" [./sha3.hpp:198]   --->   Operation 173 'and' 'and_ln198_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_3 = xor i64 %and_ln198_1, i64 %or_ln76_21" [./sha3.hpp:198]   --->   Operation 174 'xor' 'xor_ln198_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_5)   --->   "%xor_ln198_4 = xor i64 %or_ln76_15, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 175 'xor' 'xor_ln198_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_5)   --->   "%and_ln198_2 = and i64 %xor_ln123, i64 %xor_ln198_4" [./sha3.hpp:198]   --->   Operation 176 'and' 'and_ln198_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_5 = xor i64 %or_ln76_s, i64 %and_ln198_2" [./sha3.hpp:198]   --->   Operation 177 'xor' 'xor_ln198_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_7)   --->   "%xor_ln198_6 = xor i64 %xor_ln123, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 178 'xor' 'xor_ln198_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_7)   --->   "%and_ln198_3 = and i64 %or_ln76_27, i64 %xor_ln198_6" [./sha3.hpp:198]   --->   Operation 179 'and' 'and_ln198_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_7 = xor i64 %and_ln198_3, i64 %or_ln76_15" [./sha3.hpp:198]   --->   Operation 180 'xor' 'xor_ln198_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_9)   --->   "%xor_ln198_8 = xor i64 %or_ln76_26, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 181 'xor' 'xor_ln198_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_9)   --->   "%and_ln198_4 = and i64 %or_ln76_6, i64 %xor_ln198_8" [./sha3.hpp:198]   --->   Operation 182 'and' 'and_ln198_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_9 = xor i64 %or_ln76_10, i64 %and_ln198_4" [./sha3.hpp:198]   --->   Operation 183 'xor' 'xor_ln198_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_11)   --->   "%xor_ln198_10 = xor i64 %or_ln76_6, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 184 'xor' 'xor_ln198_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_11)   --->   "%and_ln198_5 = and i64 %or_ln76_12, i64 %xor_ln198_10" [./sha3.hpp:198]   --->   Operation 185 'and' 'and_ln198_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_11 = xor i64 %and_ln198_5, i64 %or_ln76_26" [./sha3.hpp:198]   --->   Operation 186 'xor' 'xor_ln198_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_13)   --->   "%xor_ln198_12 = xor i64 %or_ln76_12, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 187 'xor' 'xor_ln198_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_13)   --->   "%and_ln198_6 = and i64 %or_ln76_25, i64 %xor_ln198_12" [./sha3.hpp:198]   --->   Operation 188 'and' 'and_ln198_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_13 = xor i64 %or_ln76_6, i64 %and_ln198_6" [./sha3.hpp:198]   --->   Operation 189 'xor' 'xor_ln198_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_15)   --->   "%xor_ln198_14 = xor i64 %or_ln76_25, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 190 'xor' 'xor_ln198_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_15)   --->   "%and_ln198_7 = and i64 %or_ln76_10, i64 %xor_ln198_14" [./sha3.hpp:198]   --->   Operation 191 'and' 'and_ln198_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_15 = xor i64 %and_ln198_7, i64 %or_ln76_12" [./sha3.hpp:198]   --->   Operation 192 'xor' 'xor_ln198_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_17)   --->   "%xor_ln198_16 = xor i64 %or_ln76_10, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 193 'xor' 'xor_ln198_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_17)   --->   "%and_ln198_8 = and i64 %or_ln76_26, i64 %xor_ln198_16" [./sha3.hpp:198]   --->   Operation 194 'and' 'and_ln198_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_17 = xor i64 %and_ln198_8, i64 %or_ln76_25" [./sha3.hpp:198]   --->   Operation 195 'xor' 'xor_ln198_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_19)   --->   "%xor_ln198_18 = xor i64 %or_ln76_7, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 196 'xor' 'xor_ln198_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_19)   --->   "%and_ln198_9 = and i64 %or_ln76_20, i64 %xor_ln198_18" [./sha3.hpp:198]   --->   Operation 197 'and' 'and_ln198_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_19 = xor i64 %and_ln198_9, i64 %or_ln76_5" [./sha3.hpp:198]   --->   Operation 198 'xor' 'xor_ln198_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_21)   --->   "%xor_ln198_20 = xor i64 %or_ln76_20, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 199 'xor' 'xor_ln198_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_21)   --->   "%and_ln198_10 = and i64 %or_ln76_19, i64 %xor_ln198_20" [./sha3.hpp:198]   --->   Operation 200 'and' 'and_ln198_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_21 = xor i64 %and_ln198_10, i64 %or_ln76_7" [./sha3.hpp:198]   --->   Operation 201 'xor' 'xor_ln198_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_23)   --->   "%xor_ln198_22 = xor i64 %or_ln76_19, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 202 'xor' 'xor_ln198_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_23)   --->   "%and_ln198_11 = and i64 %or_ln76_23, i64 %xor_ln198_22" [./sha3.hpp:198]   --->   Operation 203 'and' 'and_ln198_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_23 = xor i64 %or_ln76_20, i64 %and_ln198_11" [./sha3.hpp:198]   --->   Operation 204 'xor' 'xor_ln198_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_25)   --->   "%xor_ln198_24 = xor i64 %or_ln76_23, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 205 'xor' 'xor_ln198_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_25)   --->   "%and_ln198_12 = and i64 %or_ln76_5, i64 %xor_ln198_24" [./sha3.hpp:198]   --->   Operation 206 'and' 'and_ln198_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_25 = xor i64 %and_ln198_12, i64 %or_ln76_19" [./sha3.hpp:198]   --->   Operation 207 'xor' 'xor_ln198_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_27)   --->   "%xor_ln198_26 = xor i64 %or_ln76_5, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 208 'xor' 'xor_ln198_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_27)   --->   "%and_ln198_13 = and i64 %or_ln76_7, i64 %xor_ln198_26" [./sha3.hpp:198]   --->   Operation 209 'and' 'and_ln198_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_27 = xor i64 %or_ln76_23, i64 %and_ln198_13" [./sha3.hpp:198]   --->   Operation 210 'xor' 'xor_ln198_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_29)   --->   "%xor_ln198_28 = xor i64 %or_ln76_11, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 211 'xor' 'xor_ln198_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_29)   --->   "%and_ln198_14 = and i64 %or_ln76_8, i64 %xor_ln198_28" [./sha3.hpp:198]   --->   Operation 212 'and' 'and_ln198_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_29 = xor i64 %and_ln198_14, i64 %or_ln76_16" [./sha3.hpp:198]   --->   Operation 213 'xor' 'xor_ln198_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_31)   --->   "%xor_ln198_30 = xor i64 %or_ln76_8, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 214 'xor' 'xor_ln198_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_31)   --->   "%and_ln198_15 = and i64 %or_ln76_9, i64 %xor_ln198_30" [./sha3.hpp:198]   --->   Operation 215 'and' 'and_ln198_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_31 = xor i64 %or_ln76_11, i64 %and_ln198_15" [./sha3.hpp:198]   --->   Operation 216 'xor' 'xor_ln198_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_33)   --->   "%xor_ln198_32 = xor i64 %or_ln76_9, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 217 'xor' 'xor_ln198_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_33)   --->   "%and_ln198_16 = and i64 %or_ln76_18, i64 %xor_ln198_32" [./sha3.hpp:198]   --->   Operation 218 'and' 'and_ln198_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_33 = xor i64 %and_ln198_16, i64 %or_ln76_8" [./sha3.hpp:198]   --->   Operation 219 'xor' 'xor_ln198_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_35)   --->   "%xor_ln198_34 = xor i64 %or_ln76_18, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 220 'xor' 'xor_ln198_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_35)   --->   "%and_ln198_17 = and i64 %or_ln76_16, i64 %xor_ln198_34" [./sha3.hpp:198]   --->   Operation 221 'and' 'and_ln198_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_35 = xor i64 %and_ln198_17, i64 %or_ln76_9" [./sha3.hpp:198]   --->   Operation 222 'xor' 'xor_ln198_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_37)   --->   "%xor_ln198_36 = xor i64 %or_ln76_16, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 223 'xor' 'xor_ln198_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_37)   --->   "%and_ln198_18 = and i64 %or_ln76_11, i64 %xor_ln198_36" [./sha3.hpp:198]   --->   Operation 224 'and' 'and_ln198_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_37 = xor i64 %or_ln76_18, i64 %and_ln198_18" [./sha3.hpp:198]   --->   Operation 225 'xor' 'xor_ln198_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_39)   --->   "%xor_ln198_38 = xor i64 %or_ln76_13, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 226 'xor' 'xor_ln198_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_39)   --->   "%and_ln198_19 = and i64 %or_ln76_24, i64 %xor_ln198_38" [./sha3.hpp:198]   --->   Operation 227 'and' 'and_ln198_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_39 = xor i64 %and_ln198_19, i64 %or_ln76_22" [./sha3.hpp:198]   --->   Operation 228 'xor' 'xor_ln198_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_41)   --->   "%xor_ln198_40 = xor i64 %or_ln76_24, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 229 'xor' 'xor_ln198_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_41)   --->   "%and_ln198_20 = and i64 %or_ln76_17, i64 %xor_ln198_40" [./sha3.hpp:198]   --->   Operation 230 'and' 'and_ln198_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_41 = xor i64 %or_ln76_13, i64 %and_ln198_20" [./sha3.hpp:198]   --->   Operation 231 'xor' 'xor_ln198_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_43)   --->   "%xor_ln198_42 = xor i64 %or_ln76_17, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 232 'xor' 'xor_ln198_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_43)   --->   "%and_ln198_21 = and i64 %or_ln76_14, i64 %xor_ln198_42" [./sha3.hpp:198]   --->   Operation 233 'and' 'and_ln198_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_43 = xor i64 %and_ln198_21, i64 %or_ln76_24" [./sha3.hpp:198]   --->   Operation 234 'xor' 'xor_ln198_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_45)   --->   "%xor_ln198_44 = xor i64 %or_ln76_14, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 235 'xor' 'xor_ln198_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_45)   --->   "%and_ln198_22 = and i64 %or_ln76_22, i64 %xor_ln198_44" [./sha3.hpp:198]   --->   Operation 236 'and' 'and_ln198_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_45 = xor i64 %or_ln76_17, i64 %and_ln198_22" [./sha3.hpp:198]   --->   Operation 237 'xor' 'xor_ln198_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_47)   --->   "%xor_ln198_46 = xor i64 %or_ln76_22, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 238 'xor' 'xor_ln198_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_47)   --->   "%and_ln198_23 = and i64 %or_ln76_13, i64 %xor_ln198_46" [./sha3.hpp:198]   --->   Operation 239 'and' 'and_ln198_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_47 = xor i64 %and_ln198_23, i64 %or_ln76_14" [./sha3.hpp:198]   --->   Operation 240 'xor' 'xor_ln198_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%xor_ln203 = xor i64 %or_ln76_27, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 241 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln203 = and i64 %or_ln76_21, i64 %xor_ln203" [./sha3.hpp:203]   --->   Operation 242 'and' 'and_ln203' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_2)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %and_ln203, i64 0" [./sha3.hpp:203]   --->   Operation 243 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_2)   --->   "%xor_ln203_72 = xor i1 %bit_sel, i1 1" [./sha3.hpp:203]   --->   Operation 244 'xor' 'xor_ln203_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_2)   --->   "%part_sel = partselect i63 @_ssdm_op_PartSelect.i63.i64.i64.i64, i64 %and_ln203, i64 1, i64 63" [./sha3.hpp:203]   --->   Operation 245 'partselect' 'part_sel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_2)   --->   "%xor_ln203_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %part_sel, i1 %xor_ln203_72" [./sha3.hpp:203]   --->   Operation 246 'bitconcatenate' 'xor_ln203_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_2 = xor i64 %xor_ln203_1, i64 %xor_ln123" [./sha3.hpp:203]   --->   Operation 247 'xor' 'xor_ln203_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node x_33)   --->   "%xor_ln113_20 = xor i64 %xor_ln198_9, i64 %xor_ln198_19" [./sha3.hpp:113]   --->   Operation 248 'xor' 'xor_ln113_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node x_33)   --->   "%xor_ln113_21 = xor i64 %xor_ln198_29, i64 %xor_ln198_39" [./sha3.hpp:113]   --->   Operation 249 'xor' 'xor_ln113_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node x_33)   --->   "%xor_ln113_22 = xor i64 %xor_ln113_21, i64 %xor_ln203_2" [./sha3.hpp:113]   --->   Operation 250 'xor' 'xor_ln113_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_33 = xor i64 %xor_ln113_22, i64 %xor_ln113_20" [./sha3.hpp:113]   --->   Operation 251 'xor' 'x_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node x_29)   --->   "%xor_ln113_24 = xor i64 %xor_ln198_41, i64 %xor_ln198_21" [./sha3.hpp:113]   --->   Operation 252 'xor' 'xor_ln113_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node x_29)   --->   "%xor_ln113_25 = xor i64 %xor_ln198_11, i64 %xor_ln198_1" [./sha3.hpp:113]   --->   Operation 253 'xor' 'xor_ln113_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node x_29)   --->   "%xor_ln113_26 = xor i64 %xor_ln113_25, i64 %xor_ln198_31" [./sha3.hpp:113]   --->   Operation 254 'xor' 'xor_ln113_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_29 = xor i64 %xor_ln113_26, i64 %xor_ln113_24" [./sha3.hpp:113]   --->   Operation 255 'xor' 'x_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node x_30)   --->   "%xor_ln113_28 = xor i64 %xor_ln198_23, i64 %xor_ln198_33" [./sha3.hpp:113]   --->   Operation 256 'xor' 'xor_ln113_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node x_30)   --->   "%xor_ln113_29 = xor i64 %xor_ln198_43, i64 %xor_ln198_3" [./sha3.hpp:113]   --->   Operation 257 'xor' 'xor_ln113_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node x_30)   --->   "%xor_ln113_30 = xor i64 %xor_ln113_29, i64 %xor_ln198_13" [./sha3.hpp:113]   --->   Operation 258 'xor' 'xor_ln113_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_30 = xor i64 %xor_ln113_30, i64 %xor_ln113_28" [./sha3.hpp:113]   --->   Operation 259 'xor' 'x_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node x_31)   --->   "%xor_ln113_32 = xor i64 %xor_ln198_5, i64 %xor_ln198_15" [./sha3.hpp:113]   --->   Operation 260 'xor' 'xor_ln113_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node x_31)   --->   "%xor_ln113_33 = xor i64 %xor_ln198_25, i64 %xor_ln198_35" [./sha3.hpp:113]   --->   Operation 261 'xor' 'xor_ln113_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node x_31)   --->   "%xor_ln113_34 = xor i64 %xor_ln113_33, i64 %xor_ln198_45" [./sha3.hpp:113]   --->   Operation 262 'xor' 'xor_ln113_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_31 = xor i64 %xor_ln113_34, i64 %xor_ln113_32" [./sha3.hpp:113]   --->   Operation 263 'xor' 'x_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node x_32)   --->   "%xor_ln113_36 = xor i64 %xor_ln198_37, i64 %xor_ln198_17" [./sha3.hpp:113]   --->   Operation 264 'xor' 'xor_ln113_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node x_32)   --->   "%xor_ln113_37 = xor i64 %xor_ln198_27, i64 %xor_ln198_47" [./sha3.hpp:113]   --->   Operation 265 'xor' 'xor_ln113_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node x_32)   --->   "%xor_ln113_38 = xor i64 %xor_ln113_37, i64 %xor_ln198_7" [./sha3.hpp:113]   --->   Operation 266 'xor' 'xor_ln113_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_32 = xor i64 %xor_ln113_38, i64 %xor_ln113_36" [./sha3.hpp:113]   --->   Operation 267 'xor' 'x_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln76_29 = trunc i64 %x_29" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 268 'trunc' 'trunc_ln76_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_29, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 269 'bitselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln76_28 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_29, i1 %tmp_556" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 270 'bitconcatenate' 'or_ln76_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.28ns)   --->   "%tmp_558 = xor i64 %or_ln76_28, i64 %x_32" [./sha3.hpp:119]   --->   Operation 271 'xor' 'tmp_558' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.28ns)   --->   "%xor_ln123_25 = xor i64 %tmp_558, i64 %xor_ln203_2" [./sha3.hpp:123]   --->   Operation 272 'xor' 'xor_ln123_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.28ns)   --->   "%x_41 = xor i64 %tmp_558, i64 %xor_ln198_9" [./sha3.hpp:123]   --->   Operation 273 'xor' 'x_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.28ns)   --->   "%x_35 = xor i64 %tmp_558, i64 %xor_ln198_19" [./sha3.hpp:123]   --->   Operation 274 'xor' 'x_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.28ns)   --->   "%x_47 = xor i64 %tmp_558, i64 %xor_ln198_29" [./sha3.hpp:123]   --->   Operation 275 'xor' 'x_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.28ns)   --->   "%x_53 = xor i64 %tmp_558, i64 %xor_ln198_39" [./sha3.hpp:123]   --->   Operation 276 'xor' 'x_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln76_30 = trunc i64 %x_30" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 277 'trunc' 'trunc_ln76_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_30, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 278 'bitselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%or_ln76_29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_30, i1 %tmp_560" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 279 'bitconcatenate' 'or_ln76_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.28ns)   --->   "%tmp_562 = xor i64 %or_ln76_29, i64 %x_33" [./sha3.hpp:119]   --->   Operation 280 'xor' 'tmp_562' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.28ns)   --->   "%x_34 = xor i64 %tmp_562, i64 %xor_ln198_1" [./sha3.hpp:123]   --->   Operation 281 'xor' 'x_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.28ns)   --->   "%x_57 = xor i64 %tmp_562, i64 %xor_ln198_11" [./sha3.hpp:123]   --->   Operation 282 'xor' 'x_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.28ns)   --->   "%x_37 = xor i64 %tmp_562, i64 %xor_ln198_21" [./sha3.hpp:123]   --->   Operation 283 'xor' 'x_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.28ns)   --->   "%x_42 = xor i64 %tmp_562, i64 %xor_ln198_31" [./sha3.hpp:123]   --->   Operation 284 'xor' 'x_42' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.28ns)   --->   "%x_44 = xor i64 %tmp_562, i64 %xor_ln198_41" [./sha3.hpp:123]   --->   Operation 285 'xor' 'x_44' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln76_31 = trunc i64 %x_31" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 286 'trunc' 'trunc_ln76_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_31, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 287 'bitselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%or_ln76_30 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_31, i1 %tmp_563" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 288 'bitconcatenate' 'or_ln76_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.28ns)   --->   "%tmp_564 = xor i64 %or_ln76_30, i64 %x_29" [./sha3.hpp:119]   --->   Operation 289 'xor' 'tmp_564' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.28ns)   --->   "%x_52 = xor i64 %tmp_564, i64 %xor_ln198_3" [./sha3.hpp:123]   --->   Operation 290 'xor' 'x_52' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.28ns)   --->   "%x_36 = xor i64 %tmp_564, i64 %xor_ln198_13" [./sha3.hpp:123]   --->   Operation 291 'xor' 'x_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.28ns)   --->   "%x_51 = xor i64 %tmp_564, i64 %xor_ln198_23" [./sha3.hpp:123]   --->   Operation 292 'xor' 'x_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.28ns)   --->   "%x_38 = xor i64 %tmp_564, i64 %xor_ln198_33" [./sha3.hpp:123]   --->   Operation 293 'xor' 'x_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.28ns)   --->   "%x_55 = xor i64 %tmp_564, i64 %xor_ln198_43" [./sha3.hpp:123]   --->   Operation 294 'xor' 'x_55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln76_32 = trunc i64 %x_32" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 295 'trunc' 'trunc_ln76_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_565 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_32, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 296 'bitselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%or_ln76_31 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_32, i1 %tmp_565" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 297 'bitconcatenate' 'or_ln76_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.28ns)   --->   "%tmp_566 = xor i64 %or_ln76_31, i64 %x_30" [./sha3.hpp:119]   --->   Operation 298 'xor' 'tmp_566' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.28ns)   --->   "%x_40 = xor i64 %tmp_566, i64 %xor_ln198_5" [./sha3.hpp:123]   --->   Operation 299 'xor' 'x_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.28ns)   --->   "%x_43 = xor i64 %tmp_566, i64 %xor_ln198_15" [./sha3.hpp:123]   --->   Operation 300 'xor' 'x_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.28ns)   --->   "%x_50 = xor i64 %tmp_566, i64 %xor_ln198_25" [./sha3.hpp:123]   --->   Operation 301 'xor' 'x_50' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.28ns)   --->   "%x_39 = xor i64 %tmp_566, i64 %xor_ln198_35" [./sha3.hpp:123]   --->   Operation 302 'xor' 'x_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.28ns)   --->   "%x_48 = xor i64 %tmp_566, i64 %xor_ln198_45" [./sha3.hpp:123]   --->   Operation 303 'xor' 'x_48' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln76_33 = trunc i64 %x_33" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 304 'trunc' 'trunc_ln76_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_33, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 305 'bitselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln76_32 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_33, i1 %tmp_567" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 306 'bitconcatenate' 'or_ln76_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.28ns)   --->   "%tmp_568 = xor i64 %or_ln76_32, i64 %x_31" [./sha3.hpp:119]   --->   Operation 307 'xor' 'tmp_568' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.28ns)   --->   "%x_46 = xor i64 %tmp_568, i64 %xor_ln198_7" [./sha3.hpp:123]   --->   Operation 308 'xor' 'x_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.28ns)   --->   "%x_56 = xor i64 %tmp_568, i64 %xor_ln198_17" [./sha3.hpp:123]   --->   Operation 309 'xor' 'x_56' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.28ns)   --->   "%x_54 = xor i64 %tmp_568, i64 %xor_ln198_27" [./sha3.hpp:123]   --->   Operation 310 'xor' 'x_54' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.28ns)   --->   "%x_49 = xor i64 %tmp_568, i64 %xor_ln198_37" [./sha3.hpp:123]   --->   Operation 311 'xor' 'x_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.28ns)   --->   "%x_45 = xor i64 %tmp_568, i64 %xor_ln198_47" [./sha3.hpp:123]   --->   Operation 312 'xor' 'x_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln76_34 = trunc i64 %x_34" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 313 'trunc' 'trunc_ln76_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_34, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 314 'bitselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%or_ln76_33 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_34, i1 %tmp_569" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 315 'bitconcatenate' 'or_ln76_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln76_35 = trunc i64 %x_35" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 316 'trunc' 'trunc_ln76_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%lshr_ln76_23 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_35, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 317 'partselect' 'lshr_ln76_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln76_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_35, i3 %lshr_ln76_23" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 318 'bitconcatenate' 'or_ln76_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln76_36 = trunc i64 %x_36" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 319 'trunc' 'trunc_ln76_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%lshr_ln76_24 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_36, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 320 'partselect' 'lshr_ln76_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%or_ln76_35 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_36, i6 %lshr_ln76_24" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 321 'bitconcatenate' 'or_ln76_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln76_37 = trunc i64 %x_37" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 322 'trunc' 'trunc_ln76_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%lshr_ln76_25 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_37, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 323 'partselect' 'lshr_ln76_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%or_ln76_36 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_37, i10 %lshr_ln76_25" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 324 'bitconcatenate' 'or_ln76_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln76_38 = trunc i64 %x_38" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 325 'trunc' 'trunc_ln76_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%lshr_ln76_26 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_38, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 326 'partselect' 'lshr_ln76_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln76_37 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_38, i15 %lshr_ln76_26" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 327 'bitconcatenate' 'or_ln76_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln76_39 = trunc i64 %x_39" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 328 'trunc' 'trunc_ln76_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%lshr_ln76_27 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_39, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 329 'partselect' 'lshr_ln76_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln76_38 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_39, i21 %lshr_ln76_27" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 330 'bitconcatenate' 'or_ln76_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln76_40 = trunc i64 %x_40" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 331 'trunc' 'trunc_ln76_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%lshr_ln76_28 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_40, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 332 'partselect' 'lshr_ln76_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%or_ln76_39 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_40, i28 %lshr_ln76_28" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 333 'bitconcatenate' 'or_ln76_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln76_41 = trunc i64 %x_41" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 334 'trunc' 'trunc_ln76_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%lshr_ln76_29 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_41, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 335 'partselect' 'lshr_ln76_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%or_ln76_40 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_41, i36 %lshr_ln76_29" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 336 'bitconcatenate' 'or_ln76_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln76_42 = trunc i64 %x_42" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 337 'trunc' 'trunc_ln76_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%lshr_ln76_30 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_42, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 338 'partselect' 'lshr_ln76_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%or_ln76_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_42, i45 %lshr_ln76_30" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 339 'bitconcatenate' 'or_ln76_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln76_43 = trunc i64 %x_43" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 340 'trunc' 'trunc_ln76_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%lshr_ln76_31 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_43, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 341 'partselect' 'lshr_ln76_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%or_ln76_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_43, i55 %lshr_ln76_31" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 342 'bitconcatenate' 'or_ln76_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln76_44 = trunc i64 %x_44" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 343 'trunc' 'trunc_ln76_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%lshr_ln76_32 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_44, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 344 'partselect' 'lshr_ln76_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%or_ln76_43 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_44, i2 %lshr_ln76_32" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 345 'bitconcatenate' 'or_ln76_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln76_45 = trunc i64 %x_45" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 346 'trunc' 'trunc_ln76_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%lshr_ln76_33 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_45, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 347 'partselect' 'lshr_ln76_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%or_ln76_44 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_45, i14 %lshr_ln76_33" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 348 'bitconcatenate' 'or_ln76_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln76_46 = trunc i64 %x_46" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 349 'trunc' 'trunc_ln76_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%lshr_ln76_34 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_46, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 350 'partselect' 'lshr_ln76_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%or_ln76_45 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_46, i27 %lshr_ln76_34" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 351 'bitconcatenate' 'or_ln76_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln76_47 = trunc i64 %x_47" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 352 'trunc' 'trunc_ln76_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%lshr_ln76_35 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_47, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 353 'partselect' 'lshr_ln76_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%or_ln76_46 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_47, i41 %lshr_ln76_35" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 354 'bitconcatenate' 'or_ln76_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln76_48 = trunc i64 %x_48" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 355 'trunc' 'trunc_ln76_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%lshr_ln76_36 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_48, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 356 'partselect' 'lshr_ln76_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%or_ln76_47 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_48, i56 %lshr_ln76_36" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 357 'bitconcatenate' 'or_ln76_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln76_49 = trunc i64 %x_49" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 358 'trunc' 'trunc_ln76_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%lshr_ln76_37 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_49, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 359 'partselect' 'lshr_ln76_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%or_ln76_48 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_49, i8 %lshr_ln76_37" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 360 'bitconcatenate' 'or_ln76_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln76_50 = trunc i64 %x_50" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 361 'trunc' 'trunc_ln76_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%lshr_ln76_38 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_50, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 362 'partselect' 'lshr_ln76_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%or_ln76_49 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_50, i25 %lshr_ln76_38" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 363 'bitconcatenate' 'or_ln76_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln76_51 = trunc i64 %x_51" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 364 'trunc' 'trunc_ln76_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%lshr_ln76_39 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_51, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 365 'partselect' 'lshr_ln76_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%or_ln76_50 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_51, i43 %lshr_ln76_39" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 366 'bitconcatenate' 'or_ln76_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln76_52 = trunc i64 %x_52" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 367 'trunc' 'trunc_ln76_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%lshr_ln76_40 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_52, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 368 'partselect' 'lshr_ln76_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%or_ln76_51 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_52, i62 %lshr_ln76_40" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 369 'bitconcatenate' 'or_ln76_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln76_53 = trunc i64 %x_53" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 370 'trunc' 'trunc_ln76_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%lshr_ln76_41 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_53, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 371 'partselect' 'lshr_ln76_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%or_ln76_52 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_53, i18 %lshr_ln76_41" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 372 'bitconcatenate' 'or_ln76_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln76_54 = trunc i64 %x_54" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 373 'trunc' 'trunc_ln76_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%lshr_ln76_42 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_54, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 374 'partselect' 'lshr_ln76_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%or_ln76_53 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_54, i39 %lshr_ln76_42" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 375 'bitconcatenate' 'or_ln76_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln76_55 = trunc i64 %x_55" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 376 'trunc' 'trunc_ln76_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%lshr_ln76_43 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_55, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 377 'partselect' 'lshr_ln76_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%or_ln76_54 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_55, i61 %lshr_ln76_43" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 378 'bitconcatenate' 'or_ln76_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln76_56 = trunc i64 %x_56" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 379 'trunc' 'trunc_ln76_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%lshr_ln76_44 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_56, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 380 'partselect' 'lshr_ln76_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%or_ln76_55 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_56, i20 %lshr_ln76_44" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 381 'bitconcatenate' 'or_ln76_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln76_57 = trunc i64 %x_57" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 382 'trunc' 'trunc_ln76_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%lshr_ln76_45 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_57, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 383 'partselect' 'lshr_ln76_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%or_ln76_56 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_57, i44 %lshr_ln76_45" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 384 'bitconcatenate' 'or_ln76_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_49)   --->   "%xor_ln198_48 = xor i64 %or_ln76_50, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 385 'xor' 'xor_ln198_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_49)   --->   "%and_ln198_24 = and i64 %or_ln76_38, i64 %xor_ln198_48" [./sha3.hpp:198]   --->   Operation 386 'and' 'and_ln198_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_49 = xor i64 %and_ln198_24, i64 %or_ln76_56" [./sha3.hpp:198]   --->   Operation 387 'xor' 'xor_ln198_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_51)   --->   "%xor_ln198_50 = xor i64 %or_ln76_38, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 388 'xor' 'xor_ln198_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_51)   --->   "%and_ln198_25 = and i64 %or_ln76_44, i64 %xor_ln198_50" [./sha3.hpp:198]   --->   Operation 389 'and' 'and_ln198_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_51 = xor i64 %and_ln198_25, i64 %or_ln76_50" [./sha3.hpp:198]   --->   Operation 390 'xor' 'xor_ln198_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_53)   --->   "%xor_ln198_52 = xor i64 %or_ln76_44, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 391 'xor' 'xor_ln198_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_53)   --->   "%and_ln198_26 = and i64 %xor_ln123_25, i64 %xor_ln198_52" [./sha3.hpp:198]   --->   Operation 392 'and' 'and_ln198_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_53 = xor i64 %and_ln198_26, i64 %or_ln76_38" [./sha3.hpp:198]   --->   Operation 393 'xor' 'xor_ln198_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_55)   --->   "%xor_ln198_54 = xor i64 %xor_ln123_25, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 394 'xor' 'xor_ln198_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_55)   --->   "%and_ln198_27 = and i64 %or_ln76_56, i64 %xor_ln198_54" [./sha3.hpp:198]   --->   Operation 395 'and' 'and_ln198_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_55 = xor i64 %and_ln198_27, i64 %or_ln76_44" [./sha3.hpp:198]   --->   Operation 396 'xor' 'xor_ln198_55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_57)   --->   "%xor_ln198_56 = xor i64 %or_ln76_55, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 397 'xor' 'xor_ln198_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_57)   --->   "%and_ln198_28 = and i64 %or_ln76_34, i64 %xor_ln198_56" [./sha3.hpp:198]   --->   Operation 398 'and' 'and_ln198_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_57 = xor i64 %and_ln198_28, i64 %or_ln76_39" [./sha3.hpp:198]   --->   Operation 399 'xor' 'xor_ln198_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_59)   --->   "%xor_ln198_58 = xor i64 %or_ln76_34, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 400 'xor' 'xor_ln198_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_59)   --->   "%and_ln198_29 = and i64 %or_ln76_41, i64 %xor_ln198_58" [./sha3.hpp:198]   --->   Operation 401 'and' 'and_ln198_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_59 = xor i64 %and_ln198_29, i64 %or_ln76_55" [./sha3.hpp:198]   --->   Operation 402 'xor' 'xor_ln198_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_61)   --->   "%xor_ln198_60 = xor i64 %or_ln76_41, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 403 'xor' 'xor_ln198_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_61)   --->   "%and_ln198_30 = and i64 %or_ln76_54, i64 %xor_ln198_60" [./sha3.hpp:198]   --->   Operation 404 'and' 'and_ln198_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_61 = xor i64 %and_ln198_30, i64 %or_ln76_34" [./sha3.hpp:198]   --->   Operation 405 'xor' 'xor_ln198_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_63)   --->   "%xor_ln198_62 = xor i64 %or_ln76_54, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 406 'xor' 'xor_ln198_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_63)   --->   "%and_ln198_31 = and i64 %or_ln76_39, i64 %xor_ln198_62" [./sha3.hpp:198]   --->   Operation 407 'and' 'and_ln198_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_63 = xor i64 %and_ln198_31, i64 %or_ln76_41" [./sha3.hpp:198]   --->   Operation 408 'xor' 'xor_ln198_63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_65)   --->   "%xor_ln198_64 = xor i64 %or_ln76_39, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 409 'xor' 'xor_ln198_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_65)   --->   "%and_ln198_32 = and i64 %or_ln76_55, i64 %xor_ln198_64" [./sha3.hpp:198]   --->   Operation 410 'and' 'and_ln198_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_65 = xor i64 %and_ln198_32, i64 %or_ln76_54" [./sha3.hpp:198]   --->   Operation 411 'xor' 'xor_ln198_65' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_67)   --->   "%xor_ln198_66 = xor i64 %or_ln76_35, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 412 'xor' 'xor_ln198_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_67)   --->   "%and_ln198_33 = and i64 %or_ln76_49, i64 %xor_ln198_66" [./sha3.hpp:198]   --->   Operation 413 'and' 'and_ln198_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_67 = xor i64 %and_ln198_33, i64 %or_ln76_33" [./sha3.hpp:198]   --->   Operation 414 'xor' 'xor_ln198_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_69)   --->   "%xor_ln198_68 = xor i64 %or_ln76_49, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 415 'xor' 'xor_ln198_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_69)   --->   "%and_ln198_34 = and i64 %or_ln76_48, i64 %xor_ln198_68" [./sha3.hpp:198]   --->   Operation 416 'and' 'and_ln198_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_69 = xor i64 %and_ln198_34, i64 %or_ln76_35" [./sha3.hpp:198]   --->   Operation 417 'xor' 'xor_ln198_69' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_71)   --->   "%xor_ln198_70 = xor i64 %or_ln76_48, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 418 'xor' 'xor_ln198_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_71)   --->   "%and_ln198_35 = and i64 %or_ln76_52, i64 %xor_ln198_70" [./sha3.hpp:198]   --->   Operation 419 'and' 'and_ln198_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_71 = xor i64 %and_ln198_35, i64 %or_ln76_49" [./sha3.hpp:198]   --->   Operation 420 'xor' 'xor_ln198_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_73)   --->   "%xor_ln198_72 = xor i64 %or_ln76_52, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 421 'xor' 'xor_ln198_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_73)   --->   "%and_ln198_36 = and i64 %or_ln76_33, i64 %xor_ln198_72" [./sha3.hpp:198]   --->   Operation 422 'and' 'and_ln198_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_73 = xor i64 %and_ln198_36, i64 %or_ln76_48" [./sha3.hpp:198]   --->   Operation 423 'xor' 'xor_ln198_73' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_75)   --->   "%xor_ln198_74 = xor i64 %or_ln76_33, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 424 'xor' 'xor_ln198_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_75)   --->   "%and_ln198_37 = and i64 %or_ln76_35, i64 %xor_ln198_74" [./sha3.hpp:198]   --->   Operation 425 'and' 'and_ln198_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_75 = xor i64 %and_ln198_37, i64 %or_ln76_52" [./sha3.hpp:198]   --->   Operation 426 'xor' 'xor_ln198_75' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_77)   --->   "%xor_ln198_76 = xor i64 %or_ln76_40, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 427 'xor' 'xor_ln198_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_77)   --->   "%and_ln198_38 = and i64 %or_ln76_36, i64 %xor_ln198_76" [./sha3.hpp:198]   --->   Operation 428 'and' 'and_ln198_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_77 = xor i64 %and_ln198_38, i64 %or_ln76_45" [./sha3.hpp:198]   --->   Operation 429 'xor' 'xor_ln198_77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_79)   --->   "%xor_ln198_78 = xor i64 %or_ln76_36, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 430 'xor' 'xor_ln198_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_79)   --->   "%and_ln198_39 = and i64 %or_ln76_37, i64 %xor_ln198_78" [./sha3.hpp:198]   --->   Operation 431 'and' 'and_ln198_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_79 = xor i64 %and_ln198_39, i64 %or_ln76_40" [./sha3.hpp:198]   --->   Operation 432 'xor' 'xor_ln198_79' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_81)   --->   "%xor_ln198_80 = xor i64 %or_ln76_37, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 433 'xor' 'xor_ln198_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_81)   --->   "%and_ln198_40 = and i64 %or_ln76_47, i64 %xor_ln198_80" [./sha3.hpp:198]   --->   Operation 434 'and' 'and_ln198_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_81 = xor i64 %and_ln198_40, i64 %or_ln76_36" [./sha3.hpp:198]   --->   Operation 435 'xor' 'xor_ln198_81' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_83)   --->   "%xor_ln198_82 = xor i64 %or_ln76_47, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 436 'xor' 'xor_ln198_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_83)   --->   "%and_ln198_41 = and i64 %or_ln76_45, i64 %xor_ln198_82" [./sha3.hpp:198]   --->   Operation 437 'and' 'and_ln198_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_83 = xor i64 %and_ln198_41, i64 %or_ln76_37" [./sha3.hpp:198]   --->   Operation 438 'xor' 'xor_ln198_83' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_85)   --->   "%xor_ln198_84 = xor i64 %or_ln76_45, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 439 'xor' 'xor_ln198_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_85)   --->   "%and_ln198_42 = and i64 %or_ln76_40, i64 %xor_ln198_84" [./sha3.hpp:198]   --->   Operation 440 'and' 'and_ln198_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_85 = xor i64 %and_ln198_42, i64 %or_ln76_47" [./sha3.hpp:198]   --->   Operation 441 'xor' 'xor_ln198_85' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_87)   --->   "%xor_ln198_86 = xor i64 %or_ln76_42, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 442 'xor' 'xor_ln198_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_87)   --->   "%and_ln198_43 = and i64 %or_ln76_53, i64 %xor_ln198_86" [./sha3.hpp:198]   --->   Operation 443 'and' 'and_ln198_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_87 = xor i64 %and_ln198_43, i64 %or_ln76_51" [./sha3.hpp:198]   --->   Operation 444 'xor' 'xor_ln198_87' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_89)   --->   "%xor_ln198_88 = xor i64 %or_ln76_53, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 445 'xor' 'xor_ln198_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_89)   --->   "%and_ln198_44 = and i64 %or_ln76_46, i64 %xor_ln198_88" [./sha3.hpp:198]   --->   Operation 446 'and' 'and_ln198_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_89 = xor i64 %and_ln198_44, i64 %or_ln76_42" [./sha3.hpp:198]   --->   Operation 447 'xor' 'xor_ln198_89' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_91)   --->   "%xor_ln198_90 = xor i64 %or_ln76_46, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 448 'xor' 'xor_ln198_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_91)   --->   "%and_ln198_45 = and i64 %or_ln76_43, i64 %xor_ln198_90" [./sha3.hpp:198]   --->   Operation 449 'and' 'and_ln198_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_91 = xor i64 %and_ln198_45, i64 %or_ln76_53" [./sha3.hpp:198]   --->   Operation 450 'xor' 'xor_ln198_91' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_93)   --->   "%xor_ln198_92 = xor i64 %or_ln76_43, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 451 'xor' 'xor_ln198_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_93)   --->   "%and_ln198_46 = and i64 %or_ln76_51, i64 %xor_ln198_92" [./sha3.hpp:198]   --->   Operation 452 'and' 'and_ln198_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_93 = xor i64 %and_ln198_46, i64 %or_ln76_46" [./sha3.hpp:198]   --->   Operation 453 'xor' 'xor_ln198_93' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_95)   --->   "%xor_ln198_94 = xor i64 %or_ln76_51, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 454 'xor' 'xor_ln198_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_95)   --->   "%and_ln198_47 = and i64 %or_ln76_42, i64 %xor_ln198_94" [./sha3.hpp:198]   --->   Operation 455 'and' 'and_ln198_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_95 = xor i64 %and_ln198_47, i64 %or_ln76_43" [./sha3.hpp:198]   --->   Operation 456 'xor' 'xor_ln198_95' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_5)   --->   "%xor_ln203_3 = xor i64 %or_ln76_56, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 457 'xor' 'xor_ln203_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_5)   --->   "%and_ln203_1 = and i64 %or_ln76_50, i64 %xor_ln203_3" [./sha3.hpp:203]   --->   Operation 458 'and' 'and_ln203_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_5)   --->   "%xor_ln203_4 = xor i64 %and_ln203_1, i64 32898" [./sha3.hpp:203]   --->   Operation 459 'xor' 'xor_ln203_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_5 = xor i64 %xor_ln203_4, i64 %xor_ln123_25" [./sha3.hpp:203]   --->   Operation 460 'xor' 'xor_ln203_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node x_62)   --->   "%xor_ln113_40 = xor i64 %xor_ln198_77, i64 %xor_ln198_87" [./sha3.hpp:113]   --->   Operation 461 'xor' 'xor_ln113_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node x_62)   --->   "%xor_ln113_41 = xor i64 %xor_ln198_57, i64 %xor_ln203_5" [./sha3.hpp:113]   --->   Operation 462 'xor' 'xor_ln113_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node x_62)   --->   "%xor_ln113_42 = xor i64 %xor_ln113_41, i64 %xor_ln198_67" [./sha3.hpp:113]   --->   Operation 463 'xor' 'xor_ln113_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_62 = xor i64 %xor_ln113_42, i64 %xor_ln113_40" [./sha3.hpp:113]   --->   Operation 464 'xor' 'x_62' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node x_58)   --->   "%xor_ln113_44 = xor i64 %xor_ln198_79, i64 %xor_ln198_89" [./sha3.hpp:113]   --->   Operation 465 'xor' 'xor_ln113_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node x_58)   --->   "%xor_ln113_45 = xor i64 %xor_ln198_59, i64 %xor_ln198_49" [./sha3.hpp:113]   --->   Operation 466 'xor' 'xor_ln113_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node x_58)   --->   "%xor_ln113_46 = xor i64 %xor_ln113_45, i64 %xor_ln198_69" [./sha3.hpp:113]   --->   Operation 467 'xor' 'xor_ln113_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_58 = xor i64 %xor_ln113_46, i64 %xor_ln113_44" [./sha3.hpp:113]   --->   Operation 468 'xor' 'x_58' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node x_59)   --->   "%xor_ln113_48 = xor i64 %xor_ln198_81, i64 %xor_ln198_91" [./sha3.hpp:113]   --->   Operation 469 'xor' 'xor_ln113_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node x_59)   --->   "%xor_ln113_49 = xor i64 %xor_ln198_61, i64 %xor_ln198_51" [./sha3.hpp:113]   --->   Operation 470 'xor' 'xor_ln113_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node x_59)   --->   "%xor_ln113_50 = xor i64 %xor_ln113_49, i64 %xor_ln198_71" [./sha3.hpp:113]   --->   Operation 471 'xor' 'xor_ln113_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_59 = xor i64 %xor_ln113_50, i64 %xor_ln113_48" [./sha3.hpp:113]   --->   Operation 472 'xor' 'x_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node x_60)   --->   "%xor_ln113_52 = xor i64 %xor_ln198_83, i64 %xor_ln198_93" [./sha3.hpp:113]   --->   Operation 473 'xor' 'xor_ln113_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node x_60)   --->   "%xor_ln113_53 = xor i64 %xor_ln198_63, i64 %xor_ln198_53" [./sha3.hpp:113]   --->   Operation 474 'xor' 'xor_ln113_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node x_60)   --->   "%xor_ln113_54 = xor i64 %xor_ln113_53, i64 %xor_ln198_73" [./sha3.hpp:113]   --->   Operation 475 'xor' 'xor_ln113_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_60 = xor i64 %xor_ln113_54, i64 %xor_ln113_52" [./sha3.hpp:113]   --->   Operation 476 'xor' 'x_60' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node x_61)   --->   "%xor_ln113_56 = xor i64 %xor_ln198_85, i64 %xor_ln198_95" [./sha3.hpp:113]   --->   Operation 477 'xor' 'xor_ln113_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node x_61)   --->   "%xor_ln113_57 = xor i64 %xor_ln198_65, i64 %xor_ln198_55" [./sha3.hpp:113]   --->   Operation 478 'xor' 'xor_ln113_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node x_61)   --->   "%xor_ln113_58 = xor i64 %xor_ln113_57, i64 %xor_ln198_75" [./sha3.hpp:113]   --->   Operation 479 'xor' 'xor_ln113_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_61 = xor i64 %xor_ln113_58, i64 %xor_ln113_56" [./sha3.hpp:113]   --->   Operation 480 'xor' 'x_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln76_58 = trunc i64 %x_58" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 481 'trunc' 'trunc_ln76_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_570 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_58, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 482 'bitselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%or_ln76_57 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_58, i1 %tmp_570" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 483 'bitconcatenate' 'or_ln76_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.28ns)   --->   "%tmp_571 = xor i64 %or_ln76_57, i64 %x_61" [./sha3.hpp:119]   --->   Operation 484 'xor' 'tmp_571' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.28ns)   --->   "%xor_ln123_50 = xor i64 %tmp_571, i64 %xor_ln203_5" [./sha3.hpp:123]   --->   Operation 485 'xor' 'xor_ln123_50' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.28ns)   --->   "%x_70 = xor i64 %tmp_571, i64 %xor_ln198_57" [./sha3.hpp:123]   --->   Operation 486 'xor' 'x_70' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.28ns)   --->   "%x_64 = xor i64 %tmp_571, i64 %xor_ln198_67" [./sha3.hpp:123]   --->   Operation 487 'xor' 'x_64' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.28ns)   --->   "%x_76 = xor i64 %tmp_571, i64 %xor_ln198_77" [./sha3.hpp:123]   --->   Operation 488 'xor' 'x_76' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (0.28ns)   --->   "%x_82 = xor i64 %tmp_571, i64 %xor_ln198_87" [./sha3.hpp:123]   --->   Operation 489 'xor' 'x_82' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln76_59 = trunc i64 %x_59" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 490 'trunc' 'trunc_ln76_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_59, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 491 'bitselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%or_ln76_58 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_59, i1 %tmp_572" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 492 'bitconcatenate' 'or_ln76_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.28ns)   --->   "%tmp_573 = xor i64 %or_ln76_58, i64 %x_62" [./sha3.hpp:119]   --->   Operation 493 'xor' 'tmp_573' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (0.28ns)   --->   "%x_63 = xor i64 %tmp_573, i64 %xor_ln198_49" [./sha3.hpp:123]   --->   Operation 494 'xor' 'x_63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.28ns)   --->   "%x_86 = xor i64 %tmp_573, i64 %xor_ln198_59" [./sha3.hpp:123]   --->   Operation 495 'xor' 'x_86' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.28ns)   --->   "%x_66 = xor i64 %tmp_573, i64 %xor_ln198_69" [./sha3.hpp:123]   --->   Operation 496 'xor' 'x_66' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.28ns)   --->   "%x_71 = xor i64 %tmp_573, i64 %xor_ln198_79" [./sha3.hpp:123]   --->   Operation 497 'xor' 'x_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.28ns)   --->   "%x_73 = xor i64 %tmp_573, i64 %xor_ln198_89" [./sha3.hpp:123]   --->   Operation 498 'xor' 'x_73' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln76_60 = trunc i64 %x_60" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 499 'trunc' 'trunc_ln76_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_574 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_60, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 500 'bitselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%or_ln76_59 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_60, i1 %tmp_574" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 501 'bitconcatenate' 'or_ln76_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.28ns)   --->   "%tmp_575 = xor i64 %or_ln76_59, i64 %x_58" [./sha3.hpp:119]   --->   Operation 502 'xor' 'tmp_575' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.28ns)   --->   "%x_81 = xor i64 %tmp_575, i64 %xor_ln198_51" [./sha3.hpp:123]   --->   Operation 503 'xor' 'x_81' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.28ns)   --->   "%x_65 = xor i64 %tmp_575, i64 %xor_ln198_61" [./sha3.hpp:123]   --->   Operation 504 'xor' 'x_65' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.28ns)   --->   "%x_80 = xor i64 %tmp_575, i64 %xor_ln198_71" [./sha3.hpp:123]   --->   Operation 505 'xor' 'x_80' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.28ns)   --->   "%x_67 = xor i64 %tmp_575, i64 %xor_ln198_81" [./sha3.hpp:123]   --->   Operation 506 'xor' 'x_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.28ns)   --->   "%x_84 = xor i64 %tmp_575, i64 %xor_ln198_91" [./sha3.hpp:123]   --->   Operation 507 'xor' 'x_84' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln76_61 = trunc i64 %x_61" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 508 'trunc' 'trunc_ln76_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_61, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 509 'bitselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%or_ln76_60 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_61, i1 %tmp_576" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 510 'bitconcatenate' 'or_ln76_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.28ns)   --->   "%tmp_577 = xor i64 %or_ln76_60, i64 %x_59" [./sha3.hpp:119]   --->   Operation 511 'xor' 'tmp_577' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.28ns)   --->   "%x_69 = xor i64 %tmp_577, i64 %xor_ln198_53" [./sha3.hpp:123]   --->   Operation 512 'xor' 'x_69' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.28ns)   --->   "%x_72 = xor i64 %tmp_577, i64 %xor_ln198_63" [./sha3.hpp:123]   --->   Operation 513 'xor' 'x_72' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.28ns)   --->   "%x_79 = xor i64 %tmp_577, i64 %xor_ln198_73" [./sha3.hpp:123]   --->   Operation 514 'xor' 'x_79' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.28ns)   --->   "%x_68 = xor i64 %tmp_577, i64 %xor_ln198_83" [./sha3.hpp:123]   --->   Operation 515 'xor' 'x_68' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.28ns)   --->   "%x_77 = xor i64 %tmp_577, i64 %xor_ln198_93" [./sha3.hpp:123]   --->   Operation 516 'xor' 'x_77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln76_62 = trunc i64 %x_62" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 517 'trunc' 'trunc_ln76_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_62, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 518 'bitselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%or_ln76_61 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_62, i1 %tmp_578" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 519 'bitconcatenate' 'or_ln76_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.28ns)   --->   "%tmp_579 = xor i64 %or_ln76_61, i64 %x_60" [./sha3.hpp:119]   --->   Operation 520 'xor' 'tmp_579' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.28ns)   --->   "%x_75 = xor i64 %tmp_579, i64 %xor_ln198_55" [./sha3.hpp:123]   --->   Operation 521 'xor' 'x_75' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.28ns)   --->   "%x_85 = xor i64 %tmp_579, i64 %xor_ln198_65" [./sha3.hpp:123]   --->   Operation 522 'xor' 'x_85' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.28ns)   --->   "%x_83 = xor i64 %tmp_579, i64 %xor_ln198_75" [./sha3.hpp:123]   --->   Operation 523 'xor' 'x_83' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.28ns)   --->   "%x_78 = xor i64 %tmp_579, i64 %xor_ln198_85" [./sha3.hpp:123]   --->   Operation 524 'xor' 'x_78' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (0.28ns)   --->   "%x_74 = xor i64 %tmp_579, i64 %xor_ln198_95" [./sha3.hpp:123]   --->   Operation 525 'xor' 'x_74' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln76_63 = trunc i64 %x_63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 526 'trunc' 'trunc_ln76_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_580 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_63, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 527 'bitselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%or_ln76_62 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_63, i1 %tmp_580" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 528 'bitconcatenate' 'or_ln76_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln76_64 = trunc i64 %x_64" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 529 'trunc' 'trunc_ln76_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%lshr_ln76_46 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_64, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 530 'partselect' 'lshr_ln76_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%or_ln76_63 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_64, i3 %lshr_ln76_46" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 531 'bitconcatenate' 'or_ln76_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln76_65 = trunc i64 %x_65" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 532 'trunc' 'trunc_ln76_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%lshr_ln76_47 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_65, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 533 'partselect' 'lshr_ln76_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%or_ln76_64 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_65, i6 %lshr_ln76_47" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 534 'bitconcatenate' 'or_ln76_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln76_66 = trunc i64 %x_66" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 535 'trunc' 'trunc_ln76_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%lshr_ln76_48 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_66, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 536 'partselect' 'lshr_ln76_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%or_ln76_65 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_66, i10 %lshr_ln76_48" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 537 'bitconcatenate' 'or_ln76_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln76_67 = trunc i64 %x_67" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 538 'trunc' 'trunc_ln76_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%lshr_ln76_49 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_67, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 539 'partselect' 'lshr_ln76_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%or_ln76_66 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_67, i15 %lshr_ln76_49" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 540 'bitconcatenate' 'or_ln76_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln76_68 = trunc i64 %x_68" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 541 'trunc' 'trunc_ln76_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%lshr_ln76_50 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_68, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 542 'partselect' 'lshr_ln76_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%or_ln76_67 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_68, i21 %lshr_ln76_50" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 543 'bitconcatenate' 'or_ln76_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln76_69 = trunc i64 %x_69" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 544 'trunc' 'trunc_ln76_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%lshr_ln76_51 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_69, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 545 'partselect' 'lshr_ln76_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%or_ln76_68 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_69, i28 %lshr_ln76_51" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 546 'bitconcatenate' 'or_ln76_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln76_70 = trunc i64 %x_70" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 547 'trunc' 'trunc_ln76_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%lshr_ln76_52 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_70, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 548 'partselect' 'lshr_ln76_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%or_ln76_69 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_70, i36 %lshr_ln76_52" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 549 'bitconcatenate' 'or_ln76_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln76_71 = trunc i64 %x_71" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 550 'trunc' 'trunc_ln76_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%lshr_ln76_53 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_71, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 551 'partselect' 'lshr_ln76_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%or_ln76_70 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_71, i45 %lshr_ln76_53" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 552 'bitconcatenate' 'or_ln76_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln76_72 = trunc i64 %x_72" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 553 'trunc' 'trunc_ln76_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%lshr_ln76_54 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_72, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 554 'partselect' 'lshr_ln76_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%or_ln76_71 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_72, i55 %lshr_ln76_54" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 555 'bitconcatenate' 'or_ln76_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln76_73 = trunc i64 %x_73" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 556 'trunc' 'trunc_ln76_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%lshr_ln76_55 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_73, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 557 'partselect' 'lshr_ln76_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%or_ln76_72 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_73, i2 %lshr_ln76_55" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 558 'bitconcatenate' 'or_ln76_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln76_74 = trunc i64 %x_74" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 559 'trunc' 'trunc_ln76_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%lshr_ln76_56 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_74, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 560 'partselect' 'lshr_ln76_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%or_ln76_73 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_74, i14 %lshr_ln76_56" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 561 'bitconcatenate' 'or_ln76_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln76_75 = trunc i64 %x_75" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 562 'trunc' 'trunc_ln76_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%lshr_ln76_57 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_75, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 563 'partselect' 'lshr_ln76_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%or_ln76_74 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_75, i27 %lshr_ln76_57" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 564 'bitconcatenate' 'or_ln76_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln76_76 = trunc i64 %x_76" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 565 'trunc' 'trunc_ln76_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%lshr_ln76_58 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_76, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 566 'partselect' 'lshr_ln76_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%or_ln76_75 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_76, i41 %lshr_ln76_58" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 567 'bitconcatenate' 'or_ln76_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln76_77 = trunc i64 %x_77" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 568 'trunc' 'trunc_ln76_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%lshr_ln76_59 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_77, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 569 'partselect' 'lshr_ln76_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%or_ln76_76 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_77, i56 %lshr_ln76_59" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 570 'bitconcatenate' 'or_ln76_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln76_78 = trunc i64 %x_78" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 571 'trunc' 'trunc_ln76_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%lshr_ln76_60 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_78, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 572 'partselect' 'lshr_ln76_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%or_ln76_77 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_78, i8 %lshr_ln76_60" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 573 'bitconcatenate' 'or_ln76_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln76_79 = trunc i64 %x_79" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 574 'trunc' 'trunc_ln76_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%lshr_ln76_61 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_79, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 575 'partselect' 'lshr_ln76_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%or_ln76_78 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_79, i25 %lshr_ln76_61" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 576 'bitconcatenate' 'or_ln76_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln76_80 = trunc i64 %x_80" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 577 'trunc' 'trunc_ln76_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%lshr_ln76_62 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_80, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 578 'partselect' 'lshr_ln76_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%or_ln76_79 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_80, i43 %lshr_ln76_62" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 579 'bitconcatenate' 'or_ln76_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln76_81 = trunc i64 %x_81" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 580 'trunc' 'trunc_ln76_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%lshr_ln76_63 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_81, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 581 'partselect' 'lshr_ln76_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%or_ln76_80 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_81, i62 %lshr_ln76_63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 582 'bitconcatenate' 'or_ln76_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln76_82 = trunc i64 %x_82" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 583 'trunc' 'trunc_ln76_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%lshr_ln76_64 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_82, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 584 'partselect' 'lshr_ln76_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%or_ln76_81 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_82, i18 %lshr_ln76_64" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 585 'bitconcatenate' 'or_ln76_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln76_83 = trunc i64 %x_83" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 586 'trunc' 'trunc_ln76_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%lshr_ln76_65 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_83, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 587 'partselect' 'lshr_ln76_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%or_ln76_82 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_83, i39 %lshr_ln76_65" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 588 'bitconcatenate' 'or_ln76_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln76_84 = trunc i64 %x_84" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 589 'trunc' 'trunc_ln76_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%lshr_ln76_66 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_84, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 590 'partselect' 'lshr_ln76_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%or_ln76_83 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_84, i61 %lshr_ln76_66" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 591 'bitconcatenate' 'or_ln76_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln76_85 = trunc i64 %x_85" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 592 'trunc' 'trunc_ln76_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%lshr_ln76_67 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_85, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 593 'partselect' 'lshr_ln76_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%or_ln76_84 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_85, i20 %lshr_ln76_67" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 594 'bitconcatenate' 'or_ln76_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln76_86 = trunc i64 %x_86" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 595 'trunc' 'trunc_ln76_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%lshr_ln76_68 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_86, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 596 'partselect' 'lshr_ln76_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%or_ln76_85 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_86, i44 %lshr_ln76_68" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 597 'bitconcatenate' 'or_ln76_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_97)   --->   "%xor_ln198_96 = xor i64 %or_ln76_79, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 598 'xor' 'xor_ln198_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_97)   --->   "%and_ln198_48 = and i64 %or_ln76_67, i64 %xor_ln198_96" [./sha3.hpp:198]   --->   Operation 599 'and' 'and_ln198_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 600 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_97 = xor i64 %and_ln198_48, i64 %or_ln76_85" [./sha3.hpp:198]   --->   Operation 600 'xor' 'xor_ln198_97' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_99)   --->   "%xor_ln198_98 = xor i64 %or_ln76_67, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 601 'xor' 'xor_ln198_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_99)   --->   "%and_ln198_49 = and i64 %or_ln76_73, i64 %xor_ln198_98" [./sha3.hpp:198]   --->   Operation 602 'and' 'and_ln198_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_99 = xor i64 %and_ln198_49, i64 %or_ln76_79" [./sha3.hpp:198]   --->   Operation 603 'xor' 'xor_ln198_99' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_101)   --->   "%xor_ln198_100 = xor i64 %or_ln76_73, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 604 'xor' 'xor_ln198_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_101)   --->   "%and_ln198_50 = and i64 %xor_ln123_50, i64 %xor_ln198_100" [./sha3.hpp:198]   --->   Operation 605 'and' 'and_ln198_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_101 = xor i64 %and_ln198_50, i64 %or_ln76_67" [./sha3.hpp:198]   --->   Operation 606 'xor' 'xor_ln198_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_103)   --->   "%xor_ln198_102 = xor i64 %xor_ln123_50, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 607 'xor' 'xor_ln198_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_103)   --->   "%and_ln198_51 = and i64 %or_ln76_85, i64 %xor_ln198_102" [./sha3.hpp:198]   --->   Operation 608 'and' 'and_ln198_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 609 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_103 = xor i64 %and_ln198_51, i64 %or_ln76_73" [./sha3.hpp:198]   --->   Operation 609 'xor' 'xor_ln198_103' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_105)   --->   "%xor_ln198_104 = xor i64 %or_ln76_84, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 610 'xor' 'xor_ln198_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_105)   --->   "%and_ln198_52 = and i64 %or_ln76_63, i64 %xor_ln198_104" [./sha3.hpp:198]   --->   Operation 611 'and' 'and_ln198_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 612 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_105 = xor i64 %and_ln198_52, i64 %or_ln76_68" [./sha3.hpp:198]   --->   Operation 612 'xor' 'xor_ln198_105' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_107)   --->   "%xor_ln198_106 = xor i64 %or_ln76_63, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 613 'xor' 'xor_ln198_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_107)   --->   "%and_ln198_53 = and i64 %or_ln76_70, i64 %xor_ln198_106" [./sha3.hpp:198]   --->   Operation 614 'and' 'and_ln198_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 615 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_107 = xor i64 %and_ln198_53, i64 %or_ln76_84" [./sha3.hpp:198]   --->   Operation 615 'xor' 'xor_ln198_107' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_109)   --->   "%xor_ln198_108 = xor i64 %or_ln76_70, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 616 'xor' 'xor_ln198_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_109)   --->   "%and_ln198_54 = and i64 %or_ln76_83, i64 %xor_ln198_108" [./sha3.hpp:198]   --->   Operation 617 'and' 'and_ln198_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 618 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_109 = xor i64 %and_ln198_54, i64 %or_ln76_63" [./sha3.hpp:198]   --->   Operation 618 'xor' 'xor_ln198_109' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_111)   --->   "%xor_ln198_110 = xor i64 %or_ln76_83, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 619 'xor' 'xor_ln198_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_111)   --->   "%and_ln198_55 = and i64 %or_ln76_68, i64 %xor_ln198_110" [./sha3.hpp:198]   --->   Operation 620 'and' 'and_ln198_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 621 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_111 = xor i64 %and_ln198_55, i64 %or_ln76_70" [./sha3.hpp:198]   --->   Operation 621 'xor' 'xor_ln198_111' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_113)   --->   "%xor_ln198_112 = xor i64 %or_ln76_68, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 622 'xor' 'xor_ln198_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_113)   --->   "%and_ln198_56 = and i64 %or_ln76_84, i64 %xor_ln198_112" [./sha3.hpp:198]   --->   Operation 623 'and' 'and_ln198_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_113 = xor i64 %and_ln198_56, i64 %or_ln76_83" [./sha3.hpp:198]   --->   Operation 624 'xor' 'xor_ln198_113' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_115)   --->   "%xor_ln198_114 = xor i64 %or_ln76_64, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 625 'xor' 'xor_ln198_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_115)   --->   "%and_ln198_57 = and i64 %or_ln76_78, i64 %xor_ln198_114" [./sha3.hpp:198]   --->   Operation 626 'and' 'and_ln198_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_115 = xor i64 %and_ln198_57, i64 %or_ln76_62" [./sha3.hpp:198]   --->   Operation 627 'xor' 'xor_ln198_115' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_117)   --->   "%xor_ln198_116 = xor i64 %or_ln76_78, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 628 'xor' 'xor_ln198_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_117)   --->   "%and_ln198_58 = and i64 %or_ln76_77, i64 %xor_ln198_116" [./sha3.hpp:198]   --->   Operation 629 'and' 'and_ln198_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_117 = xor i64 %and_ln198_58, i64 %or_ln76_64" [./sha3.hpp:198]   --->   Operation 630 'xor' 'xor_ln198_117' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_119)   --->   "%xor_ln198_118 = xor i64 %or_ln76_77, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 631 'xor' 'xor_ln198_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_119)   --->   "%and_ln198_59 = and i64 %or_ln76_81, i64 %xor_ln198_118" [./sha3.hpp:198]   --->   Operation 632 'and' 'and_ln198_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_119 = xor i64 %and_ln198_59, i64 %or_ln76_78" [./sha3.hpp:198]   --->   Operation 633 'xor' 'xor_ln198_119' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_121)   --->   "%xor_ln198_120 = xor i64 %or_ln76_81, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 634 'xor' 'xor_ln198_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_121)   --->   "%and_ln198_60 = and i64 %or_ln76_62, i64 %xor_ln198_120" [./sha3.hpp:198]   --->   Operation 635 'and' 'and_ln198_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_121 = xor i64 %and_ln198_60, i64 %or_ln76_77" [./sha3.hpp:198]   --->   Operation 636 'xor' 'xor_ln198_121' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_123)   --->   "%xor_ln198_122 = xor i64 %or_ln76_62, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 637 'xor' 'xor_ln198_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_123)   --->   "%and_ln198_61 = and i64 %or_ln76_64, i64 %xor_ln198_122" [./sha3.hpp:198]   --->   Operation 638 'and' 'and_ln198_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_123 = xor i64 %and_ln198_61, i64 %or_ln76_81" [./sha3.hpp:198]   --->   Operation 639 'xor' 'xor_ln198_123' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_125)   --->   "%xor_ln198_124 = xor i64 %or_ln76_69, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 640 'xor' 'xor_ln198_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_125)   --->   "%and_ln198_62 = and i64 %or_ln76_65, i64 %xor_ln198_124" [./sha3.hpp:198]   --->   Operation 641 'and' 'and_ln198_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_125 = xor i64 %and_ln198_62, i64 %or_ln76_74" [./sha3.hpp:198]   --->   Operation 642 'xor' 'xor_ln198_125' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_127)   --->   "%xor_ln198_126 = xor i64 %or_ln76_65, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 643 'xor' 'xor_ln198_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_127)   --->   "%and_ln198_63 = and i64 %or_ln76_66, i64 %xor_ln198_126" [./sha3.hpp:198]   --->   Operation 644 'and' 'and_ln198_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 645 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_127 = xor i64 %and_ln198_63, i64 %or_ln76_69" [./sha3.hpp:198]   --->   Operation 645 'xor' 'xor_ln198_127' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_129)   --->   "%xor_ln198_128 = xor i64 %or_ln76_66, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 646 'xor' 'xor_ln198_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_129)   --->   "%and_ln198_64 = and i64 %or_ln76_76, i64 %xor_ln198_128" [./sha3.hpp:198]   --->   Operation 647 'and' 'and_ln198_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 648 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_129 = xor i64 %and_ln198_64, i64 %or_ln76_65" [./sha3.hpp:198]   --->   Operation 648 'xor' 'xor_ln198_129' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_131)   --->   "%xor_ln198_130 = xor i64 %or_ln76_76, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 649 'xor' 'xor_ln198_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_131)   --->   "%and_ln198_65 = and i64 %or_ln76_74, i64 %xor_ln198_130" [./sha3.hpp:198]   --->   Operation 650 'and' 'and_ln198_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 651 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_131 = xor i64 %and_ln198_65, i64 %or_ln76_66" [./sha3.hpp:198]   --->   Operation 651 'xor' 'xor_ln198_131' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_133)   --->   "%xor_ln198_132 = xor i64 %or_ln76_74, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 652 'xor' 'xor_ln198_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_133)   --->   "%and_ln198_66 = and i64 %or_ln76_69, i64 %xor_ln198_132" [./sha3.hpp:198]   --->   Operation 653 'and' 'and_ln198_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 654 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_133 = xor i64 %and_ln198_66, i64 %or_ln76_76" [./sha3.hpp:198]   --->   Operation 654 'xor' 'xor_ln198_133' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_135)   --->   "%xor_ln198_134 = xor i64 %or_ln76_71, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 655 'xor' 'xor_ln198_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_135)   --->   "%and_ln198_67 = and i64 %or_ln76_82, i64 %xor_ln198_134" [./sha3.hpp:198]   --->   Operation 656 'and' 'and_ln198_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_135 = xor i64 %and_ln198_67, i64 %or_ln76_80" [./sha3.hpp:198]   --->   Operation 657 'xor' 'xor_ln198_135' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_137)   --->   "%xor_ln198_136 = xor i64 %or_ln76_82, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 658 'xor' 'xor_ln198_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_137)   --->   "%and_ln198_68 = and i64 %or_ln76_75, i64 %xor_ln198_136" [./sha3.hpp:198]   --->   Operation 659 'and' 'and_ln198_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_137 = xor i64 %and_ln198_68, i64 %or_ln76_71" [./sha3.hpp:198]   --->   Operation 660 'xor' 'xor_ln198_137' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_139)   --->   "%xor_ln198_138 = xor i64 %or_ln76_75, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 661 'xor' 'xor_ln198_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_139)   --->   "%and_ln198_69 = and i64 %or_ln76_72, i64 %xor_ln198_138" [./sha3.hpp:198]   --->   Operation 662 'and' 'and_ln198_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_139 = xor i64 %and_ln198_69, i64 %or_ln76_82" [./sha3.hpp:198]   --->   Operation 663 'xor' 'xor_ln198_139' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_141)   --->   "%xor_ln198_140 = xor i64 %or_ln76_72, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 664 'xor' 'xor_ln198_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_141)   --->   "%and_ln198_70 = and i64 %or_ln76_80, i64 %xor_ln198_140" [./sha3.hpp:198]   --->   Operation 665 'and' 'and_ln198_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_141 = xor i64 %and_ln198_70, i64 %or_ln76_75" [./sha3.hpp:198]   --->   Operation 666 'xor' 'xor_ln198_141' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_143)   --->   "%xor_ln198_142 = xor i64 %or_ln76_80, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 667 'xor' 'xor_ln198_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_143)   --->   "%and_ln198_71 = and i64 %or_ln76_71, i64 %xor_ln198_142" [./sha3.hpp:198]   --->   Operation 668 'and' 'and_ln198_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_143 = xor i64 %and_ln198_71, i64 %or_ln76_72" [./sha3.hpp:198]   --->   Operation 669 'xor' 'xor_ln198_143' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_8)   --->   "%xor_ln203_6 = xor i64 %or_ln76_85, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 670 'xor' 'xor_ln203_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_8)   --->   "%and_ln203_2 = and i64 %or_ln76_79, i64 %xor_ln203_6" [./sha3.hpp:203]   --->   Operation 671 'and' 'and_ln203_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_8)   --->   "%xor_ln203_7 = xor i64 %and_ln203_2, i64 9223372036854808714" [./sha3.hpp:203]   --->   Operation 672 'xor' 'xor_ln203_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_8 = xor i64 %xor_ln203_7, i64 %xor_ln123_50" [./sha3.hpp:203]   --->   Operation 673 'xor' 'xor_ln203_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node x_91)   --->   "%xor_ln113_60 = xor i64 %xor_ln198_125, i64 %xor_ln198_135" [./sha3.hpp:113]   --->   Operation 674 'xor' 'xor_ln113_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node x_91)   --->   "%xor_ln113_61 = xor i64 %xor_ln198_105, i64 %xor_ln203_8" [./sha3.hpp:113]   --->   Operation 675 'xor' 'xor_ln113_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node x_91)   --->   "%xor_ln113_62 = xor i64 %xor_ln113_61, i64 %xor_ln198_115" [./sha3.hpp:113]   --->   Operation 676 'xor' 'xor_ln113_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_91 = xor i64 %xor_ln113_62, i64 %xor_ln113_60" [./sha3.hpp:113]   --->   Operation 677 'xor' 'x_91' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node x_87)   --->   "%xor_ln113_64 = xor i64 %xor_ln198_127, i64 %xor_ln198_137" [./sha3.hpp:113]   --->   Operation 678 'xor' 'xor_ln113_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node x_87)   --->   "%xor_ln113_65 = xor i64 %xor_ln198_107, i64 %xor_ln198_97" [./sha3.hpp:113]   --->   Operation 679 'xor' 'xor_ln113_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node x_87)   --->   "%xor_ln113_66 = xor i64 %xor_ln113_65, i64 %xor_ln198_117" [./sha3.hpp:113]   --->   Operation 680 'xor' 'xor_ln113_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 681 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_87 = xor i64 %xor_ln113_66, i64 %xor_ln113_64" [./sha3.hpp:113]   --->   Operation 681 'xor' 'x_87' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node x_88)   --->   "%xor_ln113_68 = xor i64 %xor_ln198_129, i64 %xor_ln198_139" [./sha3.hpp:113]   --->   Operation 682 'xor' 'xor_ln113_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node x_88)   --->   "%xor_ln113_69 = xor i64 %xor_ln198_109, i64 %xor_ln198_99" [./sha3.hpp:113]   --->   Operation 683 'xor' 'xor_ln113_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node x_88)   --->   "%xor_ln113_70 = xor i64 %xor_ln113_69, i64 %xor_ln198_119" [./sha3.hpp:113]   --->   Operation 684 'xor' 'xor_ln113_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 685 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_88 = xor i64 %xor_ln113_70, i64 %xor_ln113_68" [./sha3.hpp:113]   --->   Operation 685 'xor' 'x_88' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node x_89)   --->   "%xor_ln113_72 = xor i64 %xor_ln198_131, i64 %xor_ln198_141" [./sha3.hpp:113]   --->   Operation 686 'xor' 'xor_ln113_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node x_89)   --->   "%xor_ln113_73 = xor i64 %xor_ln198_111, i64 %xor_ln198_101" [./sha3.hpp:113]   --->   Operation 687 'xor' 'xor_ln113_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node x_89)   --->   "%xor_ln113_74 = xor i64 %xor_ln113_73, i64 %xor_ln198_121" [./sha3.hpp:113]   --->   Operation 688 'xor' 'xor_ln113_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 689 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_89 = xor i64 %xor_ln113_74, i64 %xor_ln113_72" [./sha3.hpp:113]   --->   Operation 689 'xor' 'x_89' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node x_90)   --->   "%xor_ln113_76 = xor i64 %xor_ln198_133, i64 %xor_ln198_143" [./sha3.hpp:113]   --->   Operation 690 'xor' 'xor_ln113_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node x_90)   --->   "%xor_ln113_77 = xor i64 %xor_ln198_113, i64 %xor_ln198_103" [./sha3.hpp:113]   --->   Operation 691 'xor' 'xor_ln113_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node x_90)   --->   "%xor_ln113_78 = xor i64 %xor_ln113_77, i64 %xor_ln198_123" [./sha3.hpp:113]   --->   Operation 692 'xor' 'xor_ln113_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 693 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_90 = xor i64 %xor_ln113_78, i64 %xor_ln113_76" [./sha3.hpp:113]   --->   Operation 693 'xor' 'x_90' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln76_87 = trunc i64 %x_87" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 694 'trunc' 'trunc_ln76_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_581 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_87, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 695 'bitselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%or_ln76_86 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_87, i1 %tmp_581" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 696 'bitconcatenate' 'or_ln76_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.28ns)   --->   "%tmp_582 = xor i64 %or_ln76_86, i64 %x_90" [./sha3.hpp:119]   --->   Operation 697 'xor' 'tmp_582' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 698 [1/1] (0.28ns)   --->   "%xor_ln123_75 = xor i64 %tmp_582, i64 %xor_ln203_8" [./sha3.hpp:123]   --->   Operation 698 'xor' 'xor_ln123_75' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (0.28ns)   --->   "%x_99 = xor i64 %tmp_582, i64 %xor_ln198_105" [./sha3.hpp:123]   --->   Operation 699 'xor' 'x_99' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.28ns)   --->   "%x_93 = xor i64 %tmp_582, i64 %xor_ln198_115" [./sha3.hpp:123]   --->   Operation 700 'xor' 'x_93' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 701 [1/1] (0.28ns)   --->   "%x_105 = xor i64 %tmp_582, i64 %xor_ln198_125" [./sha3.hpp:123]   --->   Operation 701 'xor' 'x_105' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.28ns)   --->   "%x_111 = xor i64 %tmp_582, i64 %xor_ln198_135" [./sha3.hpp:123]   --->   Operation 702 'xor' 'x_111' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln76_88 = trunc i64 %x_88" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 703 'trunc' 'trunc_ln76_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_583 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_88, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 704 'bitselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%or_ln76_87 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_88, i1 %tmp_583" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 705 'bitconcatenate' 'or_ln76_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.28ns)   --->   "%tmp_584 = xor i64 %or_ln76_87, i64 %x_91" [./sha3.hpp:119]   --->   Operation 706 'xor' 'tmp_584' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (0.28ns)   --->   "%x_92 = xor i64 %tmp_584, i64 %xor_ln198_97" [./sha3.hpp:123]   --->   Operation 707 'xor' 'x_92' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 708 [1/1] (0.28ns)   --->   "%x_115 = xor i64 %tmp_584, i64 %xor_ln198_107" [./sha3.hpp:123]   --->   Operation 708 'xor' 'x_115' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 709 [1/1] (0.28ns)   --->   "%x_95 = xor i64 %tmp_584, i64 %xor_ln198_117" [./sha3.hpp:123]   --->   Operation 709 'xor' 'x_95' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.28ns)   --->   "%x_100 = xor i64 %tmp_584, i64 %xor_ln198_127" [./sha3.hpp:123]   --->   Operation 710 'xor' 'x_100' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 711 [1/1] (0.28ns)   --->   "%x_102 = xor i64 %tmp_584, i64 %xor_ln198_137" [./sha3.hpp:123]   --->   Operation 711 'xor' 'x_102' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln76_89 = trunc i64 %x_89" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 712 'trunc' 'trunc_ln76_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_89, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 713 'bitselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%or_ln76_88 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_89, i1 %tmp_585" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 714 'bitconcatenate' 'or_ln76_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.28ns)   --->   "%tmp_586 = xor i64 %or_ln76_88, i64 %x_87" [./sha3.hpp:119]   --->   Operation 715 'xor' 'tmp_586' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 716 [1/1] (0.28ns)   --->   "%x_110 = xor i64 %tmp_586, i64 %xor_ln198_99" [./sha3.hpp:123]   --->   Operation 716 'xor' 'x_110' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 717 [1/1] (0.28ns)   --->   "%x_94 = xor i64 %tmp_586, i64 %xor_ln198_109" [./sha3.hpp:123]   --->   Operation 717 'xor' 'x_94' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 718 [1/1] (0.28ns)   --->   "%x_109 = xor i64 %tmp_586, i64 %xor_ln198_119" [./sha3.hpp:123]   --->   Operation 718 'xor' 'x_109' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.28ns)   --->   "%x_96 = xor i64 %tmp_586, i64 %xor_ln198_129" [./sha3.hpp:123]   --->   Operation 719 'xor' 'x_96' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (0.28ns)   --->   "%x_113 = xor i64 %tmp_586, i64 %xor_ln198_139" [./sha3.hpp:123]   --->   Operation 720 'xor' 'x_113' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln76_90 = trunc i64 %x_90" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 721 'trunc' 'trunc_ln76_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_588 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_90, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 722 'bitselect' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%or_ln76_89 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_90, i1 %tmp_588" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 723 'bitconcatenate' 'or_ln76_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.28ns)   --->   "%tmp_590 = xor i64 %or_ln76_89, i64 %x_88" [./sha3.hpp:119]   --->   Operation 724 'xor' 'tmp_590' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (0.28ns)   --->   "%x_98 = xor i64 %tmp_590, i64 %xor_ln198_101" [./sha3.hpp:123]   --->   Operation 725 'xor' 'x_98' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.28ns)   --->   "%x_101 = xor i64 %tmp_590, i64 %xor_ln198_111" [./sha3.hpp:123]   --->   Operation 726 'xor' 'x_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.28ns)   --->   "%x_108 = xor i64 %tmp_590, i64 %xor_ln198_121" [./sha3.hpp:123]   --->   Operation 727 'xor' 'x_108' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (0.28ns)   --->   "%x_97 = xor i64 %tmp_590, i64 %xor_ln198_131" [./sha3.hpp:123]   --->   Operation 728 'xor' 'x_97' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.28ns)   --->   "%x_106 = xor i64 %tmp_590, i64 %xor_ln198_141" [./sha3.hpp:123]   --->   Operation 729 'xor' 'x_106' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln76_91 = trunc i64 %x_91" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 730 'trunc' 'trunc_ln76_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_91, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 731 'bitselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%or_ln76_90 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_91, i1 %tmp_592" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 732 'bitconcatenate' 'or_ln76_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.28ns)   --->   "%tmp_594 = xor i64 %or_ln76_90, i64 %x_89" [./sha3.hpp:119]   --->   Operation 733 'xor' 'tmp_594' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 734 [1/1] (0.28ns)   --->   "%x_104 = xor i64 %tmp_594, i64 %xor_ln198_103" [./sha3.hpp:123]   --->   Operation 734 'xor' 'x_104' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 735 [1/1] (0.28ns)   --->   "%x_114 = xor i64 %tmp_594, i64 %xor_ln198_113" [./sha3.hpp:123]   --->   Operation 735 'xor' 'x_114' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 736 [1/1] (0.28ns)   --->   "%x_112 = xor i64 %tmp_594, i64 %xor_ln198_123" [./sha3.hpp:123]   --->   Operation 736 'xor' 'x_112' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 737 [1/1] (0.28ns)   --->   "%x_107 = xor i64 %tmp_594, i64 %xor_ln198_133" [./sha3.hpp:123]   --->   Operation 737 'xor' 'x_107' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 738 [1/1] (0.28ns)   --->   "%x_103 = xor i64 %tmp_594, i64 %xor_ln198_143" [./sha3.hpp:123]   --->   Operation 738 'xor' 'x_103' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln76_92 = trunc i64 %x_92" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 739 'trunc' 'trunc_ln76_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_596 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_92, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 740 'bitselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln76_93 = trunc i64 %x_93" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 741 'trunc' 'trunc_ln76_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%lshr_ln76_69 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_93, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 742 'partselect' 'lshr_ln76_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln76_94 = trunc i64 %x_94" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 743 'trunc' 'trunc_ln76_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%lshr_ln76_70 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_94, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 744 'partselect' 'lshr_ln76_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln76_95 = trunc i64 %x_95" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 745 'trunc' 'trunc_ln76_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%lshr_ln76_71 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_95, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 746 'partselect' 'lshr_ln76_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln76_96 = trunc i64 %x_96" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 747 'trunc' 'trunc_ln76_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%lshr_ln76_72 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_96, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 748 'partselect' 'lshr_ln76_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln76_97 = trunc i64 %x_97" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 749 'trunc' 'trunc_ln76_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%lshr_ln76_73 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_97, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 750 'partselect' 'lshr_ln76_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%or_ln76_96 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_97, i21 %lshr_ln76_73" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 751 'bitconcatenate' 'or_ln76_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln76_98 = trunc i64 %x_98" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 752 'trunc' 'trunc_ln76_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%lshr_ln76_74 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_98, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 753 'partselect' 'lshr_ln76_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln76_99 = trunc i64 %x_99" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 754 'trunc' 'trunc_ln76_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%lshr_ln76_75 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_99, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 755 'partselect' 'lshr_ln76_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln76_100 = trunc i64 %x_100" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 756 'trunc' 'trunc_ln76_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%lshr_ln76_76 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_100, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 757 'partselect' 'lshr_ln76_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln76_101 = trunc i64 %x_101" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 758 'trunc' 'trunc_ln76_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%lshr_ln76_77 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_101, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 759 'partselect' 'lshr_ln76_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln76_102 = trunc i64 %x_102" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 760 'trunc' 'trunc_ln76_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%lshr_ln76_78 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_102, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 761 'partselect' 'lshr_ln76_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln76_103 = trunc i64 %x_103" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 762 'trunc' 'trunc_ln76_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%lshr_ln76_79 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_103, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 763 'partselect' 'lshr_ln76_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln76_104 = trunc i64 %x_104" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 764 'trunc' 'trunc_ln76_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%lshr_ln76_80 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_104, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 765 'partselect' 'lshr_ln76_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln76_105 = trunc i64 %x_105" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 766 'trunc' 'trunc_ln76_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%lshr_ln76_81 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_105, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 767 'partselect' 'lshr_ln76_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln76_106 = trunc i64 %x_106" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 768 'trunc' 'trunc_ln76_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%lshr_ln76_82 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_106, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 769 'partselect' 'lshr_ln76_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln76_107 = trunc i64 %x_107" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 770 'trunc' 'trunc_ln76_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%lshr_ln76_83 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_107, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 771 'partselect' 'lshr_ln76_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln76_108 = trunc i64 %x_108" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 772 'trunc' 'trunc_ln76_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%lshr_ln76_84 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_108, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 773 'partselect' 'lshr_ln76_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln76_109 = trunc i64 %x_109" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 774 'trunc' 'trunc_ln76_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%lshr_ln76_85 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_109, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 775 'partselect' 'lshr_ln76_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln76_110 = trunc i64 %x_110" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 776 'trunc' 'trunc_ln76_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%lshr_ln76_86 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_110, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 777 'partselect' 'lshr_ln76_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln76_111 = trunc i64 %x_111" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 778 'trunc' 'trunc_ln76_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%lshr_ln76_87 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_111, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 779 'partselect' 'lshr_ln76_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln76_112 = trunc i64 %x_112" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 780 'trunc' 'trunc_ln76_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%lshr_ln76_88 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_112, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 781 'partselect' 'lshr_ln76_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%trunc_ln76_113 = trunc i64 %x_113" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 782 'trunc' 'trunc_ln76_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%lshr_ln76_89 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_113, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 783 'partselect' 'lshr_ln76_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln76_114 = trunc i64 %x_114" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 784 'trunc' 'trunc_ln76_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%lshr_ln76_90 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_114, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 785 'partselect' 'lshr_ln76_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%or_ln76_113 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_114, i20 %lshr_ln76_90" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 786 'bitconcatenate' 'or_ln76_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln76_115 = trunc i64 %x_115" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 787 'trunc' 'trunc_ln76_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%lshr_ln76_91 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_115, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 788 'partselect' 'lshr_ln76_91' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%or_ln76_91 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_92, i1 %tmp_596" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 789 'bitconcatenate' 'or_ln76_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.00ns)   --->   "%or_ln76_92 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_93, i3 %lshr_ln76_69" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 790 'bitconcatenate' 'or_ln76_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%or_ln76_93 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_94, i6 %lshr_ln76_70" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 791 'bitconcatenate' 'or_ln76_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%or_ln76_94 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_95, i10 %lshr_ln76_71" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 792 'bitconcatenate' 'or_ln76_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%or_ln76_95 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_96, i15 %lshr_ln76_72" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 793 'bitconcatenate' 'or_ln76_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%or_ln76_97 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_98, i28 %lshr_ln76_74" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 794 'bitconcatenate' 'or_ln76_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%or_ln76_98 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_99, i36 %lshr_ln76_75" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 795 'bitconcatenate' 'or_ln76_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%or_ln76_99 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_100, i45 %lshr_ln76_76" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 796 'bitconcatenate' 'or_ln76_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%or_ln76_100 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_101, i55 %lshr_ln76_77" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 797 'bitconcatenate' 'or_ln76_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%or_ln76_101 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_102, i2 %lshr_ln76_78" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 798 'bitconcatenate' 'or_ln76_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%or_ln76_102 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_103, i14 %lshr_ln76_79" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 799 'bitconcatenate' 'or_ln76_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%or_ln76_103 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_104, i27 %lshr_ln76_80" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 800 'bitconcatenate' 'or_ln76_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%or_ln76_104 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_105, i41 %lshr_ln76_81" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 801 'bitconcatenate' 'or_ln76_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%or_ln76_105 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_106, i56 %lshr_ln76_82" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 802 'bitconcatenate' 'or_ln76_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%or_ln76_106 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_107, i8 %lshr_ln76_83" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 803 'bitconcatenate' 'or_ln76_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%or_ln76_107 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_108, i25 %lshr_ln76_84" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 804 'bitconcatenate' 'or_ln76_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%or_ln76_108 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_109, i43 %lshr_ln76_85" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 805 'bitconcatenate' 'or_ln76_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%or_ln76_109 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_110, i62 %lshr_ln76_86" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 806 'bitconcatenate' 'or_ln76_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%or_ln76_110 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_111, i18 %lshr_ln76_87" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 807 'bitconcatenate' 'or_ln76_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%or_ln76_111 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_112, i39 %lshr_ln76_88" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 808 'bitconcatenate' 'or_ln76_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%or_ln76_112 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_113, i61 %lshr_ln76_89" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 809 'bitconcatenate' 'or_ln76_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%or_ln76_114 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_115, i44 %lshr_ln76_91" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 810 'bitconcatenate' 'or_ln76_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_145)   --->   "%xor_ln198_144 = xor i64 %or_ln76_108, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 811 'xor' 'xor_ln198_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_145)   --->   "%and_ln198_72 = and i64 %or_ln76_96, i64 %xor_ln198_144" [./sha3.hpp:198]   --->   Operation 812 'and' 'and_ln198_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_145 = xor i64 %and_ln198_72, i64 %or_ln76_114" [./sha3.hpp:198]   --->   Operation 813 'xor' 'xor_ln198_145' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_147)   --->   "%xor_ln198_146 = xor i64 %or_ln76_96, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 814 'xor' 'xor_ln198_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_147)   --->   "%and_ln198_73 = and i64 %or_ln76_102, i64 %xor_ln198_146" [./sha3.hpp:198]   --->   Operation 815 'and' 'and_ln198_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_147 = xor i64 %and_ln198_73, i64 %or_ln76_108" [./sha3.hpp:198]   --->   Operation 816 'xor' 'xor_ln198_147' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_149)   --->   "%xor_ln198_148 = xor i64 %or_ln76_102, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 817 'xor' 'xor_ln198_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_149)   --->   "%and_ln198_74 = and i64 %xor_ln123_75, i64 %xor_ln198_148" [./sha3.hpp:198]   --->   Operation 818 'and' 'and_ln198_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_149 = xor i64 %and_ln198_74, i64 %or_ln76_96" [./sha3.hpp:198]   --->   Operation 819 'xor' 'xor_ln198_149' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_151)   --->   "%xor_ln198_150 = xor i64 %xor_ln123_75, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 820 'xor' 'xor_ln198_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_151)   --->   "%and_ln198_75 = and i64 %or_ln76_114, i64 %xor_ln198_150" [./sha3.hpp:198]   --->   Operation 821 'and' 'and_ln198_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_151 = xor i64 %and_ln198_75, i64 %or_ln76_102" [./sha3.hpp:198]   --->   Operation 822 'xor' 'xor_ln198_151' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_153)   --->   "%xor_ln198_152 = xor i64 %or_ln76_113, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 823 'xor' 'xor_ln198_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_153)   --->   "%and_ln198_76 = and i64 %or_ln76_92, i64 %xor_ln198_152" [./sha3.hpp:198]   --->   Operation 824 'and' 'and_ln198_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_153 = xor i64 %and_ln198_76, i64 %or_ln76_97" [./sha3.hpp:198]   --->   Operation 825 'xor' 'xor_ln198_153' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_155)   --->   "%xor_ln198_154 = xor i64 %or_ln76_92, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 826 'xor' 'xor_ln198_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_155)   --->   "%and_ln198_77 = and i64 %or_ln76_99, i64 %xor_ln198_154" [./sha3.hpp:198]   --->   Operation 827 'and' 'and_ln198_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_155 = xor i64 %and_ln198_77, i64 %or_ln76_113" [./sha3.hpp:198]   --->   Operation 828 'xor' 'xor_ln198_155' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_157)   --->   "%xor_ln198_156 = xor i64 %or_ln76_99, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 829 'xor' 'xor_ln198_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_157)   --->   "%and_ln198_78 = and i64 %or_ln76_112, i64 %xor_ln198_156" [./sha3.hpp:198]   --->   Operation 830 'and' 'and_ln198_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_157 = xor i64 %and_ln198_78, i64 %or_ln76_92" [./sha3.hpp:198]   --->   Operation 831 'xor' 'xor_ln198_157' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_159)   --->   "%xor_ln198_158 = xor i64 %or_ln76_112, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 832 'xor' 'xor_ln198_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_159)   --->   "%and_ln198_79 = and i64 %or_ln76_97, i64 %xor_ln198_158" [./sha3.hpp:198]   --->   Operation 833 'and' 'and_ln198_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_159 = xor i64 %and_ln198_79, i64 %or_ln76_99" [./sha3.hpp:198]   --->   Operation 834 'xor' 'xor_ln198_159' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_161)   --->   "%xor_ln198_160 = xor i64 %or_ln76_97, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 835 'xor' 'xor_ln198_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_161)   --->   "%and_ln198_80 = and i64 %or_ln76_113, i64 %xor_ln198_160" [./sha3.hpp:198]   --->   Operation 836 'and' 'and_ln198_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_161 = xor i64 %and_ln198_80, i64 %or_ln76_112" [./sha3.hpp:198]   --->   Operation 837 'xor' 'xor_ln198_161' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_163)   --->   "%xor_ln198_162 = xor i64 %or_ln76_93, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 838 'xor' 'xor_ln198_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_163)   --->   "%and_ln198_81 = and i64 %or_ln76_107, i64 %xor_ln198_162" [./sha3.hpp:198]   --->   Operation 839 'and' 'and_ln198_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 840 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_163 = xor i64 %and_ln198_81, i64 %or_ln76_91" [./sha3.hpp:198]   --->   Operation 840 'xor' 'xor_ln198_163' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_165)   --->   "%xor_ln198_164 = xor i64 %or_ln76_107, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 841 'xor' 'xor_ln198_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_165)   --->   "%and_ln198_82 = and i64 %or_ln76_106, i64 %xor_ln198_164" [./sha3.hpp:198]   --->   Operation 842 'and' 'and_ln198_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_165 = xor i64 %and_ln198_82, i64 %or_ln76_93" [./sha3.hpp:198]   --->   Operation 843 'xor' 'xor_ln198_165' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_167)   --->   "%xor_ln198_166 = xor i64 %or_ln76_106, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 844 'xor' 'xor_ln198_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_167)   --->   "%and_ln198_83 = and i64 %or_ln76_110, i64 %xor_ln198_166" [./sha3.hpp:198]   --->   Operation 845 'and' 'and_ln198_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_167 = xor i64 %and_ln198_83, i64 %or_ln76_107" [./sha3.hpp:198]   --->   Operation 846 'xor' 'xor_ln198_167' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_169)   --->   "%xor_ln198_168 = xor i64 %or_ln76_110, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 847 'xor' 'xor_ln198_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_169)   --->   "%and_ln198_84 = and i64 %or_ln76_91, i64 %xor_ln198_168" [./sha3.hpp:198]   --->   Operation 848 'and' 'and_ln198_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_169 = xor i64 %and_ln198_84, i64 %or_ln76_106" [./sha3.hpp:198]   --->   Operation 849 'xor' 'xor_ln198_169' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_171)   --->   "%xor_ln198_170 = xor i64 %or_ln76_91, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 850 'xor' 'xor_ln198_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_171)   --->   "%and_ln198_85 = and i64 %or_ln76_93, i64 %xor_ln198_170" [./sha3.hpp:198]   --->   Operation 851 'and' 'and_ln198_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_171 = xor i64 %and_ln198_85, i64 %or_ln76_110" [./sha3.hpp:198]   --->   Operation 852 'xor' 'xor_ln198_171' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_173)   --->   "%xor_ln198_172 = xor i64 %or_ln76_98, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 853 'xor' 'xor_ln198_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_173)   --->   "%and_ln198_86 = and i64 %or_ln76_94, i64 %xor_ln198_172" [./sha3.hpp:198]   --->   Operation 854 'and' 'and_ln198_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_173 = xor i64 %and_ln198_86, i64 %or_ln76_103" [./sha3.hpp:198]   --->   Operation 855 'xor' 'xor_ln198_173' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_175)   --->   "%xor_ln198_174 = xor i64 %or_ln76_94, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 856 'xor' 'xor_ln198_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_175)   --->   "%and_ln198_87 = and i64 %or_ln76_95, i64 %xor_ln198_174" [./sha3.hpp:198]   --->   Operation 857 'and' 'and_ln198_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_175 = xor i64 %and_ln198_87, i64 %or_ln76_98" [./sha3.hpp:198]   --->   Operation 858 'xor' 'xor_ln198_175' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_177)   --->   "%xor_ln198_176 = xor i64 %or_ln76_95, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 859 'xor' 'xor_ln198_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_177)   --->   "%and_ln198_88 = and i64 %or_ln76_105, i64 %xor_ln198_176" [./sha3.hpp:198]   --->   Operation 860 'and' 'and_ln198_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_177 = xor i64 %and_ln198_88, i64 %or_ln76_94" [./sha3.hpp:198]   --->   Operation 861 'xor' 'xor_ln198_177' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_179)   --->   "%xor_ln198_178 = xor i64 %or_ln76_105, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 862 'xor' 'xor_ln198_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_179)   --->   "%and_ln198_89 = and i64 %or_ln76_103, i64 %xor_ln198_178" [./sha3.hpp:198]   --->   Operation 863 'and' 'and_ln198_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_179 = xor i64 %and_ln198_89, i64 %or_ln76_95" [./sha3.hpp:198]   --->   Operation 864 'xor' 'xor_ln198_179' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_181)   --->   "%xor_ln198_180 = xor i64 %or_ln76_103, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 865 'xor' 'xor_ln198_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_181)   --->   "%and_ln198_90 = and i64 %or_ln76_98, i64 %xor_ln198_180" [./sha3.hpp:198]   --->   Operation 866 'and' 'and_ln198_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_181 = xor i64 %and_ln198_90, i64 %or_ln76_105" [./sha3.hpp:198]   --->   Operation 867 'xor' 'xor_ln198_181' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_183)   --->   "%xor_ln198_182 = xor i64 %or_ln76_100, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 868 'xor' 'xor_ln198_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_183)   --->   "%and_ln198_91 = and i64 %or_ln76_111, i64 %xor_ln198_182" [./sha3.hpp:198]   --->   Operation 869 'and' 'and_ln198_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_183 = xor i64 %and_ln198_91, i64 %or_ln76_109" [./sha3.hpp:198]   --->   Operation 870 'xor' 'xor_ln198_183' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_185)   --->   "%xor_ln198_184 = xor i64 %or_ln76_111, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 871 'xor' 'xor_ln198_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_185)   --->   "%and_ln198_92 = and i64 %or_ln76_104, i64 %xor_ln198_184" [./sha3.hpp:198]   --->   Operation 872 'and' 'and_ln198_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_185 = xor i64 %and_ln198_92, i64 %or_ln76_100" [./sha3.hpp:198]   --->   Operation 873 'xor' 'xor_ln198_185' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_187)   --->   "%xor_ln198_186 = xor i64 %or_ln76_104, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 874 'xor' 'xor_ln198_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_187)   --->   "%and_ln198_93 = and i64 %or_ln76_101, i64 %xor_ln198_186" [./sha3.hpp:198]   --->   Operation 875 'and' 'and_ln198_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_187 = xor i64 %and_ln198_93, i64 %or_ln76_111" [./sha3.hpp:198]   --->   Operation 876 'xor' 'xor_ln198_187' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_189)   --->   "%xor_ln198_188 = xor i64 %or_ln76_101, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 877 'xor' 'xor_ln198_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_189)   --->   "%and_ln198_94 = and i64 %or_ln76_109, i64 %xor_ln198_188" [./sha3.hpp:198]   --->   Operation 878 'and' 'and_ln198_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_189 = xor i64 %and_ln198_94, i64 %or_ln76_104" [./sha3.hpp:198]   --->   Operation 879 'xor' 'xor_ln198_189' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_191)   --->   "%xor_ln198_190 = xor i64 %or_ln76_109, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 880 'xor' 'xor_ln198_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_191)   --->   "%and_ln198_95 = and i64 %or_ln76_100, i64 %xor_ln198_190" [./sha3.hpp:198]   --->   Operation 881 'and' 'and_ln198_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_191 = xor i64 %and_ln198_95, i64 %or_ln76_101" [./sha3.hpp:198]   --->   Operation 882 'xor' 'xor_ln198_191' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_11)   --->   "%xor_ln203_9 = xor i64 %or_ln76_114, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 883 'xor' 'xor_ln203_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_11)   --->   "%and_ln203_3 = and i64 %or_ln76_108, i64 %xor_ln203_9" [./sha3.hpp:203]   --->   Operation 884 'and' 'and_ln203_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_11)   --->   "%xor_ln203_10 = xor i64 %and_ln203_3, i64 9223372039002292224" [./sha3.hpp:203]   --->   Operation 885 'xor' 'xor_ln203_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_11 = xor i64 %xor_ln203_10, i64 %xor_ln123_75" [./sha3.hpp:203]   --->   Operation 886 'xor' 'xor_ln203_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node x_120)   --->   "%xor_ln113_80 = xor i64 %xor_ln198_173, i64 %xor_ln198_183" [./sha3.hpp:113]   --->   Operation 887 'xor' 'xor_ln113_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node x_120)   --->   "%xor_ln113_81 = xor i64 %xor_ln198_153, i64 %xor_ln203_11" [./sha3.hpp:113]   --->   Operation 888 'xor' 'xor_ln113_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node x_120)   --->   "%xor_ln113_82 = xor i64 %xor_ln113_81, i64 %xor_ln198_163" [./sha3.hpp:113]   --->   Operation 889 'xor' 'xor_ln113_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_120 = xor i64 %xor_ln113_82, i64 %xor_ln113_80" [./sha3.hpp:113]   --->   Operation 890 'xor' 'x_120' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node x_116)   --->   "%xor_ln113_84 = xor i64 %xor_ln198_175, i64 %xor_ln198_185" [./sha3.hpp:113]   --->   Operation 891 'xor' 'xor_ln113_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node x_116)   --->   "%xor_ln113_85 = xor i64 %xor_ln198_155, i64 %xor_ln198_145" [./sha3.hpp:113]   --->   Operation 892 'xor' 'xor_ln113_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node x_116)   --->   "%xor_ln113_86 = xor i64 %xor_ln113_85, i64 %xor_ln198_165" [./sha3.hpp:113]   --->   Operation 893 'xor' 'xor_ln113_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_116 = xor i64 %xor_ln113_86, i64 %xor_ln113_84" [./sha3.hpp:113]   --->   Operation 894 'xor' 'x_116' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node x_117)   --->   "%xor_ln113_88 = xor i64 %xor_ln198_177, i64 %xor_ln198_187" [./sha3.hpp:113]   --->   Operation 895 'xor' 'xor_ln113_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node x_117)   --->   "%xor_ln113_89 = xor i64 %xor_ln198_157, i64 %xor_ln198_147" [./sha3.hpp:113]   --->   Operation 896 'xor' 'xor_ln113_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node x_117)   --->   "%xor_ln113_90 = xor i64 %xor_ln113_89, i64 %xor_ln198_167" [./sha3.hpp:113]   --->   Operation 897 'xor' 'xor_ln113_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_117 = xor i64 %xor_ln113_90, i64 %xor_ln113_88" [./sha3.hpp:113]   --->   Operation 898 'xor' 'x_117' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node x_118)   --->   "%xor_ln113_92 = xor i64 %xor_ln198_179, i64 %xor_ln198_189" [./sha3.hpp:113]   --->   Operation 899 'xor' 'xor_ln113_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node x_118)   --->   "%xor_ln113_93 = xor i64 %xor_ln198_159, i64 %xor_ln198_149" [./sha3.hpp:113]   --->   Operation 900 'xor' 'xor_ln113_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node x_118)   --->   "%xor_ln113_94 = xor i64 %xor_ln113_93, i64 %xor_ln198_169" [./sha3.hpp:113]   --->   Operation 901 'xor' 'xor_ln113_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_118 = xor i64 %xor_ln113_94, i64 %xor_ln113_92" [./sha3.hpp:113]   --->   Operation 902 'xor' 'x_118' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node x_119)   --->   "%xor_ln113_96 = xor i64 %xor_ln198_181, i64 %xor_ln198_191" [./sha3.hpp:113]   --->   Operation 903 'xor' 'xor_ln113_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node x_119)   --->   "%xor_ln113_97 = xor i64 %xor_ln198_161, i64 %xor_ln198_151" [./sha3.hpp:113]   --->   Operation 904 'xor' 'xor_ln113_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node x_119)   --->   "%xor_ln113_98 = xor i64 %xor_ln113_97, i64 %xor_ln198_171" [./sha3.hpp:113]   --->   Operation 905 'xor' 'xor_ln113_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_119 = xor i64 %xor_ln113_98, i64 %xor_ln113_96" [./sha3.hpp:113]   --->   Operation 906 'xor' 'x_119' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln76_116 = trunc i64 %x_116" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 907 'trunc' 'trunc_ln76_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_597 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_116, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 908 'bitselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%or_ln76_115 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_116, i1 %tmp_597" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 909 'bitconcatenate' 'or_ln76_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.28ns)   --->   "%tmp_598 = xor i64 %or_ln76_115, i64 %x_119" [./sha3.hpp:119]   --->   Operation 910 'xor' 'tmp_598' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.28ns)   --->   "%xor_ln123_100 = xor i64 %tmp_598, i64 %xor_ln203_11" [./sha3.hpp:123]   --->   Operation 911 'xor' 'xor_ln123_100' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.28ns)   --->   "%x_128 = xor i64 %tmp_598, i64 %xor_ln198_153" [./sha3.hpp:123]   --->   Operation 912 'xor' 'x_128' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.28ns)   --->   "%x_122 = xor i64 %tmp_598, i64 %xor_ln198_163" [./sha3.hpp:123]   --->   Operation 913 'xor' 'x_122' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.28ns)   --->   "%x_134 = xor i64 %tmp_598, i64 %xor_ln198_173" [./sha3.hpp:123]   --->   Operation 914 'xor' 'x_134' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.28ns)   --->   "%x_140 = xor i64 %tmp_598, i64 %xor_ln198_183" [./sha3.hpp:123]   --->   Operation 915 'xor' 'x_140' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln76_117 = trunc i64 %x_117" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 916 'trunc' 'trunc_ln76_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_117, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 917 'bitselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%or_ln76_116 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_117, i1 %tmp_599" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 918 'bitconcatenate' 'or_ln76_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.28ns)   --->   "%tmp_600 = xor i64 %or_ln76_116, i64 %x_120" [./sha3.hpp:119]   --->   Operation 919 'xor' 'tmp_600' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 920 [1/1] (0.28ns)   --->   "%x_121 = xor i64 %tmp_600, i64 %xor_ln198_145" [./sha3.hpp:123]   --->   Operation 920 'xor' 'x_121' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.28ns)   --->   "%x_144 = xor i64 %tmp_600, i64 %xor_ln198_155" [./sha3.hpp:123]   --->   Operation 921 'xor' 'x_144' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 922 [1/1] (0.28ns)   --->   "%x_124 = xor i64 %tmp_600, i64 %xor_ln198_165" [./sha3.hpp:123]   --->   Operation 922 'xor' 'x_124' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 923 [1/1] (0.28ns)   --->   "%x_129 = xor i64 %tmp_600, i64 %xor_ln198_175" [./sha3.hpp:123]   --->   Operation 923 'xor' 'x_129' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.28ns)   --->   "%x_131 = xor i64 %tmp_600, i64 %xor_ln198_185" [./sha3.hpp:123]   --->   Operation 924 'xor' 'x_131' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%trunc_ln76_118 = trunc i64 %x_118" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 925 'trunc' 'trunc_ln76_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_118, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 926 'bitselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%or_ln76_117 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_118, i1 %tmp_601" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 927 'bitconcatenate' 'or_ln76_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (0.28ns)   --->   "%tmp_602 = xor i64 %or_ln76_117, i64 %x_116" [./sha3.hpp:119]   --->   Operation 928 'xor' 'tmp_602' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [1/1] (0.28ns)   --->   "%x_139 = xor i64 %tmp_602, i64 %xor_ln198_147" [./sha3.hpp:123]   --->   Operation 929 'xor' 'x_139' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 930 [1/1] (0.28ns)   --->   "%x_123 = xor i64 %tmp_602, i64 %xor_ln198_157" [./sha3.hpp:123]   --->   Operation 930 'xor' 'x_123' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [1/1] (0.28ns)   --->   "%x_138 = xor i64 %tmp_602, i64 %xor_ln198_167" [./sha3.hpp:123]   --->   Operation 931 'xor' 'x_138' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 932 [1/1] (0.28ns)   --->   "%x_125 = xor i64 %tmp_602, i64 %xor_ln198_177" [./sha3.hpp:123]   --->   Operation 932 'xor' 'x_125' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 933 [1/1] (0.28ns)   --->   "%x_142 = xor i64 %tmp_602, i64 %xor_ln198_187" [./sha3.hpp:123]   --->   Operation 933 'xor' 'x_142' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln76_119 = trunc i64 %x_119" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 934 'trunc' 'trunc_ln76_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_603 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_119, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 935 'bitselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 936 [1/1] (0.00ns)   --->   "%or_ln76_118 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_119, i1 %tmp_603" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 936 'bitconcatenate' 'or_ln76_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 937 [1/1] (0.28ns)   --->   "%tmp_604 = xor i64 %or_ln76_118, i64 %x_117" [./sha3.hpp:119]   --->   Operation 937 'xor' 'tmp_604' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 938 [1/1] (0.28ns)   --->   "%x_127 = xor i64 %tmp_604, i64 %xor_ln198_149" [./sha3.hpp:123]   --->   Operation 938 'xor' 'x_127' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [1/1] (0.28ns)   --->   "%x_130 = xor i64 %tmp_604, i64 %xor_ln198_159" [./sha3.hpp:123]   --->   Operation 939 'xor' 'x_130' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.28ns)   --->   "%x_137 = xor i64 %tmp_604, i64 %xor_ln198_169" [./sha3.hpp:123]   --->   Operation 940 'xor' 'x_137' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 941 [1/1] (0.28ns)   --->   "%x_126 = xor i64 %tmp_604, i64 %xor_ln198_179" [./sha3.hpp:123]   --->   Operation 941 'xor' 'x_126' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (0.28ns)   --->   "%x_135 = xor i64 %tmp_604, i64 %xor_ln198_189" [./sha3.hpp:123]   --->   Operation 942 'xor' 'x_135' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%trunc_ln76_120 = trunc i64 %x_120" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 943 'trunc' 'trunc_ln76_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_120, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 944 'bitselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 945 [1/1] (0.00ns)   --->   "%or_ln76_119 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_120, i1 %tmp_605" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 945 'bitconcatenate' 'or_ln76_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 946 [1/1] (0.28ns)   --->   "%tmp_606 = xor i64 %or_ln76_119, i64 %x_118" [./sha3.hpp:119]   --->   Operation 946 'xor' 'tmp_606' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 947 [1/1] (0.28ns)   --->   "%x_133 = xor i64 %tmp_606, i64 %xor_ln198_151" [./sha3.hpp:123]   --->   Operation 947 'xor' 'x_133' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 948 [1/1] (0.28ns)   --->   "%x_143 = xor i64 %tmp_606, i64 %xor_ln198_161" [./sha3.hpp:123]   --->   Operation 948 'xor' 'x_143' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 949 [1/1] (0.28ns)   --->   "%x_141 = xor i64 %tmp_606, i64 %xor_ln198_171" [./sha3.hpp:123]   --->   Operation 949 'xor' 'x_141' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 950 [1/1] (0.28ns)   --->   "%x_136 = xor i64 %tmp_606, i64 %xor_ln198_181" [./sha3.hpp:123]   --->   Operation 950 'xor' 'x_136' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 951 [1/1] (0.28ns)   --->   "%x_132 = xor i64 %tmp_606, i64 %xor_ln198_191" [./sha3.hpp:123]   --->   Operation 951 'xor' 'x_132' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln76_121 = trunc i64 %x_121" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 952 'trunc' 'trunc_ln76_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_121, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 953 'bitselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (0.00ns)   --->   "%or_ln76_120 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_121, i1 %tmp_607" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 954 'bitconcatenate' 'or_ln76_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln76_122 = trunc i64 %x_122" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 955 'trunc' 'trunc_ln76_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%lshr_ln76_92 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_122, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 956 'partselect' 'lshr_ln76_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (0.00ns)   --->   "%or_ln76_121 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_122, i3 %lshr_ln76_92" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 957 'bitconcatenate' 'or_ln76_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 958 [1/1] (0.00ns)   --->   "%trunc_ln76_123 = trunc i64 %x_123" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 958 'trunc' 'trunc_ln76_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 959 [1/1] (0.00ns)   --->   "%lshr_ln76_93 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_123, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 959 'partselect' 'lshr_ln76_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%or_ln76_122 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_123, i6 %lshr_ln76_93" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 960 'bitconcatenate' 'or_ln76_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 961 [1/1] (0.00ns)   --->   "%trunc_ln76_124 = trunc i64 %x_124" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 961 'trunc' 'trunc_ln76_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%lshr_ln76_94 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_124, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 962 'partselect' 'lshr_ln76_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.00ns)   --->   "%or_ln76_123 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_124, i10 %lshr_ln76_94" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 963 'bitconcatenate' 'or_ln76_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln76_125 = trunc i64 %x_125" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 964 'trunc' 'trunc_ln76_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%lshr_ln76_95 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_125, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 965 'partselect' 'lshr_ln76_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.00ns)   --->   "%or_ln76_124 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_125, i15 %lshr_ln76_95" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 966 'bitconcatenate' 'or_ln76_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln76_126 = trunc i64 %x_126" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 967 'trunc' 'trunc_ln76_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (0.00ns)   --->   "%lshr_ln76_96 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_126, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 968 'partselect' 'lshr_ln76_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%or_ln76_125 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_126, i21 %lshr_ln76_96" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 969 'bitconcatenate' 'or_ln76_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln76_127 = trunc i64 %x_127" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 970 'trunc' 'trunc_ln76_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (0.00ns)   --->   "%lshr_ln76_97 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_127, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 971 'partselect' 'lshr_ln76_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 972 [1/1] (0.00ns)   --->   "%or_ln76_126 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_127, i28 %lshr_ln76_97" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 972 'bitconcatenate' 'or_ln76_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%trunc_ln76_128 = trunc i64 %x_128" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 973 'trunc' 'trunc_ln76_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%lshr_ln76_98 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_128, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 974 'partselect' 'lshr_ln76_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%or_ln76_127 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_128, i36 %lshr_ln76_98" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 975 'bitconcatenate' 'or_ln76_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%trunc_ln76_129 = trunc i64 %x_129" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 976 'trunc' 'trunc_ln76_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (0.00ns)   --->   "%lshr_ln76_99 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_129, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 977 'partselect' 'lshr_ln76_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%or_ln76_128 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_129, i45 %lshr_ln76_99" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 978 'bitconcatenate' 'or_ln76_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln76_130 = trunc i64 %x_130" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 979 'trunc' 'trunc_ln76_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 980 [1/1] (0.00ns)   --->   "%lshr_ln76_100 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_130, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 980 'partselect' 'lshr_ln76_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%or_ln76_129 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_130, i55 %lshr_ln76_100" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 981 'bitconcatenate' 'or_ln76_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.00ns)   --->   "%trunc_ln76_131 = trunc i64 %x_131" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 982 'trunc' 'trunc_ln76_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (0.00ns)   --->   "%lshr_ln76_101 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_131, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 983 'partselect' 'lshr_ln76_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%or_ln76_130 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_131, i2 %lshr_ln76_101" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 984 'bitconcatenate' 'or_ln76_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln76_132 = trunc i64 %x_132" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 985 'trunc' 'trunc_ln76_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%lshr_ln76_102 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_132, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 986 'partselect' 'lshr_ln76_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (0.00ns)   --->   "%or_ln76_131 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_132, i14 %lshr_ln76_102" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 987 'bitconcatenate' 'or_ln76_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln76_133 = trunc i64 %x_133" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 988 'trunc' 'trunc_ln76_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 989 [1/1] (0.00ns)   --->   "%lshr_ln76_103 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_133, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 989 'partselect' 'lshr_ln76_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 990 [1/1] (0.00ns)   --->   "%or_ln76_132 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_133, i27 %lshr_ln76_103" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 990 'bitconcatenate' 'or_ln76_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln76_134 = trunc i64 %x_134" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 991 'trunc' 'trunc_ln76_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%lshr_ln76_104 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_134, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 992 'partselect' 'lshr_ln76_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (0.00ns)   --->   "%or_ln76_133 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_134, i41 %lshr_ln76_104" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 993 'bitconcatenate' 'or_ln76_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln76_135 = trunc i64 %x_135" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 994 'trunc' 'trunc_ln76_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%lshr_ln76_105 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_135, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 995 'partselect' 'lshr_ln76_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (0.00ns)   --->   "%or_ln76_134 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_135, i56 %lshr_ln76_105" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 996 'bitconcatenate' 'or_ln76_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln76_136 = trunc i64 %x_136" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 997 'trunc' 'trunc_ln76_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%lshr_ln76_106 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_136, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 998 'partselect' 'lshr_ln76_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%or_ln76_135 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_136, i8 %lshr_ln76_106" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 999 'bitconcatenate' 'or_ln76_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (0.00ns)   --->   "%trunc_ln76_137 = trunc i64 %x_137" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 1000 'trunc' 'trunc_ln76_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%lshr_ln76_107 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_137, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 1001 'partselect' 'lshr_ln76_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%or_ln76_136 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_137, i25 %lshr_ln76_107" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 1002 'bitconcatenate' 'or_ln76_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln76_138 = trunc i64 %x_138" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 1003 'trunc' 'trunc_ln76_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1004 [1/1] (0.00ns)   --->   "%lshr_ln76_108 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_138, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 1004 'partselect' 'lshr_ln76_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%or_ln76_137 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_138, i43 %lshr_ln76_108" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 1005 'bitconcatenate' 'or_ln76_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln76_139 = trunc i64 %x_139" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 1006 'trunc' 'trunc_ln76_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1007 [1/1] (0.00ns)   --->   "%lshr_ln76_109 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_139, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 1007 'partselect' 'lshr_ln76_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1008 [1/1] (0.00ns)   --->   "%or_ln76_138 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_139, i62 %lshr_ln76_109" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 1008 'bitconcatenate' 'or_ln76_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1009 [1/1] (0.00ns)   --->   "%trunc_ln76_140 = trunc i64 %x_140" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 1009 'trunc' 'trunc_ln76_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1010 [1/1] (0.00ns)   --->   "%lshr_ln76_110 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_140, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 1010 'partselect' 'lshr_ln76_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1011 [1/1] (0.00ns)   --->   "%or_ln76_139 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_140, i18 %lshr_ln76_110" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 1011 'bitconcatenate' 'or_ln76_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1012 [1/1] (0.00ns)   --->   "%trunc_ln76_141 = trunc i64 %x_141" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 1012 'trunc' 'trunc_ln76_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1013 [1/1] (0.00ns)   --->   "%lshr_ln76_111 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_141, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 1013 'partselect' 'lshr_ln76_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1014 [1/1] (0.00ns)   --->   "%or_ln76_140 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_141, i39 %lshr_ln76_111" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 1014 'bitconcatenate' 'or_ln76_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1015 [1/1] (0.00ns)   --->   "%trunc_ln76_142 = trunc i64 %x_142" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 1015 'trunc' 'trunc_ln76_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1016 [1/1] (0.00ns)   --->   "%lshr_ln76_112 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_142, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 1016 'partselect' 'lshr_ln76_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%or_ln76_141 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_142, i61 %lshr_ln76_112" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 1017 'bitconcatenate' 'or_ln76_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%trunc_ln76_143 = trunc i64 %x_143" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 1018 'trunc' 'trunc_ln76_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (0.00ns)   --->   "%lshr_ln76_113 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_143, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 1019 'partselect' 'lshr_ln76_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1020 [1/1] (0.00ns)   --->   "%or_ln76_142 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_143, i20 %lshr_ln76_113" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 1020 'bitconcatenate' 'or_ln76_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1021 [1/1] (0.00ns)   --->   "%trunc_ln76_144 = trunc i64 %x_144" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 1021 'trunc' 'trunc_ln76_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1022 [1/1] (0.00ns)   --->   "%lshr_ln76_114 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_144, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 1022 'partselect' 'lshr_ln76_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1023 [1/1] (0.00ns)   --->   "%or_ln76_143 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_144, i44 %lshr_ln76_114" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 1023 'bitconcatenate' 'or_ln76_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_193)   --->   "%xor_ln198_192 = xor i64 %or_ln76_137, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1024 'xor' 'xor_ln198_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_193)   --->   "%and_ln198_96 = and i64 %or_ln76_125, i64 %xor_ln198_192" [./sha3.hpp:198]   --->   Operation 1025 'and' 'and_ln198_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1026 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_193 = xor i64 %and_ln198_96, i64 %or_ln76_143" [./sha3.hpp:198]   --->   Operation 1026 'xor' 'xor_ln198_193' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_195)   --->   "%xor_ln198_194 = xor i64 %or_ln76_125, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1027 'xor' 'xor_ln198_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_195)   --->   "%and_ln198_97 = and i64 %or_ln76_131, i64 %xor_ln198_194" [./sha3.hpp:198]   --->   Operation 1028 'and' 'and_ln198_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1029 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_195 = xor i64 %and_ln198_97, i64 %or_ln76_137" [./sha3.hpp:198]   --->   Operation 1029 'xor' 'xor_ln198_195' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_197)   --->   "%xor_ln198_196 = xor i64 %or_ln76_131, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1030 'xor' 'xor_ln198_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_197)   --->   "%and_ln198_98 = and i64 %xor_ln123_100, i64 %xor_ln198_196" [./sha3.hpp:198]   --->   Operation 1031 'and' 'and_ln198_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1032 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_197 = xor i64 %and_ln198_98, i64 %or_ln76_125" [./sha3.hpp:198]   --->   Operation 1032 'xor' 'xor_ln198_197' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_199)   --->   "%xor_ln198_198 = xor i64 %xor_ln123_100, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1033 'xor' 'xor_ln198_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_199)   --->   "%and_ln198_99 = and i64 %or_ln76_143, i64 %xor_ln198_198" [./sha3.hpp:198]   --->   Operation 1034 'and' 'and_ln198_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1035 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_199 = xor i64 %and_ln198_99, i64 %or_ln76_131" [./sha3.hpp:198]   --->   Operation 1035 'xor' 'xor_ln198_199' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_201)   --->   "%xor_ln198_200 = xor i64 %or_ln76_142, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1036 'xor' 'xor_ln198_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_201)   --->   "%and_ln198_100 = and i64 %or_ln76_121, i64 %xor_ln198_200" [./sha3.hpp:198]   --->   Operation 1037 'and' 'and_ln198_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1038 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_201 = xor i64 %and_ln198_100, i64 %or_ln76_126" [./sha3.hpp:198]   --->   Operation 1038 'xor' 'xor_ln198_201' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_203)   --->   "%xor_ln198_202 = xor i64 %or_ln76_121, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1039 'xor' 'xor_ln198_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_203)   --->   "%and_ln198_101 = and i64 %or_ln76_128, i64 %xor_ln198_202" [./sha3.hpp:198]   --->   Operation 1040 'and' 'and_ln198_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1041 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_203 = xor i64 %and_ln198_101, i64 %or_ln76_142" [./sha3.hpp:198]   --->   Operation 1041 'xor' 'xor_ln198_203' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_205)   --->   "%xor_ln198_204 = xor i64 %or_ln76_128, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1042 'xor' 'xor_ln198_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_205)   --->   "%and_ln198_102 = and i64 %or_ln76_141, i64 %xor_ln198_204" [./sha3.hpp:198]   --->   Operation 1043 'and' 'and_ln198_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1044 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_205 = xor i64 %and_ln198_102, i64 %or_ln76_121" [./sha3.hpp:198]   --->   Operation 1044 'xor' 'xor_ln198_205' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_207)   --->   "%xor_ln198_206 = xor i64 %or_ln76_141, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1045 'xor' 'xor_ln198_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_207)   --->   "%and_ln198_103 = and i64 %or_ln76_126, i64 %xor_ln198_206" [./sha3.hpp:198]   --->   Operation 1046 'and' 'and_ln198_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1047 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_207 = xor i64 %and_ln198_103, i64 %or_ln76_128" [./sha3.hpp:198]   --->   Operation 1047 'xor' 'xor_ln198_207' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_209)   --->   "%xor_ln198_208 = xor i64 %or_ln76_126, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1048 'xor' 'xor_ln198_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_209)   --->   "%and_ln198_104 = and i64 %or_ln76_142, i64 %xor_ln198_208" [./sha3.hpp:198]   --->   Operation 1049 'and' 'and_ln198_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1050 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_209 = xor i64 %and_ln198_104, i64 %or_ln76_141" [./sha3.hpp:198]   --->   Operation 1050 'xor' 'xor_ln198_209' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_211)   --->   "%xor_ln198_210 = xor i64 %or_ln76_122, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1051 'xor' 'xor_ln198_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_211)   --->   "%and_ln198_105 = and i64 %or_ln76_136, i64 %xor_ln198_210" [./sha3.hpp:198]   --->   Operation 1052 'and' 'and_ln198_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1053 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_211 = xor i64 %and_ln198_105, i64 %or_ln76_120" [./sha3.hpp:198]   --->   Operation 1053 'xor' 'xor_ln198_211' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_213)   --->   "%xor_ln198_212 = xor i64 %or_ln76_136, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1054 'xor' 'xor_ln198_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_213)   --->   "%and_ln198_106 = and i64 %or_ln76_135, i64 %xor_ln198_212" [./sha3.hpp:198]   --->   Operation 1055 'and' 'and_ln198_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1056 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_213 = xor i64 %and_ln198_106, i64 %or_ln76_122" [./sha3.hpp:198]   --->   Operation 1056 'xor' 'xor_ln198_213' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_215)   --->   "%xor_ln198_214 = xor i64 %or_ln76_135, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1057 'xor' 'xor_ln198_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_215)   --->   "%and_ln198_107 = and i64 %or_ln76_139, i64 %xor_ln198_214" [./sha3.hpp:198]   --->   Operation 1058 'and' 'and_ln198_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1059 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_215 = xor i64 %and_ln198_107, i64 %or_ln76_136" [./sha3.hpp:198]   --->   Operation 1059 'xor' 'xor_ln198_215' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_217)   --->   "%xor_ln198_216 = xor i64 %or_ln76_139, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1060 'xor' 'xor_ln198_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_217)   --->   "%and_ln198_108 = and i64 %or_ln76_120, i64 %xor_ln198_216" [./sha3.hpp:198]   --->   Operation 1061 'and' 'and_ln198_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1062 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_217 = xor i64 %and_ln198_108, i64 %or_ln76_135" [./sha3.hpp:198]   --->   Operation 1062 'xor' 'xor_ln198_217' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_219)   --->   "%xor_ln198_218 = xor i64 %or_ln76_120, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1063 'xor' 'xor_ln198_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_219)   --->   "%and_ln198_109 = and i64 %or_ln76_122, i64 %xor_ln198_218" [./sha3.hpp:198]   --->   Operation 1064 'and' 'and_ln198_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1065 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_219 = xor i64 %and_ln198_109, i64 %or_ln76_139" [./sha3.hpp:198]   --->   Operation 1065 'xor' 'xor_ln198_219' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_221)   --->   "%xor_ln198_220 = xor i64 %or_ln76_127, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1066 'xor' 'xor_ln198_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_221)   --->   "%and_ln198_110 = and i64 %or_ln76_123, i64 %xor_ln198_220" [./sha3.hpp:198]   --->   Operation 1067 'and' 'and_ln198_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1068 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_221 = xor i64 %and_ln198_110, i64 %or_ln76_132" [./sha3.hpp:198]   --->   Operation 1068 'xor' 'xor_ln198_221' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_223)   --->   "%xor_ln198_222 = xor i64 %or_ln76_123, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1069 'xor' 'xor_ln198_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_223)   --->   "%and_ln198_111 = and i64 %or_ln76_124, i64 %xor_ln198_222" [./sha3.hpp:198]   --->   Operation 1070 'and' 'and_ln198_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1071 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_223 = xor i64 %and_ln198_111, i64 %or_ln76_127" [./sha3.hpp:198]   --->   Operation 1071 'xor' 'xor_ln198_223' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_225)   --->   "%xor_ln198_224 = xor i64 %or_ln76_124, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1072 'xor' 'xor_ln198_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_225)   --->   "%and_ln198_112 = and i64 %or_ln76_134, i64 %xor_ln198_224" [./sha3.hpp:198]   --->   Operation 1073 'and' 'and_ln198_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1074 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_225 = xor i64 %and_ln198_112, i64 %or_ln76_123" [./sha3.hpp:198]   --->   Operation 1074 'xor' 'xor_ln198_225' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_227)   --->   "%xor_ln198_226 = xor i64 %or_ln76_134, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1075 'xor' 'xor_ln198_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_227)   --->   "%and_ln198_113 = and i64 %or_ln76_132, i64 %xor_ln198_226" [./sha3.hpp:198]   --->   Operation 1076 'and' 'and_ln198_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1077 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_227 = xor i64 %and_ln198_113, i64 %or_ln76_124" [./sha3.hpp:198]   --->   Operation 1077 'xor' 'xor_ln198_227' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_229)   --->   "%xor_ln198_228 = xor i64 %or_ln76_132, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1078 'xor' 'xor_ln198_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_229)   --->   "%and_ln198_114 = and i64 %or_ln76_127, i64 %xor_ln198_228" [./sha3.hpp:198]   --->   Operation 1079 'and' 'and_ln198_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1080 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_229 = xor i64 %and_ln198_114, i64 %or_ln76_134" [./sha3.hpp:198]   --->   Operation 1080 'xor' 'xor_ln198_229' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_231)   --->   "%xor_ln198_230 = xor i64 %or_ln76_129, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1081 'xor' 'xor_ln198_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_231)   --->   "%and_ln198_115 = and i64 %or_ln76_140, i64 %xor_ln198_230" [./sha3.hpp:198]   --->   Operation 1082 'and' 'and_ln198_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1083 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_231 = xor i64 %and_ln198_115, i64 %or_ln76_138" [./sha3.hpp:198]   --->   Operation 1083 'xor' 'xor_ln198_231' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_233)   --->   "%xor_ln198_232 = xor i64 %or_ln76_140, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1084 'xor' 'xor_ln198_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_233)   --->   "%and_ln198_116 = and i64 %or_ln76_133, i64 %xor_ln198_232" [./sha3.hpp:198]   --->   Operation 1085 'and' 'and_ln198_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1086 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_233 = xor i64 %and_ln198_116, i64 %or_ln76_129" [./sha3.hpp:198]   --->   Operation 1086 'xor' 'xor_ln198_233' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_235)   --->   "%xor_ln198_234 = xor i64 %or_ln76_133, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1087 'xor' 'xor_ln198_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_235)   --->   "%and_ln198_117 = and i64 %or_ln76_130, i64 %xor_ln198_234" [./sha3.hpp:198]   --->   Operation 1088 'and' 'and_ln198_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1089 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_235 = xor i64 %and_ln198_117, i64 %or_ln76_140" [./sha3.hpp:198]   --->   Operation 1089 'xor' 'xor_ln198_235' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_237)   --->   "%xor_ln198_236 = xor i64 %or_ln76_130, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1090 'xor' 'xor_ln198_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_237)   --->   "%and_ln198_118 = and i64 %or_ln76_138, i64 %xor_ln198_236" [./sha3.hpp:198]   --->   Operation 1091 'and' 'and_ln198_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1092 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_237 = xor i64 %and_ln198_118, i64 %or_ln76_133" [./sha3.hpp:198]   --->   Operation 1092 'xor' 'xor_ln198_237' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_239)   --->   "%xor_ln198_238 = xor i64 %or_ln76_138, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1093 'xor' 'xor_ln198_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_239)   --->   "%and_ln198_119 = and i64 %or_ln76_129, i64 %xor_ln198_238" [./sha3.hpp:198]   --->   Operation 1094 'and' 'and_ln198_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1095 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_239 = xor i64 %and_ln198_119, i64 %or_ln76_130" [./sha3.hpp:198]   --->   Operation 1095 'xor' 'xor_ln198_239' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_14)   --->   "%xor_ln203_12 = xor i64 %or_ln76_143, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 1096 'xor' 'xor_ln203_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_14)   --->   "%and_ln203_4 = and i64 %or_ln76_137, i64 %xor_ln203_12" [./sha3.hpp:203]   --->   Operation 1097 'and' 'and_ln203_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_14)   --->   "%xor_ln203_13 = xor i64 %and_ln203_4, i64 32907" [./sha3.hpp:203]   --->   Operation 1098 'xor' 'xor_ln203_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1099 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_14 = xor i64 %xor_ln203_13, i64 %xor_ln123_100" [./sha3.hpp:203]   --->   Operation 1099 'xor' 'xor_ln203_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node x_149)   --->   "%xor_ln113_100 = xor i64 %xor_ln198_221, i64 %xor_ln198_231" [./sha3.hpp:113]   --->   Operation 1100 'xor' 'xor_ln113_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node x_149)   --->   "%xor_ln113_101 = xor i64 %xor_ln198_201, i64 %xor_ln203_14" [./sha3.hpp:113]   --->   Operation 1101 'xor' 'xor_ln113_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node x_149)   --->   "%xor_ln113_102 = xor i64 %xor_ln113_101, i64 %xor_ln198_211" [./sha3.hpp:113]   --->   Operation 1102 'xor' 'xor_ln113_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1103 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_149 = xor i64 %xor_ln113_102, i64 %xor_ln113_100" [./sha3.hpp:113]   --->   Operation 1103 'xor' 'x_149' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node x_145)   --->   "%xor_ln113_104 = xor i64 %xor_ln198_223, i64 %xor_ln198_233" [./sha3.hpp:113]   --->   Operation 1104 'xor' 'xor_ln113_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node x_145)   --->   "%xor_ln113_105 = xor i64 %xor_ln198_203, i64 %xor_ln198_193" [./sha3.hpp:113]   --->   Operation 1105 'xor' 'xor_ln113_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node x_145)   --->   "%xor_ln113_106 = xor i64 %xor_ln113_105, i64 %xor_ln198_213" [./sha3.hpp:113]   --->   Operation 1106 'xor' 'xor_ln113_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1107 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_145 = xor i64 %xor_ln113_106, i64 %xor_ln113_104" [./sha3.hpp:113]   --->   Operation 1107 'xor' 'x_145' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node x_146)   --->   "%xor_ln113_108 = xor i64 %xor_ln198_225, i64 %xor_ln198_235" [./sha3.hpp:113]   --->   Operation 1108 'xor' 'xor_ln113_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node x_146)   --->   "%xor_ln113_109 = xor i64 %xor_ln198_205, i64 %xor_ln198_195" [./sha3.hpp:113]   --->   Operation 1109 'xor' 'xor_ln113_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node x_146)   --->   "%xor_ln113_110 = xor i64 %xor_ln113_109, i64 %xor_ln198_215" [./sha3.hpp:113]   --->   Operation 1110 'xor' 'xor_ln113_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1111 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_146 = xor i64 %xor_ln113_110, i64 %xor_ln113_108" [./sha3.hpp:113]   --->   Operation 1111 'xor' 'x_146' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node x_147)   --->   "%xor_ln113_112 = xor i64 %xor_ln198_227, i64 %xor_ln198_237" [./sha3.hpp:113]   --->   Operation 1112 'xor' 'xor_ln113_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node x_147)   --->   "%xor_ln113_113 = xor i64 %xor_ln198_207, i64 %xor_ln198_197" [./sha3.hpp:113]   --->   Operation 1113 'xor' 'xor_ln113_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node x_147)   --->   "%xor_ln113_114 = xor i64 %xor_ln113_113, i64 %xor_ln198_217" [./sha3.hpp:113]   --->   Operation 1114 'xor' 'xor_ln113_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1115 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_147 = xor i64 %xor_ln113_114, i64 %xor_ln113_112" [./sha3.hpp:113]   --->   Operation 1115 'xor' 'x_147' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node x_148)   --->   "%xor_ln113_116 = xor i64 %xor_ln198_229, i64 %xor_ln198_239" [./sha3.hpp:113]   --->   Operation 1116 'xor' 'xor_ln113_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node x_148)   --->   "%xor_ln113_117 = xor i64 %xor_ln198_209, i64 %xor_ln198_199" [./sha3.hpp:113]   --->   Operation 1117 'xor' 'xor_ln113_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node x_148)   --->   "%xor_ln113_118 = xor i64 %xor_ln113_117, i64 %xor_ln198_219" [./sha3.hpp:113]   --->   Operation 1118 'xor' 'xor_ln113_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_148 = xor i64 %xor_ln113_118, i64 %xor_ln113_116" [./sha3.hpp:113]   --->   Operation 1119 'xor' 'x_148' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1120 [1/1] (0.00ns)   --->   "%trunc_ln76_145 = trunc i64 %x_145" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1120 'trunc' 'trunc_ln76_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_145, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1121 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1122 [1/1] (0.00ns)   --->   "%or_ln76_144 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_145, i1 %tmp_608" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1122 'bitconcatenate' 'or_ln76_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1123 [1/1] (0.28ns)   --->   "%tmp_609 = xor i64 %or_ln76_144, i64 %x_148" [./sha3.hpp:119]   --->   Operation 1123 'xor' 'tmp_609' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1124 [1/1] (0.28ns)   --->   "%xor_ln123_125 = xor i64 %tmp_609, i64 %xor_ln203_14" [./sha3.hpp:123]   --->   Operation 1124 'xor' 'xor_ln123_125' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (0.28ns)   --->   "%x_157 = xor i64 %tmp_609, i64 %xor_ln198_201" [./sha3.hpp:123]   --->   Operation 1125 'xor' 'x_157' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1126 [1/1] (0.28ns)   --->   "%x_151 = xor i64 %tmp_609, i64 %xor_ln198_211" [./sha3.hpp:123]   --->   Operation 1126 'xor' 'x_151' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1127 [1/1] (0.28ns)   --->   "%x_163 = xor i64 %tmp_609, i64 %xor_ln198_221" [./sha3.hpp:123]   --->   Operation 1127 'xor' 'x_163' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1128 [1/1] (0.28ns)   --->   "%x_169 = xor i64 %tmp_609, i64 %xor_ln198_231" [./sha3.hpp:123]   --->   Operation 1128 'xor' 'x_169' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln76_146 = trunc i64 %x_146" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1129 'trunc' 'trunc_ln76_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_146, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1130 'bitselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [1/1] (0.00ns)   --->   "%or_ln76_145 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_146, i1 %tmp_610" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1131 'bitconcatenate' 'or_ln76_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1132 [1/1] (0.28ns)   --->   "%tmp_611 = xor i64 %or_ln76_145, i64 %x_149" [./sha3.hpp:119]   --->   Operation 1132 'xor' 'tmp_611' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1133 [1/1] (0.28ns)   --->   "%x_150 = xor i64 %tmp_611, i64 %xor_ln198_193" [./sha3.hpp:123]   --->   Operation 1133 'xor' 'x_150' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1134 [1/1] (0.28ns)   --->   "%x_173 = xor i64 %tmp_611, i64 %xor_ln198_203" [./sha3.hpp:123]   --->   Operation 1134 'xor' 'x_173' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [1/1] (0.28ns)   --->   "%x_153 = xor i64 %tmp_611, i64 %xor_ln198_213" [./sha3.hpp:123]   --->   Operation 1135 'xor' 'x_153' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1136 [1/1] (0.28ns)   --->   "%x_158 = xor i64 %tmp_611, i64 %xor_ln198_223" [./sha3.hpp:123]   --->   Operation 1136 'xor' 'x_158' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1137 [1/1] (0.28ns)   --->   "%x_160 = xor i64 %tmp_611, i64 %xor_ln198_233" [./sha3.hpp:123]   --->   Operation 1137 'xor' 'x_160' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1138 [1/1] (0.00ns)   --->   "%trunc_ln76_147 = trunc i64 %x_147" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1138 'trunc' 'trunc_ln76_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1139 [1/1] (0.00ns)   --->   "%tmp_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_147, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1139 'bitselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1140 [1/1] (0.00ns)   --->   "%or_ln76_146 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_147, i1 %tmp_612" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1140 'bitconcatenate' 'or_ln76_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1141 [1/1] (0.28ns)   --->   "%tmp_613 = xor i64 %or_ln76_146, i64 %x_145" [./sha3.hpp:119]   --->   Operation 1141 'xor' 'tmp_613' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1142 [1/1] (0.28ns)   --->   "%x_168 = xor i64 %tmp_613, i64 %xor_ln198_195" [./sha3.hpp:123]   --->   Operation 1142 'xor' 'x_168' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1143 [1/1] (0.28ns)   --->   "%x_152 = xor i64 %tmp_613, i64 %xor_ln198_205" [./sha3.hpp:123]   --->   Operation 1143 'xor' 'x_152' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.28ns)   --->   "%x_167 = xor i64 %tmp_613, i64 %xor_ln198_215" [./sha3.hpp:123]   --->   Operation 1144 'xor' 'x_167' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1145 [1/1] (0.28ns)   --->   "%x_154 = xor i64 %tmp_613, i64 %xor_ln198_225" [./sha3.hpp:123]   --->   Operation 1145 'xor' 'x_154' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1146 [1/1] (0.28ns)   --->   "%x_171 = xor i64 %tmp_613, i64 %xor_ln198_235" [./sha3.hpp:123]   --->   Operation 1146 'xor' 'x_171' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln76_148 = trunc i64 %x_148" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1147 'trunc' 'trunc_ln76_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_148, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1148 'bitselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1149 [1/1] (0.00ns)   --->   "%or_ln76_147 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_148, i1 %tmp_614" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1149 'bitconcatenate' 'or_ln76_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1150 [1/1] (0.28ns)   --->   "%tmp_615 = xor i64 %or_ln76_147, i64 %x_146" [./sha3.hpp:119]   --->   Operation 1150 'xor' 'tmp_615' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1151 [1/1] (0.28ns)   --->   "%x_156 = xor i64 %tmp_615, i64 %xor_ln198_197" [./sha3.hpp:123]   --->   Operation 1151 'xor' 'x_156' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1152 [1/1] (0.28ns)   --->   "%x_159 = xor i64 %tmp_615, i64 %xor_ln198_207" [./sha3.hpp:123]   --->   Operation 1152 'xor' 'x_159' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1153 [1/1] (0.28ns)   --->   "%x_166 = xor i64 %tmp_615, i64 %xor_ln198_217" [./sha3.hpp:123]   --->   Operation 1153 'xor' 'x_166' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1154 [1/1] (0.28ns)   --->   "%x_155 = xor i64 %tmp_615, i64 %xor_ln198_227" [./sha3.hpp:123]   --->   Operation 1154 'xor' 'x_155' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1155 [1/1] (0.28ns)   --->   "%x_164 = xor i64 %tmp_615, i64 %xor_ln198_237" [./sha3.hpp:123]   --->   Operation 1155 'xor' 'x_164' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1156 [1/1] (0.00ns)   --->   "%trunc_ln76_149 = trunc i64 %x_149" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1156 'trunc' 'trunc_ln76_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_149, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1157 'bitselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%or_ln76_148 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_149, i1 %tmp_616" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1158 'bitconcatenate' 'or_ln76_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1159 [1/1] (0.28ns)   --->   "%tmp_617 = xor i64 %or_ln76_148, i64 %x_147" [./sha3.hpp:119]   --->   Operation 1159 'xor' 'tmp_617' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1160 [1/1] (0.28ns)   --->   "%x_162 = xor i64 %tmp_617, i64 %xor_ln198_199" [./sha3.hpp:123]   --->   Operation 1160 'xor' 'x_162' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [1/1] (0.28ns)   --->   "%x_172 = xor i64 %tmp_617, i64 %xor_ln198_209" [./sha3.hpp:123]   --->   Operation 1161 'xor' 'x_172' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1162 [1/1] (0.28ns)   --->   "%x_170 = xor i64 %tmp_617, i64 %xor_ln198_219" [./sha3.hpp:123]   --->   Operation 1162 'xor' 'x_170' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1163 [1/1] (0.28ns)   --->   "%x_165 = xor i64 %tmp_617, i64 %xor_ln198_229" [./sha3.hpp:123]   --->   Operation 1163 'xor' 'x_165' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1164 [1/1] (0.28ns)   --->   "%x_161 = xor i64 %tmp_617, i64 %xor_ln198_239" [./sha3.hpp:123]   --->   Operation 1164 'xor' 'x_161' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1165 [1/1] (0.00ns)   --->   "%trunc_ln76_150 = trunc i64 %x_150" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 1165 'trunc' 'trunc_ln76_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1166 [1/1] (0.00ns)   --->   "%tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_150, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 1166 'bitselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%or_ln76_149 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_150, i1 %tmp_618" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 1167 'bitconcatenate' 'or_ln76_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln76_151 = trunc i64 %x_151" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 1168 'trunc' 'trunc_ln76_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%lshr_ln76_115 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_151, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 1169 'partselect' 'lshr_ln76_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%or_ln76_150 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_151, i3 %lshr_ln76_115" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 1170 'bitconcatenate' 'or_ln76_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%trunc_ln76_152 = trunc i64 %x_152" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 1171 'trunc' 'trunc_ln76_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.00ns)   --->   "%lshr_ln76_116 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_152, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 1172 'partselect' 'lshr_ln76_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%or_ln76_151 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_152, i6 %lshr_ln76_116" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 1173 'bitconcatenate' 'or_ln76_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%trunc_ln76_153 = trunc i64 %x_153" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 1174 'trunc' 'trunc_ln76_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%lshr_ln76_117 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_153, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 1175 'partselect' 'lshr_ln76_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%or_ln76_152 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_153, i10 %lshr_ln76_117" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 1176 'bitconcatenate' 'or_ln76_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln76_154 = trunc i64 %x_154" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 1177 'trunc' 'trunc_ln76_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.00ns)   --->   "%lshr_ln76_118 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_154, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 1178 'partselect' 'lshr_ln76_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%or_ln76_153 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_154, i15 %lshr_ln76_118" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 1179 'bitconcatenate' 'or_ln76_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%trunc_ln76_155 = trunc i64 %x_155" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 1180 'trunc' 'trunc_ln76_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.00ns)   --->   "%lshr_ln76_119 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_155, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 1181 'partselect' 'lshr_ln76_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%or_ln76_154 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_155, i21 %lshr_ln76_119" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 1182 'bitconcatenate' 'or_ln76_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%trunc_ln76_156 = trunc i64 %x_156" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 1183 'trunc' 'trunc_ln76_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (0.00ns)   --->   "%lshr_ln76_120 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_156, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 1184 'partselect' 'lshr_ln76_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1185 [1/1] (0.00ns)   --->   "%or_ln76_155 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_156, i28 %lshr_ln76_120" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 1185 'bitconcatenate' 'or_ln76_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%trunc_ln76_157 = trunc i64 %x_157" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 1186 'trunc' 'trunc_ln76_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%lshr_ln76_121 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_157, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 1187 'partselect' 'lshr_ln76_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%or_ln76_156 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_157, i36 %lshr_ln76_121" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 1188 'bitconcatenate' 'or_ln76_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln76_158 = trunc i64 %x_158" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 1189 'trunc' 'trunc_ln76_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1190 [1/1] (0.00ns)   --->   "%lshr_ln76_122 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_158, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 1190 'partselect' 'lshr_ln76_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%or_ln76_157 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_158, i45 %lshr_ln76_122" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 1191 'bitconcatenate' 'or_ln76_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%trunc_ln76_159 = trunc i64 %x_159" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 1192 'trunc' 'trunc_ln76_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1193 [1/1] (0.00ns)   --->   "%lshr_ln76_123 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_159, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 1193 'partselect' 'lshr_ln76_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1194 [1/1] (0.00ns)   --->   "%or_ln76_158 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_159, i55 %lshr_ln76_123" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 1194 'bitconcatenate' 'or_ln76_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln76_160 = trunc i64 %x_160" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 1195 'trunc' 'trunc_ln76_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1196 [1/1] (0.00ns)   --->   "%lshr_ln76_124 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_160, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 1196 'partselect' 'lshr_ln76_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1197 [1/1] (0.00ns)   --->   "%or_ln76_159 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_160, i2 %lshr_ln76_124" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 1197 'bitconcatenate' 'or_ln76_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1198 [1/1] (0.00ns)   --->   "%trunc_ln76_161 = trunc i64 %x_161" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 1198 'trunc' 'trunc_ln76_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1199 [1/1] (0.00ns)   --->   "%lshr_ln76_125 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_161, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 1199 'partselect' 'lshr_ln76_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1200 [1/1] (0.00ns)   --->   "%or_ln76_160 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_161, i14 %lshr_ln76_125" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 1200 'bitconcatenate' 'or_ln76_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1201 [1/1] (0.00ns)   --->   "%trunc_ln76_162 = trunc i64 %x_162" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 1201 'trunc' 'trunc_ln76_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1202 [1/1] (0.00ns)   --->   "%lshr_ln76_126 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_162, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 1202 'partselect' 'lshr_ln76_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1203 [1/1] (0.00ns)   --->   "%or_ln76_161 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_162, i27 %lshr_ln76_126" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 1203 'bitconcatenate' 'or_ln76_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln76_163 = trunc i64 %x_163" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 1204 'trunc' 'trunc_ln76_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1205 [1/1] (0.00ns)   --->   "%lshr_ln76_127 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_163, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 1205 'partselect' 'lshr_ln76_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1206 [1/1] (0.00ns)   --->   "%or_ln76_162 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_163, i41 %lshr_ln76_127" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 1206 'bitconcatenate' 'or_ln76_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1207 [1/1] (0.00ns)   --->   "%trunc_ln76_164 = trunc i64 %x_164" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 1207 'trunc' 'trunc_ln76_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1208 [1/1] (0.00ns)   --->   "%lshr_ln76_128 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_164, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 1208 'partselect' 'lshr_ln76_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1209 [1/1] (0.00ns)   --->   "%or_ln76_163 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_164, i56 %lshr_ln76_128" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 1209 'bitconcatenate' 'or_ln76_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%trunc_ln76_165 = trunc i64 %x_165" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 1210 'trunc' 'trunc_ln76_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (0.00ns)   --->   "%lshr_ln76_129 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_165, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 1211 'partselect' 'lshr_ln76_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1212 [1/1] (0.00ns)   --->   "%or_ln76_164 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_165, i8 %lshr_ln76_129" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 1212 'bitconcatenate' 'or_ln76_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1213 [1/1] (0.00ns)   --->   "%trunc_ln76_166 = trunc i64 %x_166" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 1213 'trunc' 'trunc_ln76_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1214 [1/1] (0.00ns)   --->   "%lshr_ln76_130 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_166, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 1214 'partselect' 'lshr_ln76_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1215 [1/1] (0.00ns)   --->   "%or_ln76_165 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_166, i25 %lshr_ln76_130" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 1215 'bitconcatenate' 'or_ln76_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln76_167 = trunc i64 %x_167" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 1216 'trunc' 'trunc_ln76_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1217 [1/1] (0.00ns)   --->   "%lshr_ln76_131 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_167, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 1217 'partselect' 'lshr_ln76_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1218 [1/1] (0.00ns)   --->   "%or_ln76_166 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_167, i43 %lshr_ln76_131" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 1218 'bitconcatenate' 'or_ln76_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln76_168 = trunc i64 %x_168" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 1219 'trunc' 'trunc_ln76_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (0.00ns)   --->   "%lshr_ln76_132 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_168, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 1220 'partselect' 'lshr_ln76_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1221 [1/1] (0.00ns)   --->   "%or_ln76_167 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_168, i62 %lshr_ln76_132" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 1221 'bitconcatenate' 'or_ln76_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln76_169 = trunc i64 %x_169" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 1222 'trunc' 'trunc_ln76_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1223 [1/1] (0.00ns)   --->   "%lshr_ln76_133 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_169, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 1223 'partselect' 'lshr_ln76_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1224 [1/1] (0.00ns)   --->   "%or_ln76_168 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_169, i18 %lshr_ln76_133" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 1224 'bitconcatenate' 'or_ln76_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1225 [1/1] (0.00ns)   --->   "%trunc_ln76_170 = trunc i64 %x_170" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 1225 'trunc' 'trunc_ln76_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1226 [1/1] (0.00ns)   --->   "%lshr_ln76_134 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_170, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 1226 'partselect' 'lshr_ln76_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1227 [1/1] (0.00ns)   --->   "%or_ln76_169 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_170, i39 %lshr_ln76_134" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 1227 'bitconcatenate' 'or_ln76_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln76_171 = trunc i64 %x_171" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 1228 'trunc' 'trunc_ln76_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1229 [1/1] (0.00ns)   --->   "%lshr_ln76_135 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_171, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 1229 'partselect' 'lshr_ln76_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1230 [1/1] (0.00ns)   --->   "%or_ln76_170 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_171, i61 %lshr_ln76_135" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 1230 'bitconcatenate' 'or_ln76_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1231 [1/1] (0.00ns)   --->   "%trunc_ln76_172 = trunc i64 %x_172" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 1231 'trunc' 'trunc_ln76_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1232 [1/1] (0.00ns)   --->   "%lshr_ln76_136 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_172, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 1232 'partselect' 'lshr_ln76_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1233 [1/1] (0.00ns)   --->   "%or_ln76_171 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_172, i20 %lshr_ln76_136" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 1233 'bitconcatenate' 'or_ln76_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln76_173 = trunc i64 %x_173" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 1234 'trunc' 'trunc_ln76_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1235 [1/1] (0.00ns)   --->   "%lshr_ln76_137 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_173, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 1235 'partselect' 'lshr_ln76_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1236 [1/1] (0.00ns)   --->   "%or_ln76_172 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_173, i44 %lshr_ln76_137" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 1236 'bitconcatenate' 'or_ln76_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_241)   --->   "%xor_ln198_240 = xor i64 %or_ln76_166, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1237 'xor' 'xor_ln198_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_241)   --->   "%and_ln198_120 = and i64 %or_ln76_154, i64 %xor_ln198_240" [./sha3.hpp:198]   --->   Operation 1238 'and' 'and_ln198_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1239 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_241 = xor i64 %and_ln198_120, i64 %or_ln76_172" [./sha3.hpp:198]   --->   Operation 1239 'xor' 'xor_ln198_241' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_243)   --->   "%xor_ln198_242 = xor i64 %or_ln76_154, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1240 'xor' 'xor_ln198_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_243)   --->   "%and_ln198_121 = and i64 %or_ln76_160, i64 %xor_ln198_242" [./sha3.hpp:198]   --->   Operation 1241 'and' 'and_ln198_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1242 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_243 = xor i64 %and_ln198_121, i64 %or_ln76_166" [./sha3.hpp:198]   --->   Operation 1242 'xor' 'xor_ln198_243' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_245)   --->   "%xor_ln198_244 = xor i64 %or_ln76_160, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1243 'xor' 'xor_ln198_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_245)   --->   "%and_ln198_122 = and i64 %xor_ln123_125, i64 %xor_ln198_244" [./sha3.hpp:198]   --->   Operation 1244 'and' 'and_ln198_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1245 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_245 = xor i64 %and_ln198_122, i64 %or_ln76_154" [./sha3.hpp:198]   --->   Operation 1245 'xor' 'xor_ln198_245' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_247)   --->   "%xor_ln198_246 = xor i64 %xor_ln123_125, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1246 'xor' 'xor_ln198_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_247)   --->   "%and_ln198_123 = and i64 %or_ln76_172, i64 %xor_ln198_246" [./sha3.hpp:198]   --->   Operation 1247 'and' 'and_ln198_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1248 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_247 = xor i64 %and_ln198_123, i64 %or_ln76_160" [./sha3.hpp:198]   --->   Operation 1248 'xor' 'xor_ln198_247' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_249)   --->   "%xor_ln198_248 = xor i64 %or_ln76_171, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1249 'xor' 'xor_ln198_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_249)   --->   "%and_ln198_124 = and i64 %or_ln76_150, i64 %xor_ln198_248" [./sha3.hpp:198]   --->   Operation 1250 'and' 'and_ln198_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1251 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_249 = xor i64 %and_ln198_124, i64 %or_ln76_155" [./sha3.hpp:198]   --->   Operation 1251 'xor' 'xor_ln198_249' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_251)   --->   "%xor_ln198_250 = xor i64 %or_ln76_150, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1252 'xor' 'xor_ln198_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_251)   --->   "%and_ln198_125 = and i64 %or_ln76_157, i64 %xor_ln198_250" [./sha3.hpp:198]   --->   Operation 1253 'and' 'and_ln198_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1254 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_251 = xor i64 %and_ln198_125, i64 %or_ln76_171" [./sha3.hpp:198]   --->   Operation 1254 'xor' 'xor_ln198_251' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_253)   --->   "%xor_ln198_252 = xor i64 %or_ln76_157, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1255 'xor' 'xor_ln198_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_253)   --->   "%and_ln198_126 = and i64 %or_ln76_170, i64 %xor_ln198_252" [./sha3.hpp:198]   --->   Operation 1256 'and' 'and_ln198_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1257 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_253 = xor i64 %and_ln198_126, i64 %or_ln76_150" [./sha3.hpp:198]   --->   Operation 1257 'xor' 'xor_ln198_253' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_255)   --->   "%xor_ln198_254 = xor i64 %or_ln76_170, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1258 'xor' 'xor_ln198_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_255)   --->   "%and_ln198_127 = and i64 %or_ln76_155, i64 %xor_ln198_254" [./sha3.hpp:198]   --->   Operation 1259 'and' 'and_ln198_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1260 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_255 = xor i64 %and_ln198_127, i64 %or_ln76_157" [./sha3.hpp:198]   --->   Operation 1260 'xor' 'xor_ln198_255' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_257)   --->   "%xor_ln198_256 = xor i64 %or_ln76_155, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1261 'xor' 'xor_ln198_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_257)   --->   "%and_ln198_128 = and i64 %or_ln76_171, i64 %xor_ln198_256" [./sha3.hpp:198]   --->   Operation 1262 'and' 'and_ln198_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1263 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_257 = xor i64 %and_ln198_128, i64 %or_ln76_170" [./sha3.hpp:198]   --->   Operation 1263 'xor' 'xor_ln198_257' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_259)   --->   "%xor_ln198_258 = xor i64 %or_ln76_151, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1264 'xor' 'xor_ln198_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_259)   --->   "%and_ln198_129 = and i64 %or_ln76_165, i64 %xor_ln198_258" [./sha3.hpp:198]   --->   Operation 1265 'and' 'and_ln198_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1266 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_259 = xor i64 %and_ln198_129, i64 %or_ln76_149" [./sha3.hpp:198]   --->   Operation 1266 'xor' 'xor_ln198_259' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_261)   --->   "%xor_ln198_260 = xor i64 %or_ln76_165, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1267 'xor' 'xor_ln198_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_261)   --->   "%and_ln198_130 = and i64 %or_ln76_164, i64 %xor_ln198_260" [./sha3.hpp:198]   --->   Operation 1268 'and' 'and_ln198_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1269 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_261 = xor i64 %and_ln198_130, i64 %or_ln76_151" [./sha3.hpp:198]   --->   Operation 1269 'xor' 'xor_ln198_261' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_263)   --->   "%xor_ln198_262 = xor i64 %or_ln76_164, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1270 'xor' 'xor_ln198_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_263)   --->   "%and_ln198_131 = and i64 %or_ln76_168, i64 %xor_ln198_262" [./sha3.hpp:198]   --->   Operation 1271 'and' 'and_ln198_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1272 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_263 = xor i64 %and_ln198_131, i64 %or_ln76_165" [./sha3.hpp:198]   --->   Operation 1272 'xor' 'xor_ln198_263' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_265)   --->   "%xor_ln198_264 = xor i64 %or_ln76_168, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1273 'xor' 'xor_ln198_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_265)   --->   "%and_ln198_132 = and i64 %or_ln76_149, i64 %xor_ln198_264" [./sha3.hpp:198]   --->   Operation 1274 'and' 'and_ln198_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1275 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_265 = xor i64 %and_ln198_132, i64 %or_ln76_164" [./sha3.hpp:198]   --->   Operation 1275 'xor' 'xor_ln198_265' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_267)   --->   "%xor_ln198_266 = xor i64 %or_ln76_149, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1276 'xor' 'xor_ln198_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_267)   --->   "%and_ln198_133 = and i64 %or_ln76_151, i64 %xor_ln198_266" [./sha3.hpp:198]   --->   Operation 1277 'and' 'and_ln198_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1278 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_267 = xor i64 %and_ln198_133, i64 %or_ln76_168" [./sha3.hpp:198]   --->   Operation 1278 'xor' 'xor_ln198_267' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_269)   --->   "%xor_ln198_268 = xor i64 %or_ln76_156, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1279 'xor' 'xor_ln198_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_269)   --->   "%and_ln198_134 = and i64 %or_ln76_152, i64 %xor_ln198_268" [./sha3.hpp:198]   --->   Operation 1280 'and' 'and_ln198_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1281 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_269 = xor i64 %and_ln198_134, i64 %or_ln76_161" [./sha3.hpp:198]   --->   Operation 1281 'xor' 'xor_ln198_269' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_271)   --->   "%xor_ln198_270 = xor i64 %or_ln76_152, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1282 'xor' 'xor_ln198_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_271)   --->   "%and_ln198_135 = and i64 %or_ln76_153, i64 %xor_ln198_270" [./sha3.hpp:198]   --->   Operation 1283 'and' 'and_ln198_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1284 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_271 = xor i64 %and_ln198_135, i64 %or_ln76_156" [./sha3.hpp:198]   --->   Operation 1284 'xor' 'xor_ln198_271' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_273)   --->   "%xor_ln198_272 = xor i64 %or_ln76_153, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1285 'xor' 'xor_ln198_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_273)   --->   "%and_ln198_136 = and i64 %or_ln76_163, i64 %xor_ln198_272" [./sha3.hpp:198]   --->   Operation 1286 'and' 'and_ln198_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1287 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_273 = xor i64 %and_ln198_136, i64 %or_ln76_152" [./sha3.hpp:198]   --->   Operation 1287 'xor' 'xor_ln198_273' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_275)   --->   "%xor_ln198_274 = xor i64 %or_ln76_163, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1288 'xor' 'xor_ln198_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_275)   --->   "%and_ln198_137 = and i64 %or_ln76_161, i64 %xor_ln198_274" [./sha3.hpp:198]   --->   Operation 1289 'and' 'and_ln198_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1290 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_275 = xor i64 %and_ln198_137, i64 %or_ln76_153" [./sha3.hpp:198]   --->   Operation 1290 'xor' 'xor_ln198_275' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_277)   --->   "%xor_ln198_276 = xor i64 %or_ln76_161, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1291 'xor' 'xor_ln198_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_277)   --->   "%and_ln198_138 = and i64 %or_ln76_156, i64 %xor_ln198_276" [./sha3.hpp:198]   --->   Operation 1292 'and' 'and_ln198_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1293 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_277 = xor i64 %and_ln198_138, i64 %or_ln76_163" [./sha3.hpp:198]   --->   Operation 1293 'xor' 'xor_ln198_277' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_279)   --->   "%xor_ln198_278 = xor i64 %or_ln76_158, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1294 'xor' 'xor_ln198_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_279)   --->   "%and_ln198_139 = and i64 %or_ln76_169, i64 %xor_ln198_278" [./sha3.hpp:198]   --->   Operation 1295 'and' 'and_ln198_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1296 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_279 = xor i64 %and_ln198_139, i64 %or_ln76_167" [./sha3.hpp:198]   --->   Operation 1296 'xor' 'xor_ln198_279' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_281)   --->   "%xor_ln198_280 = xor i64 %or_ln76_169, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1297 'xor' 'xor_ln198_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_281)   --->   "%and_ln198_140 = and i64 %or_ln76_162, i64 %xor_ln198_280" [./sha3.hpp:198]   --->   Operation 1298 'and' 'and_ln198_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1299 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_281 = xor i64 %and_ln198_140, i64 %or_ln76_158" [./sha3.hpp:198]   --->   Operation 1299 'xor' 'xor_ln198_281' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_283)   --->   "%xor_ln198_282 = xor i64 %or_ln76_162, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1300 'xor' 'xor_ln198_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_283)   --->   "%and_ln198_141 = and i64 %or_ln76_159, i64 %xor_ln198_282" [./sha3.hpp:198]   --->   Operation 1301 'and' 'and_ln198_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1302 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_283 = xor i64 %and_ln198_141, i64 %or_ln76_169" [./sha3.hpp:198]   --->   Operation 1302 'xor' 'xor_ln198_283' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_285)   --->   "%xor_ln198_284 = xor i64 %or_ln76_159, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1303 'xor' 'xor_ln198_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_285)   --->   "%and_ln198_142 = and i64 %or_ln76_167, i64 %xor_ln198_284" [./sha3.hpp:198]   --->   Operation 1304 'and' 'and_ln198_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1305 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_285 = xor i64 %and_ln198_142, i64 %or_ln76_162" [./sha3.hpp:198]   --->   Operation 1305 'xor' 'xor_ln198_285' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_287)   --->   "%xor_ln198_286 = xor i64 %or_ln76_167, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1306 'xor' 'xor_ln198_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_287)   --->   "%and_ln198_143 = and i64 %or_ln76_158, i64 %xor_ln198_286" [./sha3.hpp:198]   --->   Operation 1307 'and' 'and_ln198_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1308 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_287 = xor i64 %and_ln198_143, i64 %or_ln76_159" [./sha3.hpp:198]   --->   Operation 1308 'xor' 'xor_ln198_287' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_17)   --->   "%xor_ln203_15 = xor i64 %or_ln76_172, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 1309 'xor' 'xor_ln203_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_17)   --->   "%and_ln203_5 = and i64 %or_ln76_166, i64 %xor_ln203_15" [./sha3.hpp:203]   --->   Operation 1310 'and' 'and_ln203_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_17)   --->   "%xor_ln203_16 = xor i64 %and_ln203_5, i64 2147483649" [./sha3.hpp:203]   --->   Operation 1311 'xor' 'xor_ln203_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1312 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_17 = xor i64 %xor_ln203_16, i64 %xor_ln123_125" [./sha3.hpp:203]   --->   Operation 1312 'xor' 'xor_ln203_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node x_178)   --->   "%xor_ln113_120 = xor i64 %xor_ln198_269, i64 %xor_ln198_279" [./sha3.hpp:113]   --->   Operation 1313 'xor' 'xor_ln113_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node x_178)   --->   "%xor_ln113_121 = xor i64 %xor_ln198_249, i64 %xor_ln203_17" [./sha3.hpp:113]   --->   Operation 1314 'xor' 'xor_ln113_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node x_178)   --->   "%xor_ln113_122 = xor i64 %xor_ln113_121, i64 %xor_ln198_259" [./sha3.hpp:113]   --->   Operation 1315 'xor' 'xor_ln113_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1316 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_178 = xor i64 %xor_ln113_122, i64 %xor_ln113_120" [./sha3.hpp:113]   --->   Operation 1316 'xor' 'x_178' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node x_174)   --->   "%xor_ln113_124 = xor i64 %xor_ln198_271, i64 %xor_ln198_281" [./sha3.hpp:113]   --->   Operation 1317 'xor' 'xor_ln113_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node x_174)   --->   "%xor_ln113_125 = xor i64 %xor_ln198_251, i64 %xor_ln198_241" [./sha3.hpp:113]   --->   Operation 1318 'xor' 'xor_ln113_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node x_174)   --->   "%xor_ln113_126 = xor i64 %xor_ln113_125, i64 %xor_ln198_261" [./sha3.hpp:113]   --->   Operation 1319 'xor' 'xor_ln113_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1320 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_174 = xor i64 %xor_ln113_126, i64 %xor_ln113_124" [./sha3.hpp:113]   --->   Operation 1320 'xor' 'x_174' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node x_175)   --->   "%xor_ln113_128 = xor i64 %xor_ln198_273, i64 %xor_ln198_283" [./sha3.hpp:113]   --->   Operation 1321 'xor' 'xor_ln113_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node x_175)   --->   "%xor_ln113_129 = xor i64 %xor_ln198_253, i64 %xor_ln198_243" [./sha3.hpp:113]   --->   Operation 1322 'xor' 'xor_ln113_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node x_175)   --->   "%xor_ln113_130 = xor i64 %xor_ln113_129, i64 %xor_ln198_263" [./sha3.hpp:113]   --->   Operation 1323 'xor' 'xor_ln113_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1324 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_175 = xor i64 %xor_ln113_130, i64 %xor_ln113_128" [./sha3.hpp:113]   --->   Operation 1324 'xor' 'x_175' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node x_176)   --->   "%xor_ln113_132 = xor i64 %xor_ln198_275, i64 %xor_ln198_285" [./sha3.hpp:113]   --->   Operation 1325 'xor' 'xor_ln113_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node x_176)   --->   "%xor_ln113_133 = xor i64 %xor_ln198_255, i64 %xor_ln198_245" [./sha3.hpp:113]   --->   Operation 1326 'xor' 'xor_ln113_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node x_176)   --->   "%xor_ln113_134 = xor i64 %xor_ln113_133, i64 %xor_ln198_265" [./sha3.hpp:113]   --->   Operation 1327 'xor' 'xor_ln113_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1328 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_176 = xor i64 %xor_ln113_134, i64 %xor_ln113_132" [./sha3.hpp:113]   --->   Operation 1328 'xor' 'x_176' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node x_177)   --->   "%xor_ln113_136 = xor i64 %xor_ln198_277, i64 %xor_ln198_287" [./sha3.hpp:113]   --->   Operation 1329 'xor' 'xor_ln113_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node x_177)   --->   "%xor_ln113_137 = xor i64 %xor_ln198_257, i64 %xor_ln198_247" [./sha3.hpp:113]   --->   Operation 1330 'xor' 'xor_ln113_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node x_177)   --->   "%xor_ln113_138 = xor i64 %xor_ln113_137, i64 %xor_ln198_267" [./sha3.hpp:113]   --->   Operation 1331 'xor' 'xor_ln113_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1332 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_177 = xor i64 %xor_ln113_138, i64 %xor_ln113_136" [./sha3.hpp:113]   --->   Operation 1332 'xor' 'x_177' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1333 [1/1] (0.00ns)   --->   "%trunc_ln76_174 = trunc i64 %x_174" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1333 'trunc' 'trunc_ln76_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_174, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1334 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1335 [1/1] (0.00ns)   --->   "%or_ln76_173 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_174, i1 %tmp_619" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1335 'bitconcatenate' 'or_ln76_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1336 [1/1] (0.28ns)   --->   "%tmp_620 = xor i64 %or_ln76_173, i64 %x_177" [./sha3.hpp:119]   --->   Operation 1336 'xor' 'tmp_620' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1337 [1/1] (0.28ns)   --->   "%xor_ln123_150 = xor i64 %tmp_620, i64 %xor_ln203_17" [./sha3.hpp:123]   --->   Operation 1337 'xor' 'xor_ln123_150' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1338 [1/1] (0.28ns)   --->   "%x_186 = xor i64 %tmp_620, i64 %xor_ln198_249" [./sha3.hpp:123]   --->   Operation 1338 'xor' 'x_186' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1339 [1/1] (0.28ns)   --->   "%x_180 = xor i64 %tmp_620, i64 %xor_ln198_259" [./sha3.hpp:123]   --->   Operation 1339 'xor' 'x_180' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1340 [1/1] (0.28ns)   --->   "%x_192 = xor i64 %tmp_620, i64 %xor_ln198_269" [./sha3.hpp:123]   --->   Operation 1340 'xor' 'x_192' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1341 [1/1] (0.28ns)   --->   "%x_198 = xor i64 %tmp_620, i64 %xor_ln198_279" [./sha3.hpp:123]   --->   Operation 1341 'xor' 'x_198' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1342 [1/1] (0.00ns)   --->   "%trunc_ln76_175 = trunc i64 %x_175" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1342 'trunc' 'trunc_ln76_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1343 [1/1] (0.00ns)   --->   "%tmp_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_175, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1343 'bitselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1344 [1/1] (0.00ns)   --->   "%or_ln76_174 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_175, i1 %tmp_622" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1344 'bitconcatenate' 'or_ln76_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1345 [1/1] (0.28ns)   --->   "%tmp_624 = xor i64 %or_ln76_174, i64 %x_178" [./sha3.hpp:119]   --->   Operation 1345 'xor' 'tmp_624' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1346 [1/1] (0.28ns)   --->   "%x_179 = xor i64 %tmp_624, i64 %xor_ln198_241" [./sha3.hpp:123]   --->   Operation 1346 'xor' 'x_179' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1347 [1/1] (0.28ns)   --->   "%x_202 = xor i64 %tmp_624, i64 %xor_ln198_251" [./sha3.hpp:123]   --->   Operation 1347 'xor' 'x_202' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1348 [1/1] (0.28ns)   --->   "%x_182 = xor i64 %tmp_624, i64 %xor_ln198_261" [./sha3.hpp:123]   --->   Operation 1348 'xor' 'x_182' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1349 [1/1] (0.28ns)   --->   "%x_187 = xor i64 %tmp_624, i64 %xor_ln198_271" [./sha3.hpp:123]   --->   Operation 1349 'xor' 'x_187' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1350 [1/1] (0.28ns)   --->   "%x_189 = xor i64 %tmp_624, i64 %xor_ln198_281" [./sha3.hpp:123]   --->   Operation 1350 'xor' 'x_189' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1351 [1/1] (0.00ns)   --->   "%trunc_ln76_176 = trunc i64 %x_176" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1351 'trunc' 'trunc_ln76_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1352 [1/1] (0.00ns)   --->   "%tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_176, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1352 'bitselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1353 [1/1] (0.00ns)   --->   "%or_ln76_175 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_176, i1 %tmp_626" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1353 'bitconcatenate' 'or_ln76_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1354 [1/1] (0.28ns)   --->   "%tmp_628 = xor i64 %or_ln76_175, i64 %x_174" [./sha3.hpp:119]   --->   Operation 1354 'xor' 'tmp_628' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1355 [1/1] (0.28ns)   --->   "%x_197 = xor i64 %tmp_628, i64 %xor_ln198_243" [./sha3.hpp:123]   --->   Operation 1355 'xor' 'x_197' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1356 [1/1] (0.28ns)   --->   "%x_181 = xor i64 %tmp_628, i64 %xor_ln198_253" [./sha3.hpp:123]   --->   Operation 1356 'xor' 'x_181' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1357 [1/1] (0.28ns)   --->   "%x_196 = xor i64 %tmp_628, i64 %xor_ln198_263" [./sha3.hpp:123]   --->   Operation 1357 'xor' 'x_196' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1358 [1/1] (0.28ns)   --->   "%x_183 = xor i64 %tmp_628, i64 %xor_ln198_273" [./sha3.hpp:123]   --->   Operation 1358 'xor' 'x_183' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1359 [1/1] (0.28ns)   --->   "%x_200 = xor i64 %tmp_628, i64 %xor_ln198_283" [./sha3.hpp:123]   --->   Operation 1359 'xor' 'x_200' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1360 [1/1] (0.00ns)   --->   "%trunc_ln76_177 = trunc i64 %x_177" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1360 'trunc' 'trunc_ln76_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1361 [1/1] (0.00ns)   --->   "%tmp_630 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_177, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1361 'bitselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1362 [1/1] (0.00ns)   --->   "%or_ln76_176 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_177, i1 %tmp_630" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1362 'bitconcatenate' 'or_ln76_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1363 [1/1] (0.28ns)   --->   "%tmp_631 = xor i64 %or_ln76_176, i64 %x_175" [./sha3.hpp:119]   --->   Operation 1363 'xor' 'tmp_631' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1364 [1/1] (0.28ns)   --->   "%x_185 = xor i64 %tmp_631, i64 %xor_ln198_245" [./sha3.hpp:123]   --->   Operation 1364 'xor' 'x_185' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1365 [1/1] (0.28ns)   --->   "%x_188 = xor i64 %tmp_631, i64 %xor_ln198_255" [./sha3.hpp:123]   --->   Operation 1365 'xor' 'x_188' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1366 [1/1] (0.28ns)   --->   "%x_195 = xor i64 %tmp_631, i64 %xor_ln198_265" [./sha3.hpp:123]   --->   Operation 1366 'xor' 'x_195' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1367 [1/1] (0.28ns)   --->   "%x_184 = xor i64 %tmp_631, i64 %xor_ln198_275" [./sha3.hpp:123]   --->   Operation 1367 'xor' 'x_184' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1368 [1/1] (0.28ns)   --->   "%x_193 = xor i64 %tmp_631, i64 %xor_ln198_285" [./sha3.hpp:123]   --->   Operation 1368 'xor' 'x_193' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1369 [1/1] (0.00ns)   --->   "%trunc_ln76_178 = trunc i64 %x_178" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1369 'trunc' 'trunc_ln76_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_178, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1370 'bitselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1371 [1/1] (0.00ns)   --->   "%or_ln76_177 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_178, i1 %tmp_632" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1371 'bitconcatenate' 'or_ln76_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1372 [1/1] (0.28ns)   --->   "%tmp_633 = xor i64 %or_ln76_177, i64 %x_176" [./sha3.hpp:119]   --->   Operation 1372 'xor' 'tmp_633' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1373 [1/1] (0.28ns)   --->   "%x_191 = xor i64 %tmp_633, i64 %xor_ln198_247" [./sha3.hpp:123]   --->   Operation 1373 'xor' 'x_191' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1374 [1/1] (0.28ns)   --->   "%x_201 = xor i64 %tmp_633, i64 %xor_ln198_257" [./sha3.hpp:123]   --->   Operation 1374 'xor' 'x_201' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1375 [1/1] (0.28ns)   --->   "%x_199 = xor i64 %tmp_633, i64 %xor_ln198_267" [./sha3.hpp:123]   --->   Operation 1375 'xor' 'x_199' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1376 [1/1] (0.28ns)   --->   "%x_194 = xor i64 %tmp_633, i64 %xor_ln198_277" [./sha3.hpp:123]   --->   Operation 1376 'xor' 'x_194' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1377 [1/1] (0.28ns)   --->   "%x_190 = xor i64 %tmp_633, i64 %xor_ln198_287" [./sha3.hpp:123]   --->   Operation 1377 'xor' 'x_190' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1378 [1/1] (0.00ns)   --->   "%trunc_ln76_179 = trunc i64 %x_179" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 1378 'trunc' 'trunc_ln76_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1379 [1/1] (0.00ns)   --->   "%tmp_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_179, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 1379 'bitselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1380 [1/1] (0.00ns)   --->   "%or_ln76_178 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_179, i1 %tmp_634" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 1380 'bitconcatenate' 'or_ln76_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1381 [1/1] (0.00ns)   --->   "%trunc_ln76_180 = trunc i64 %x_180" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 1381 'trunc' 'trunc_ln76_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1382 [1/1] (0.00ns)   --->   "%lshr_ln76_138 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_180, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 1382 'partselect' 'lshr_ln76_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1383 [1/1] (0.00ns)   --->   "%or_ln76_179 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_180, i3 %lshr_ln76_138" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 1383 'bitconcatenate' 'or_ln76_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1384 [1/1] (0.00ns)   --->   "%trunc_ln76_181 = trunc i64 %x_181" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 1384 'trunc' 'trunc_ln76_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1385 [1/1] (0.00ns)   --->   "%lshr_ln76_139 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_181, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 1385 'partselect' 'lshr_ln76_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1386 [1/1] (0.00ns)   --->   "%or_ln76_180 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_181, i6 %lshr_ln76_139" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 1386 'bitconcatenate' 'or_ln76_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1387 [1/1] (0.00ns)   --->   "%trunc_ln76_182 = trunc i64 %x_182" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 1387 'trunc' 'trunc_ln76_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1388 [1/1] (0.00ns)   --->   "%lshr_ln76_140 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_182, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 1388 'partselect' 'lshr_ln76_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1389 [1/1] (0.00ns)   --->   "%or_ln76_181 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_182, i10 %lshr_ln76_140" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 1389 'bitconcatenate' 'or_ln76_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1390 [1/1] (0.00ns)   --->   "%trunc_ln76_183 = trunc i64 %x_183" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 1390 'trunc' 'trunc_ln76_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1391 [1/1] (0.00ns)   --->   "%lshr_ln76_141 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_183, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 1391 'partselect' 'lshr_ln76_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1392 [1/1] (0.00ns)   --->   "%or_ln76_182 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_183, i15 %lshr_ln76_141" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 1392 'bitconcatenate' 'or_ln76_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1393 [1/1] (0.00ns)   --->   "%trunc_ln76_184 = trunc i64 %x_184" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 1393 'trunc' 'trunc_ln76_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1394 [1/1] (0.00ns)   --->   "%lshr_ln76_142 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_184, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 1394 'partselect' 'lshr_ln76_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1395 [1/1] (0.00ns)   --->   "%or_ln76_183 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_184, i21 %lshr_ln76_142" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 1395 'bitconcatenate' 'or_ln76_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1396 [1/1] (0.00ns)   --->   "%trunc_ln76_185 = trunc i64 %x_185" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 1396 'trunc' 'trunc_ln76_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1397 [1/1] (0.00ns)   --->   "%lshr_ln76_143 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_185, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 1397 'partselect' 'lshr_ln76_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1398 [1/1] (0.00ns)   --->   "%or_ln76_184 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_185, i28 %lshr_ln76_143" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 1398 'bitconcatenate' 'or_ln76_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1399 [1/1] (0.00ns)   --->   "%trunc_ln76_186 = trunc i64 %x_186" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 1399 'trunc' 'trunc_ln76_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1400 [1/1] (0.00ns)   --->   "%lshr_ln76_144 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_186, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 1400 'partselect' 'lshr_ln76_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1401 [1/1] (0.00ns)   --->   "%or_ln76_185 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_186, i36 %lshr_ln76_144" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 1401 'bitconcatenate' 'or_ln76_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1402 [1/1] (0.00ns)   --->   "%trunc_ln76_187 = trunc i64 %x_187" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 1402 'trunc' 'trunc_ln76_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1403 [1/1] (0.00ns)   --->   "%lshr_ln76_145 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_187, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 1403 'partselect' 'lshr_ln76_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1404 [1/1] (0.00ns)   --->   "%or_ln76_186 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_187, i45 %lshr_ln76_145" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 1404 'bitconcatenate' 'or_ln76_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1405 [1/1] (0.00ns)   --->   "%trunc_ln76_188 = trunc i64 %x_188" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 1405 'trunc' 'trunc_ln76_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1406 [1/1] (0.00ns)   --->   "%lshr_ln76_146 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_188, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 1406 'partselect' 'lshr_ln76_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1407 [1/1] (0.00ns)   --->   "%or_ln76_187 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_188, i55 %lshr_ln76_146" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 1407 'bitconcatenate' 'or_ln76_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1408 [1/1] (0.00ns)   --->   "%trunc_ln76_189 = trunc i64 %x_189" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 1408 'trunc' 'trunc_ln76_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1409 [1/1] (0.00ns)   --->   "%lshr_ln76_147 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_189, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 1409 'partselect' 'lshr_ln76_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1410 [1/1] (0.00ns)   --->   "%or_ln76_188 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_189, i2 %lshr_ln76_147" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 1410 'bitconcatenate' 'or_ln76_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1411 [1/1] (0.00ns)   --->   "%trunc_ln76_190 = trunc i64 %x_190" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 1411 'trunc' 'trunc_ln76_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1412 [1/1] (0.00ns)   --->   "%lshr_ln76_148 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_190, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 1412 'partselect' 'lshr_ln76_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1413 [1/1] (0.00ns)   --->   "%or_ln76_189 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_190, i14 %lshr_ln76_148" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 1413 'bitconcatenate' 'or_ln76_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1414 [1/1] (0.00ns)   --->   "%trunc_ln76_191 = trunc i64 %x_191" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 1414 'trunc' 'trunc_ln76_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1415 [1/1] (0.00ns)   --->   "%lshr_ln76_149 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_191, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 1415 'partselect' 'lshr_ln76_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1416 [1/1] (0.00ns)   --->   "%or_ln76_190 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_191, i27 %lshr_ln76_149" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 1416 'bitconcatenate' 'or_ln76_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1417 [1/1] (0.00ns)   --->   "%trunc_ln76_192 = trunc i64 %x_192" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 1417 'trunc' 'trunc_ln76_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1418 [1/1] (0.00ns)   --->   "%lshr_ln76_150 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_192, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 1418 'partselect' 'lshr_ln76_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1419 [1/1] (0.00ns)   --->   "%or_ln76_191 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_192, i41 %lshr_ln76_150" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 1419 'bitconcatenate' 'or_ln76_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1420 [1/1] (0.00ns)   --->   "%trunc_ln76_193 = trunc i64 %x_193" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 1420 'trunc' 'trunc_ln76_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1421 [1/1] (0.00ns)   --->   "%lshr_ln76_151 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_193, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 1421 'partselect' 'lshr_ln76_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1422 [1/1] (0.00ns)   --->   "%or_ln76_192 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_193, i56 %lshr_ln76_151" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 1422 'bitconcatenate' 'or_ln76_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1423 [1/1] (0.00ns)   --->   "%trunc_ln76_194 = trunc i64 %x_194" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 1423 'trunc' 'trunc_ln76_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1424 [1/1] (0.00ns)   --->   "%lshr_ln76_152 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_194, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 1424 'partselect' 'lshr_ln76_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1425 [1/1] (0.00ns)   --->   "%or_ln76_193 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_194, i8 %lshr_ln76_152" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 1425 'bitconcatenate' 'or_ln76_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1426 [1/1] (0.00ns)   --->   "%trunc_ln76_195 = trunc i64 %x_195" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 1426 'trunc' 'trunc_ln76_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1427 [1/1] (0.00ns)   --->   "%lshr_ln76_153 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_195, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 1427 'partselect' 'lshr_ln76_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1428 [1/1] (0.00ns)   --->   "%or_ln76_194 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_195, i25 %lshr_ln76_153" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 1428 'bitconcatenate' 'or_ln76_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1429 [1/1] (0.00ns)   --->   "%trunc_ln76_196 = trunc i64 %x_196" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 1429 'trunc' 'trunc_ln76_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1430 [1/1] (0.00ns)   --->   "%lshr_ln76_154 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_196, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 1430 'partselect' 'lshr_ln76_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1431 [1/1] (0.00ns)   --->   "%or_ln76_195 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_196, i43 %lshr_ln76_154" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 1431 'bitconcatenate' 'or_ln76_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln76_197 = trunc i64 %x_197" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 1432 'trunc' 'trunc_ln76_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1433 [1/1] (0.00ns)   --->   "%lshr_ln76_155 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_197, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 1433 'partselect' 'lshr_ln76_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1434 [1/1] (0.00ns)   --->   "%or_ln76_196 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_197, i62 %lshr_ln76_155" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 1434 'bitconcatenate' 'or_ln76_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1435 [1/1] (0.00ns)   --->   "%trunc_ln76_198 = trunc i64 %x_198" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 1435 'trunc' 'trunc_ln76_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1436 [1/1] (0.00ns)   --->   "%lshr_ln76_156 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_198, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 1436 'partselect' 'lshr_ln76_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1437 [1/1] (0.00ns)   --->   "%or_ln76_197 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_198, i18 %lshr_ln76_156" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 1437 'bitconcatenate' 'or_ln76_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1438 [1/1] (0.00ns)   --->   "%trunc_ln76_199 = trunc i64 %x_199" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 1438 'trunc' 'trunc_ln76_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1439 [1/1] (0.00ns)   --->   "%lshr_ln76_157 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_199, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 1439 'partselect' 'lshr_ln76_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1440 [1/1] (0.00ns)   --->   "%or_ln76_198 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_199, i39 %lshr_ln76_157" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 1440 'bitconcatenate' 'or_ln76_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1441 [1/1] (0.00ns)   --->   "%trunc_ln76_200 = trunc i64 %x_200" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 1441 'trunc' 'trunc_ln76_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1442 [1/1] (0.00ns)   --->   "%lshr_ln76_158 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_200, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 1442 'partselect' 'lshr_ln76_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1443 [1/1] (0.00ns)   --->   "%or_ln76_199 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_200, i61 %lshr_ln76_158" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 1443 'bitconcatenate' 'or_ln76_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1444 [1/1] (0.00ns)   --->   "%trunc_ln76_201 = trunc i64 %x_201" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 1444 'trunc' 'trunc_ln76_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1445 [1/1] (0.00ns)   --->   "%lshr_ln76_159 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_201, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 1445 'partselect' 'lshr_ln76_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1446 [1/1] (0.00ns)   --->   "%or_ln76_200 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_201, i20 %lshr_ln76_159" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 1446 'bitconcatenate' 'or_ln76_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1447 [1/1] (0.00ns)   --->   "%trunc_ln76_202 = trunc i64 %x_202" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 1447 'trunc' 'trunc_ln76_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1448 [1/1] (0.00ns)   --->   "%lshr_ln76_160 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_202, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 1448 'partselect' 'lshr_ln76_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1449 [1/1] (0.00ns)   --->   "%or_ln76_201 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_202, i44 %lshr_ln76_160" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 1449 'bitconcatenate' 'or_ln76_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_289)   --->   "%xor_ln198_288 = xor i64 %or_ln76_195, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1450 'xor' 'xor_ln198_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_289)   --->   "%and_ln198_144 = and i64 %or_ln76_183, i64 %xor_ln198_288" [./sha3.hpp:198]   --->   Operation 1451 'and' 'and_ln198_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1452 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_289 = xor i64 %and_ln198_144, i64 %or_ln76_201" [./sha3.hpp:198]   --->   Operation 1452 'xor' 'xor_ln198_289' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_291)   --->   "%xor_ln198_290 = xor i64 %or_ln76_183, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1453 'xor' 'xor_ln198_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_291)   --->   "%and_ln198_145 = and i64 %or_ln76_189, i64 %xor_ln198_290" [./sha3.hpp:198]   --->   Operation 1454 'and' 'and_ln198_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1455 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_291 = xor i64 %and_ln198_145, i64 %or_ln76_195" [./sha3.hpp:198]   --->   Operation 1455 'xor' 'xor_ln198_291' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_293)   --->   "%xor_ln198_292 = xor i64 %or_ln76_189, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1456 'xor' 'xor_ln198_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_293)   --->   "%and_ln198_146 = and i64 %xor_ln123_150, i64 %xor_ln198_292" [./sha3.hpp:198]   --->   Operation 1457 'and' 'and_ln198_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1458 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_293 = xor i64 %and_ln198_146, i64 %or_ln76_183" [./sha3.hpp:198]   --->   Operation 1458 'xor' 'xor_ln198_293' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_295)   --->   "%xor_ln198_294 = xor i64 %xor_ln123_150, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1459 'xor' 'xor_ln198_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_295)   --->   "%and_ln198_147 = and i64 %or_ln76_201, i64 %xor_ln198_294" [./sha3.hpp:198]   --->   Operation 1460 'and' 'and_ln198_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1461 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_295 = xor i64 %and_ln198_147, i64 %or_ln76_189" [./sha3.hpp:198]   --->   Operation 1461 'xor' 'xor_ln198_295' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_297)   --->   "%xor_ln198_296 = xor i64 %or_ln76_200, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1462 'xor' 'xor_ln198_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_297)   --->   "%and_ln198_148 = and i64 %or_ln76_179, i64 %xor_ln198_296" [./sha3.hpp:198]   --->   Operation 1463 'and' 'and_ln198_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1464 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_297 = xor i64 %and_ln198_148, i64 %or_ln76_184" [./sha3.hpp:198]   --->   Operation 1464 'xor' 'xor_ln198_297' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_299)   --->   "%xor_ln198_298 = xor i64 %or_ln76_179, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1465 'xor' 'xor_ln198_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_299)   --->   "%and_ln198_149 = and i64 %or_ln76_186, i64 %xor_ln198_298" [./sha3.hpp:198]   --->   Operation 1466 'and' 'and_ln198_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1467 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_299 = xor i64 %and_ln198_149, i64 %or_ln76_200" [./sha3.hpp:198]   --->   Operation 1467 'xor' 'xor_ln198_299' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_301)   --->   "%xor_ln198_300 = xor i64 %or_ln76_186, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1468 'xor' 'xor_ln198_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_301)   --->   "%and_ln198_150 = and i64 %or_ln76_199, i64 %xor_ln198_300" [./sha3.hpp:198]   --->   Operation 1469 'and' 'and_ln198_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1470 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_301 = xor i64 %and_ln198_150, i64 %or_ln76_179" [./sha3.hpp:198]   --->   Operation 1470 'xor' 'xor_ln198_301' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_303)   --->   "%xor_ln198_302 = xor i64 %or_ln76_199, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1471 'xor' 'xor_ln198_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_303)   --->   "%and_ln198_151 = and i64 %or_ln76_184, i64 %xor_ln198_302" [./sha3.hpp:198]   --->   Operation 1472 'and' 'and_ln198_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1473 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_303 = xor i64 %and_ln198_151, i64 %or_ln76_186" [./sha3.hpp:198]   --->   Operation 1473 'xor' 'xor_ln198_303' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_305)   --->   "%xor_ln198_304 = xor i64 %or_ln76_184, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1474 'xor' 'xor_ln198_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_305)   --->   "%and_ln198_152 = and i64 %or_ln76_200, i64 %xor_ln198_304" [./sha3.hpp:198]   --->   Operation 1475 'and' 'and_ln198_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1476 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_305 = xor i64 %and_ln198_152, i64 %or_ln76_199" [./sha3.hpp:198]   --->   Operation 1476 'xor' 'xor_ln198_305' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_307)   --->   "%xor_ln198_306 = xor i64 %or_ln76_180, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1477 'xor' 'xor_ln198_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_307)   --->   "%and_ln198_153 = and i64 %or_ln76_194, i64 %xor_ln198_306" [./sha3.hpp:198]   --->   Operation 1478 'and' 'and_ln198_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1479 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_307 = xor i64 %and_ln198_153, i64 %or_ln76_178" [./sha3.hpp:198]   --->   Operation 1479 'xor' 'xor_ln198_307' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_309)   --->   "%xor_ln198_308 = xor i64 %or_ln76_194, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1480 'xor' 'xor_ln198_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_309)   --->   "%and_ln198_154 = and i64 %or_ln76_193, i64 %xor_ln198_308" [./sha3.hpp:198]   --->   Operation 1481 'and' 'and_ln198_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1482 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_309 = xor i64 %and_ln198_154, i64 %or_ln76_180" [./sha3.hpp:198]   --->   Operation 1482 'xor' 'xor_ln198_309' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_311)   --->   "%xor_ln198_310 = xor i64 %or_ln76_193, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1483 'xor' 'xor_ln198_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_311)   --->   "%and_ln198_155 = and i64 %or_ln76_197, i64 %xor_ln198_310" [./sha3.hpp:198]   --->   Operation 1484 'and' 'and_ln198_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1485 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_311 = xor i64 %and_ln198_155, i64 %or_ln76_194" [./sha3.hpp:198]   --->   Operation 1485 'xor' 'xor_ln198_311' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_313)   --->   "%xor_ln198_312 = xor i64 %or_ln76_197, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1486 'xor' 'xor_ln198_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_313)   --->   "%and_ln198_156 = and i64 %or_ln76_178, i64 %xor_ln198_312" [./sha3.hpp:198]   --->   Operation 1487 'and' 'and_ln198_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1488 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_313 = xor i64 %and_ln198_156, i64 %or_ln76_193" [./sha3.hpp:198]   --->   Operation 1488 'xor' 'xor_ln198_313' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_315)   --->   "%xor_ln198_314 = xor i64 %or_ln76_178, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1489 'xor' 'xor_ln198_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_315)   --->   "%and_ln198_157 = and i64 %or_ln76_180, i64 %xor_ln198_314" [./sha3.hpp:198]   --->   Operation 1490 'and' 'and_ln198_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1491 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_315 = xor i64 %and_ln198_157, i64 %or_ln76_197" [./sha3.hpp:198]   --->   Operation 1491 'xor' 'xor_ln198_315' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_317)   --->   "%xor_ln198_316 = xor i64 %or_ln76_185, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1492 'xor' 'xor_ln198_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_317)   --->   "%and_ln198_158 = and i64 %or_ln76_181, i64 %xor_ln198_316" [./sha3.hpp:198]   --->   Operation 1493 'and' 'and_ln198_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1494 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_317 = xor i64 %and_ln198_158, i64 %or_ln76_190" [./sha3.hpp:198]   --->   Operation 1494 'xor' 'xor_ln198_317' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_319)   --->   "%xor_ln198_318 = xor i64 %or_ln76_181, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1495 'xor' 'xor_ln198_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_319)   --->   "%and_ln198_159 = and i64 %or_ln76_182, i64 %xor_ln198_318" [./sha3.hpp:198]   --->   Operation 1496 'and' 'and_ln198_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1497 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_319 = xor i64 %and_ln198_159, i64 %or_ln76_185" [./sha3.hpp:198]   --->   Operation 1497 'xor' 'xor_ln198_319' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_321)   --->   "%xor_ln198_320 = xor i64 %or_ln76_182, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1498 'xor' 'xor_ln198_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_321)   --->   "%and_ln198_160 = and i64 %or_ln76_192, i64 %xor_ln198_320" [./sha3.hpp:198]   --->   Operation 1499 'and' 'and_ln198_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1500 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_321 = xor i64 %and_ln198_160, i64 %or_ln76_181" [./sha3.hpp:198]   --->   Operation 1500 'xor' 'xor_ln198_321' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_323)   --->   "%xor_ln198_322 = xor i64 %or_ln76_192, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1501 'xor' 'xor_ln198_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_323)   --->   "%and_ln198_161 = and i64 %or_ln76_190, i64 %xor_ln198_322" [./sha3.hpp:198]   --->   Operation 1502 'and' 'and_ln198_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1503 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_323 = xor i64 %and_ln198_161, i64 %or_ln76_182" [./sha3.hpp:198]   --->   Operation 1503 'xor' 'xor_ln198_323' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_325)   --->   "%xor_ln198_324 = xor i64 %or_ln76_190, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1504 'xor' 'xor_ln198_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_325)   --->   "%and_ln198_162 = and i64 %or_ln76_185, i64 %xor_ln198_324" [./sha3.hpp:198]   --->   Operation 1505 'and' 'and_ln198_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1506 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_325 = xor i64 %and_ln198_162, i64 %or_ln76_192" [./sha3.hpp:198]   --->   Operation 1506 'xor' 'xor_ln198_325' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_327)   --->   "%xor_ln198_326 = xor i64 %or_ln76_187, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1507 'xor' 'xor_ln198_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_327)   --->   "%and_ln198_163 = and i64 %or_ln76_198, i64 %xor_ln198_326" [./sha3.hpp:198]   --->   Operation 1508 'and' 'and_ln198_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1509 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_327 = xor i64 %and_ln198_163, i64 %or_ln76_196" [./sha3.hpp:198]   --->   Operation 1509 'xor' 'xor_ln198_327' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_329)   --->   "%xor_ln198_328 = xor i64 %or_ln76_198, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1510 'xor' 'xor_ln198_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_329)   --->   "%and_ln198_164 = and i64 %or_ln76_191, i64 %xor_ln198_328" [./sha3.hpp:198]   --->   Operation 1511 'and' 'and_ln198_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1512 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_329 = xor i64 %and_ln198_164, i64 %or_ln76_187" [./sha3.hpp:198]   --->   Operation 1512 'xor' 'xor_ln198_329' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_331)   --->   "%xor_ln198_330 = xor i64 %or_ln76_191, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1513 'xor' 'xor_ln198_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_331)   --->   "%and_ln198_165 = and i64 %or_ln76_188, i64 %xor_ln198_330" [./sha3.hpp:198]   --->   Operation 1514 'and' 'and_ln198_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1515 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_331 = xor i64 %and_ln198_165, i64 %or_ln76_198" [./sha3.hpp:198]   --->   Operation 1515 'xor' 'xor_ln198_331' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_333)   --->   "%xor_ln198_332 = xor i64 %or_ln76_188, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1516 'xor' 'xor_ln198_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_333)   --->   "%and_ln198_166 = and i64 %or_ln76_196, i64 %xor_ln198_332" [./sha3.hpp:198]   --->   Operation 1517 'and' 'and_ln198_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1518 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_333 = xor i64 %and_ln198_166, i64 %or_ln76_191" [./sha3.hpp:198]   --->   Operation 1518 'xor' 'xor_ln198_333' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_335)   --->   "%xor_ln198_334 = xor i64 %or_ln76_196, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1519 'xor' 'xor_ln198_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_335)   --->   "%and_ln198_167 = and i64 %or_ln76_187, i64 %xor_ln198_334" [./sha3.hpp:198]   --->   Operation 1520 'and' 'and_ln198_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1521 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_335 = xor i64 %and_ln198_167, i64 %or_ln76_188" [./sha3.hpp:198]   --->   Operation 1521 'xor' 'xor_ln198_335' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_20)   --->   "%xor_ln203_18 = xor i64 %or_ln76_201, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 1522 'xor' 'xor_ln203_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_20)   --->   "%and_ln203_6 = and i64 %or_ln76_195, i64 %xor_ln203_18" [./sha3.hpp:203]   --->   Operation 1523 'and' 'and_ln203_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_20)   --->   "%xor_ln203_19 = xor i64 %and_ln203_6, i64 9223372039002292353" [./sha3.hpp:203]   --->   Operation 1524 'xor' 'xor_ln203_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1525 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_20 = xor i64 %xor_ln203_19, i64 %xor_ln123_150" [./sha3.hpp:203]   --->   Operation 1525 'xor' 'xor_ln203_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node x_207)   --->   "%xor_ln113_140 = xor i64 %xor_ln198_317, i64 %xor_ln198_327" [./sha3.hpp:113]   --->   Operation 1526 'xor' 'xor_ln113_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node x_207)   --->   "%xor_ln113_141 = xor i64 %xor_ln198_297, i64 %xor_ln203_20" [./sha3.hpp:113]   --->   Operation 1527 'xor' 'xor_ln113_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node x_207)   --->   "%xor_ln113_142 = xor i64 %xor_ln113_141, i64 %xor_ln198_307" [./sha3.hpp:113]   --->   Operation 1528 'xor' 'xor_ln113_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1529 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_207 = xor i64 %xor_ln113_142, i64 %xor_ln113_140" [./sha3.hpp:113]   --->   Operation 1529 'xor' 'x_207' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node x_203)   --->   "%xor_ln113_144 = xor i64 %xor_ln198_319, i64 %xor_ln198_329" [./sha3.hpp:113]   --->   Operation 1530 'xor' 'xor_ln113_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node x_203)   --->   "%xor_ln113_145 = xor i64 %xor_ln198_299, i64 %xor_ln198_289" [./sha3.hpp:113]   --->   Operation 1531 'xor' 'xor_ln113_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node x_203)   --->   "%xor_ln113_146 = xor i64 %xor_ln113_145, i64 %xor_ln198_309" [./sha3.hpp:113]   --->   Operation 1532 'xor' 'xor_ln113_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1533 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_203 = xor i64 %xor_ln113_146, i64 %xor_ln113_144" [./sha3.hpp:113]   --->   Operation 1533 'xor' 'x_203' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node x_204)   --->   "%xor_ln113_148 = xor i64 %xor_ln198_321, i64 %xor_ln198_331" [./sha3.hpp:113]   --->   Operation 1534 'xor' 'xor_ln113_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node x_204)   --->   "%xor_ln113_149 = xor i64 %xor_ln198_301, i64 %xor_ln198_291" [./sha3.hpp:113]   --->   Operation 1535 'xor' 'xor_ln113_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node x_204)   --->   "%xor_ln113_150 = xor i64 %xor_ln113_149, i64 %xor_ln198_311" [./sha3.hpp:113]   --->   Operation 1536 'xor' 'xor_ln113_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1537 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_204 = xor i64 %xor_ln113_150, i64 %xor_ln113_148" [./sha3.hpp:113]   --->   Operation 1537 'xor' 'x_204' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node x_205)   --->   "%xor_ln113_152 = xor i64 %xor_ln198_323, i64 %xor_ln198_333" [./sha3.hpp:113]   --->   Operation 1538 'xor' 'xor_ln113_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node x_205)   --->   "%xor_ln113_153 = xor i64 %xor_ln198_303, i64 %xor_ln198_293" [./sha3.hpp:113]   --->   Operation 1539 'xor' 'xor_ln113_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node x_205)   --->   "%xor_ln113_154 = xor i64 %xor_ln113_153, i64 %xor_ln198_313" [./sha3.hpp:113]   --->   Operation 1540 'xor' 'xor_ln113_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1541 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_205 = xor i64 %xor_ln113_154, i64 %xor_ln113_152" [./sha3.hpp:113]   --->   Operation 1541 'xor' 'x_205' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node x_206)   --->   "%xor_ln113_156 = xor i64 %xor_ln198_325, i64 %xor_ln198_335" [./sha3.hpp:113]   --->   Operation 1542 'xor' 'xor_ln113_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node x_206)   --->   "%xor_ln113_157 = xor i64 %xor_ln198_305, i64 %xor_ln198_295" [./sha3.hpp:113]   --->   Operation 1543 'xor' 'xor_ln113_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node x_206)   --->   "%xor_ln113_158 = xor i64 %xor_ln113_157, i64 %xor_ln198_315" [./sha3.hpp:113]   --->   Operation 1544 'xor' 'xor_ln113_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1545 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_206 = xor i64 %xor_ln113_158, i64 %xor_ln113_156" [./sha3.hpp:113]   --->   Operation 1545 'xor' 'x_206' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1546 [1/1] (0.00ns)   --->   "%trunc_ln76_203 = trunc i64 %x_203" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1546 'trunc' 'trunc_ln76_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1547 [1/1] (0.00ns)   --->   "%tmp_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_203, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1547 'bitselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1548 [1/1] (0.00ns)   --->   "%or_ln76_202 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_203, i1 %tmp_635" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1548 'bitconcatenate' 'or_ln76_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1549 [1/1] (0.28ns)   --->   "%tmp_636 = xor i64 %or_ln76_202, i64 %x_206" [./sha3.hpp:119]   --->   Operation 1549 'xor' 'tmp_636' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1550 [1/1] (0.28ns)   --->   "%xor_ln123_175 = xor i64 %tmp_636, i64 %xor_ln203_20" [./sha3.hpp:123]   --->   Operation 1550 'xor' 'xor_ln123_175' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1551 [1/1] (0.28ns)   --->   "%x_215 = xor i64 %tmp_636, i64 %xor_ln198_297" [./sha3.hpp:123]   --->   Operation 1551 'xor' 'x_215' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1552 [1/1] (0.28ns)   --->   "%x_209 = xor i64 %tmp_636, i64 %xor_ln198_307" [./sha3.hpp:123]   --->   Operation 1552 'xor' 'x_209' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1553 [1/1] (0.28ns)   --->   "%x_221 = xor i64 %tmp_636, i64 %xor_ln198_317" [./sha3.hpp:123]   --->   Operation 1553 'xor' 'x_221' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1554 [1/1] (0.28ns)   --->   "%x_227 = xor i64 %tmp_636, i64 %xor_ln198_327" [./sha3.hpp:123]   --->   Operation 1554 'xor' 'x_227' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1555 [1/1] (0.00ns)   --->   "%trunc_ln76_204 = trunc i64 %x_204" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1555 'trunc' 'trunc_ln76_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1556 [1/1] (0.00ns)   --->   "%tmp_637 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_204, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1556 'bitselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1557 [1/1] (0.00ns)   --->   "%or_ln76_203 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_204, i1 %tmp_637" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1557 'bitconcatenate' 'or_ln76_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1558 [1/1] (0.28ns)   --->   "%tmp_638 = xor i64 %or_ln76_203, i64 %x_207" [./sha3.hpp:119]   --->   Operation 1558 'xor' 'tmp_638' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1559 [1/1] (0.28ns)   --->   "%x_208 = xor i64 %tmp_638, i64 %xor_ln198_289" [./sha3.hpp:123]   --->   Operation 1559 'xor' 'x_208' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1560 [1/1] (0.28ns)   --->   "%x_231 = xor i64 %tmp_638, i64 %xor_ln198_299" [./sha3.hpp:123]   --->   Operation 1560 'xor' 'x_231' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1561 [1/1] (0.28ns)   --->   "%x_211 = xor i64 %tmp_638, i64 %xor_ln198_309" [./sha3.hpp:123]   --->   Operation 1561 'xor' 'x_211' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1562 [1/1] (0.28ns)   --->   "%x_216 = xor i64 %tmp_638, i64 %xor_ln198_319" [./sha3.hpp:123]   --->   Operation 1562 'xor' 'x_216' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1563 [1/1] (0.28ns)   --->   "%x_218 = xor i64 %tmp_638, i64 %xor_ln198_329" [./sha3.hpp:123]   --->   Operation 1563 'xor' 'x_218' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1564 [1/1] (0.00ns)   --->   "%trunc_ln76_205 = trunc i64 %x_205" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1564 'trunc' 'trunc_ln76_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1565 [1/1] (0.00ns)   --->   "%tmp_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_205, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1565 'bitselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1566 [1/1] (0.00ns)   --->   "%or_ln76_204 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_205, i1 %tmp_639" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1566 'bitconcatenate' 'or_ln76_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1567 [1/1] (0.28ns)   --->   "%tmp_640 = xor i64 %or_ln76_204, i64 %x_203" [./sha3.hpp:119]   --->   Operation 1567 'xor' 'tmp_640' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1568 [1/1] (0.28ns)   --->   "%x_226 = xor i64 %tmp_640, i64 %xor_ln198_291" [./sha3.hpp:123]   --->   Operation 1568 'xor' 'x_226' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1569 [1/1] (0.28ns)   --->   "%x_210 = xor i64 %tmp_640, i64 %xor_ln198_301" [./sha3.hpp:123]   --->   Operation 1569 'xor' 'x_210' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1570 [1/1] (0.28ns)   --->   "%x_225 = xor i64 %tmp_640, i64 %xor_ln198_311" [./sha3.hpp:123]   --->   Operation 1570 'xor' 'x_225' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1571 [1/1] (0.28ns)   --->   "%x_212 = xor i64 %tmp_640, i64 %xor_ln198_321" [./sha3.hpp:123]   --->   Operation 1571 'xor' 'x_212' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1572 [1/1] (0.28ns)   --->   "%x_229 = xor i64 %tmp_640, i64 %xor_ln198_331" [./sha3.hpp:123]   --->   Operation 1572 'xor' 'x_229' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1573 [1/1] (0.00ns)   --->   "%trunc_ln76_206 = trunc i64 %x_206" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1573 'trunc' 'trunc_ln76_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1574 [1/1] (0.00ns)   --->   "%tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_206, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1574 'bitselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1575 [1/1] (0.00ns)   --->   "%or_ln76_205 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_206, i1 %tmp_641" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1575 'bitconcatenate' 'or_ln76_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1576 [1/1] (0.28ns)   --->   "%tmp_642 = xor i64 %or_ln76_205, i64 %x_204" [./sha3.hpp:119]   --->   Operation 1576 'xor' 'tmp_642' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1577 [1/1] (0.28ns)   --->   "%x_214 = xor i64 %tmp_642, i64 %xor_ln198_293" [./sha3.hpp:123]   --->   Operation 1577 'xor' 'x_214' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1578 [1/1] (0.28ns)   --->   "%x_217 = xor i64 %tmp_642, i64 %xor_ln198_303" [./sha3.hpp:123]   --->   Operation 1578 'xor' 'x_217' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1579 [1/1] (0.28ns)   --->   "%x_224 = xor i64 %tmp_642, i64 %xor_ln198_313" [./sha3.hpp:123]   --->   Operation 1579 'xor' 'x_224' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1580 [1/1] (0.28ns)   --->   "%x_213 = xor i64 %tmp_642, i64 %xor_ln198_323" [./sha3.hpp:123]   --->   Operation 1580 'xor' 'x_213' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1581 [1/1] (0.28ns)   --->   "%x_222 = xor i64 %tmp_642, i64 %xor_ln198_333" [./sha3.hpp:123]   --->   Operation 1581 'xor' 'x_222' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1582 [1/1] (0.00ns)   --->   "%trunc_ln76_207 = trunc i64 %x_207" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1582 'trunc' 'trunc_ln76_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1583 [1/1] (0.00ns)   --->   "%tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_207, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1583 'bitselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1584 [1/1] (0.00ns)   --->   "%or_ln76_206 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_207, i1 %tmp_643" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1584 'bitconcatenate' 'or_ln76_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1585 [1/1] (0.28ns)   --->   "%tmp_644 = xor i64 %or_ln76_206, i64 %x_205" [./sha3.hpp:119]   --->   Operation 1585 'xor' 'tmp_644' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1586 [1/1] (0.28ns)   --->   "%x_220 = xor i64 %tmp_644, i64 %xor_ln198_295" [./sha3.hpp:123]   --->   Operation 1586 'xor' 'x_220' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1587 [1/1] (0.28ns)   --->   "%x_230 = xor i64 %tmp_644, i64 %xor_ln198_305" [./sha3.hpp:123]   --->   Operation 1587 'xor' 'x_230' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1588 [1/1] (0.28ns)   --->   "%x_228 = xor i64 %tmp_644, i64 %xor_ln198_315" [./sha3.hpp:123]   --->   Operation 1588 'xor' 'x_228' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1589 [1/1] (0.28ns)   --->   "%x_223 = xor i64 %tmp_644, i64 %xor_ln198_325" [./sha3.hpp:123]   --->   Operation 1589 'xor' 'x_223' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1590 [1/1] (0.28ns)   --->   "%x_219 = xor i64 %tmp_644, i64 %xor_ln198_335" [./sha3.hpp:123]   --->   Operation 1590 'xor' 'x_219' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1591 [1/1] (0.00ns)   --->   "%trunc_ln76_208 = trunc i64 %x_208" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 1591 'trunc' 'trunc_ln76_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1592 [1/1] (0.00ns)   --->   "%tmp_645 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_208, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 1592 'bitselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1593 [1/1] (0.00ns)   --->   "%trunc_ln76_209 = trunc i64 %x_209" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 1593 'trunc' 'trunc_ln76_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1594 [1/1] (0.00ns)   --->   "%lshr_ln76_161 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_209, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 1594 'partselect' 'lshr_ln76_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1595 [1/1] (0.00ns)   --->   "%or_ln76_208 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_209, i3 %lshr_ln76_161" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 1595 'bitconcatenate' 'or_ln76_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln76_210 = trunc i64 %x_210" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 1596 'trunc' 'trunc_ln76_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1597 [1/1] (0.00ns)   --->   "%lshr_ln76_162 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_210, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 1597 'partselect' 'lshr_ln76_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1598 [1/1] (0.00ns)   --->   "%trunc_ln76_211 = trunc i64 %x_211" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 1598 'trunc' 'trunc_ln76_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1599 [1/1] (0.00ns)   --->   "%lshr_ln76_163 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_211, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 1599 'partselect' 'lshr_ln76_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1600 [1/1] (0.00ns)   --->   "%or_ln76_210 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_211, i10 %lshr_ln76_163" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 1600 'bitconcatenate' 'or_ln76_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1601 [1/1] (0.00ns)   --->   "%trunc_ln76_212 = trunc i64 %x_212" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 1601 'trunc' 'trunc_ln76_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1602 [1/1] (0.00ns)   --->   "%lshr_ln76_164 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_212, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 1602 'partselect' 'lshr_ln76_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1603 [1/1] (0.00ns)   --->   "%or_ln76_211 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_212, i15 %lshr_ln76_164" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 1603 'bitconcatenate' 'or_ln76_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1604 [1/1] (0.00ns)   --->   "%trunc_ln76_213 = trunc i64 %x_213" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 1604 'trunc' 'trunc_ln76_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1605 [1/1] (0.00ns)   --->   "%lshr_ln76_165 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_213, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 1605 'partselect' 'lshr_ln76_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1606 [1/1] (0.00ns)   --->   "%or_ln76_212 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_213, i21 %lshr_ln76_165" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 1606 'bitconcatenate' 'or_ln76_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1607 [1/1] (0.00ns)   --->   "%trunc_ln76_214 = trunc i64 %x_214" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 1607 'trunc' 'trunc_ln76_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1608 [1/1] (0.00ns)   --->   "%lshr_ln76_166 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_214, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 1608 'partselect' 'lshr_ln76_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1609 [1/1] (0.00ns)   --->   "%or_ln76_213 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_214, i28 %lshr_ln76_166" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 1609 'bitconcatenate' 'or_ln76_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1610 [1/1] (0.00ns)   --->   "%trunc_ln76_215 = trunc i64 %x_215" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 1610 'trunc' 'trunc_ln76_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1611 [1/1] (0.00ns)   --->   "%lshr_ln76_167 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_215, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 1611 'partselect' 'lshr_ln76_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1612 [1/1] (0.00ns)   --->   "%or_ln76_214 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_215, i36 %lshr_ln76_167" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 1612 'bitconcatenate' 'or_ln76_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1613 [1/1] (0.00ns)   --->   "%trunc_ln76_216 = trunc i64 %x_216" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 1613 'trunc' 'trunc_ln76_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1614 [1/1] (0.00ns)   --->   "%lshr_ln76_168 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_216, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 1614 'partselect' 'lshr_ln76_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1615 [1/1] (0.00ns)   --->   "%or_ln76_215 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_216, i45 %lshr_ln76_168" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 1615 'bitconcatenate' 'or_ln76_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1616 [1/1] (0.00ns)   --->   "%trunc_ln76_217 = trunc i64 %x_217" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 1616 'trunc' 'trunc_ln76_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1617 [1/1] (0.00ns)   --->   "%lshr_ln76_169 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_217, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 1617 'partselect' 'lshr_ln76_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1618 [1/1] (0.00ns)   --->   "%or_ln76_216 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_217, i55 %lshr_ln76_169" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 1618 'bitconcatenate' 'or_ln76_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1619 [1/1] (0.00ns)   --->   "%trunc_ln76_218 = trunc i64 %x_218" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 1619 'trunc' 'trunc_ln76_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1620 [1/1] (0.00ns)   --->   "%lshr_ln76_170 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_218, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 1620 'partselect' 'lshr_ln76_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1621 [1/1] (0.00ns)   --->   "%or_ln76_217 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_218, i2 %lshr_ln76_170" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 1621 'bitconcatenate' 'or_ln76_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1622 [1/1] (0.00ns)   --->   "%trunc_ln76_219 = trunc i64 %x_219" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 1622 'trunc' 'trunc_ln76_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1623 [1/1] (0.00ns)   --->   "%lshr_ln76_171 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_219, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 1623 'partselect' 'lshr_ln76_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1624 [1/1] (0.00ns)   --->   "%or_ln76_218 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_219, i14 %lshr_ln76_171" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 1624 'bitconcatenate' 'or_ln76_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1625 [1/1] (0.00ns)   --->   "%trunc_ln76_220 = trunc i64 %x_220" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 1625 'trunc' 'trunc_ln76_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1626 [1/1] (0.00ns)   --->   "%lshr_ln76_172 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_220, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 1626 'partselect' 'lshr_ln76_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1627 [1/1] (0.00ns)   --->   "%or_ln76_219 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_220, i27 %lshr_ln76_172" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 1627 'bitconcatenate' 'or_ln76_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1628 [1/1] (0.00ns)   --->   "%trunc_ln76_221 = trunc i64 %x_221" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 1628 'trunc' 'trunc_ln76_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1629 [1/1] (0.00ns)   --->   "%lshr_ln76_173 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_221, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 1629 'partselect' 'lshr_ln76_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1630 [1/1] (0.00ns)   --->   "%or_ln76_220 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_221, i41 %lshr_ln76_173" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 1630 'bitconcatenate' 'or_ln76_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1631 [1/1] (0.00ns)   --->   "%trunc_ln76_222 = trunc i64 %x_222" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 1631 'trunc' 'trunc_ln76_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1632 [1/1] (0.00ns)   --->   "%lshr_ln76_174 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_222, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 1632 'partselect' 'lshr_ln76_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1633 [1/1] (0.00ns)   --->   "%or_ln76_221 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_222, i56 %lshr_ln76_174" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 1633 'bitconcatenate' 'or_ln76_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1634 [1/1] (0.00ns)   --->   "%trunc_ln76_223 = trunc i64 %x_223" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 1634 'trunc' 'trunc_ln76_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1635 [1/1] (0.00ns)   --->   "%lshr_ln76_175 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_223, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 1635 'partselect' 'lshr_ln76_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1636 [1/1] (0.00ns)   --->   "%trunc_ln76_224 = trunc i64 %x_224" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 1636 'trunc' 'trunc_ln76_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1637 [1/1] (0.00ns)   --->   "%lshr_ln76_176 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_224, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 1637 'partselect' 'lshr_ln76_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1638 [1/1] (0.00ns)   --->   "%trunc_ln76_225 = trunc i64 %x_225" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 1638 'trunc' 'trunc_ln76_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1639 [1/1] (0.00ns)   --->   "%lshr_ln76_177 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_225, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 1639 'partselect' 'lshr_ln76_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1640 [1/1] (0.00ns)   --->   "%or_ln76_224 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_225, i43 %lshr_ln76_177" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 1640 'bitconcatenate' 'or_ln76_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1641 [1/1] (0.00ns)   --->   "%trunc_ln76_226 = trunc i64 %x_226" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 1641 'trunc' 'trunc_ln76_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1642 [1/1] (0.00ns)   --->   "%lshr_ln76_178 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_226, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 1642 'partselect' 'lshr_ln76_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1643 [1/1] (0.00ns)   --->   "%or_ln76_225 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_226, i62 %lshr_ln76_178" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 1643 'bitconcatenate' 'or_ln76_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1644 [1/1] (0.00ns)   --->   "%trunc_ln76_227 = trunc i64 %x_227" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 1644 'trunc' 'trunc_ln76_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1645 [1/1] (0.00ns)   --->   "%lshr_ln76_179 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_227, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 1645 'partselect' 'lshr_ln76_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1646 [1/1] (0.00ns)   --->   "%trunc_ln76_228 = trunc i64 %x_228" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 1646 'trunc' 'trunc_ln76_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1647 [1/1] (0.00ns)   --->   "%lshr_ln76_180 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_228, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 1647 'partselect' 'lshr_ln76_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1648 [1/1] (0.00ns)   --->   "%or_ln76_227 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_228, i39 %lshr_ln76_180" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 1648 'bitconcatenate' 'or_ln76_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1649 [1/1] (0.00ns)   --->   "%trunc_ln76_229 = trunc i64 %x_229" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 1649 'trunc' 'trunc_ln76_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1650 [1/1] (0.00ns)   --->   "%lshr_ln76_181 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_229, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 1650 'partselect' 'lshr_ln76_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1651 [1/1] (0.00ns)   --->   "%or_ln76_228 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_229, i61 %lshr_ln76_181" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 1651 'bitconcatenate' 'or_ln76_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1652 [1/1] (0.00ns)   --->   "%trunc_ln76_230 = trunc i64 %x_230" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 1652 'trunc' 'trunc_ln76_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1653 [1/1] (0.00ns)   --->   "%lshr_ln76_182 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_230, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 1653 'partselect' 'lshr_ln76_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1654 [1/1] (0.00ns)   --->   "%or_ln76_229 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_230, i20 %lshr_ln76_182" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 1654 'bitconcatenate' 'or_ln76_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1655 [1/1] (0.00ns)   --->   "%trunc_ln76_231 = trunc i64 %x_231" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 1655 'trunc' 'trunc_ln76_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1656 [1/1] (0.00ns)   --->   "%lshr_ln76_183 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_231, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 1656 'partselect' 'lshr_ln76_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1657 [1/1] (0.00ns)   --->   "%or_ln76_230 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_231, i44 %lshr_ln76_183" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 1657 'bitconcatenate' 'or_ln76_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_337)   --->   "%xor_ln198_336 = xor i64 %or_ln76_224, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1658 'xor' 'xor_ln198_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_337)   --->   "%and_ln198_168 = and i64 %or_ln76_212, i64 %xor_ln198_336" [./sha3.hpp:198]   --->   Operation 1659 'and' 'and_ln198_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1660 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_337 = xor i64 %and_ln198_168, i64 %or_ln76_230" [./sha3.hpp:198]   --->   Operation 1660 'xor' 'xor_ln198_337' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_339)   --->   "%xor_ln198_338 = xor i64 %or_ln76_212, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1661 'xor' 'xor_ln198_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_339)   --->   "%and_ln198_169 = and i64 %or_ln76_218, i64 %xor_ln198_338" [./sha3.hpp:198]   --->   Operation 1662 'and' 'and_ln198_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1663 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_339 = xor i64 %and_ln198_169, i64 %or_ln76_224" [./sha3.hpp:198]   --->   Operation 1663 'xor' 'xor_ln198_339' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_341)   --->   "%xor_ln198_340 = xor i64 %or_ln76_218, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1664 'xor' 'xor_ln198_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_341)   --->   "%and_ln198_170 = and i64 %xor_ln123_175, i64 %xor_ln198_340" [./sha3.hpp:198]   --->   Operation 1665 'and' 'and_ln198_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1666 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_341 = xor i64 %and_ln198_170, i64 %or_ln76_212" [./sha3.hpp:198]   --->   Operation 1666 'xor' 'xor_ln198_341' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_343)   --->   "%xor_ln198_342 = xor i64 %xor_ln123_175, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1667 'xor' 'xor_ln198_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_343)   --->   "%and_ln198_171 = and i64 %or_ln76_230, i64 %xor_ln198_342" [./sha3.hpp:198]   --->   Operation 1668 'and' 'and_ln198_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1669 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_343 = xor i64 %and_ln198_171, i64 %or_ln76_218" [./sha3.hpp:198]   --->   Operation 1669 'xor' 'xor_ln198_343' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_345)   --->   "%xor_ln198_344 = xor i64 %or_ln76_229, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1670 'xor' 'xor_ln198_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_345)   --->   "%and_ln198_172 = and i64 %or_ln76_208, i64 %xor_ln198_344" [./sha3.hpp:198]   --->   Operation 1671 'and' 'and_ln198_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1672 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_345 = xor i64 %and_ln198_172, i64 %or_ln76_213" [./sha3.hpp:198]   --->   Operation 1672 'xor' 'xor_ln198_345' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_347)   --->   "%xor_ln198_346 = xor i64 %or_ln76_208, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1673 'xor' 'xor_ln198_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_347)   --->   "%and_ln198_173 = and i64 %or_ln76_215, i64 %xor_ln198_346" [./sha3.hpp:198]   --->   Operation 1674 'and' 'and_ln198_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1675 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_347 = xor i64 %and_ln198_173, i64 %or_ln76_229" [./sha3.hpp:198]   --->   Operation 1675 'xor' 'xor_ln198_347' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_349)   --->   "%xor_ln198_348 = xor i64 %or_ln76_215, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1676 'xor' 'xor_ln198_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_349)   --->   "%and_ln198_174 = and i64 %or_ln76_228, i64 %xor_ln198_348" [./sha3.hpp:198]   --->   Operation 1677 'and' 'and_ln198_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1678 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_349 = xor i64 %and_ln198_174, i64 %or_ln76_208" [./sha3.hpp:198]   --->   Operation 1678 'xor' 'xor_ln198_349' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_351)   --->   "%xor_ln198_350 = xor i64 %or_ln76_228, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1679 'xor' 'xor_ln198_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_351)   --->   "%and_ln198_175 = and i64 %or_ln76_213, i64 %xor_ln198_350" [./sha3.hpp:198]   --->   Operation 1680 'and' 'and_ln198_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1681 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_351 = xor i64 %and_ln198_175, i64 %or_ln76_215" [./sha3.hpp:198]   --->   Operation 1681 'xor' 'xor_ln198_351' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_353)   --->   "%xor_ln198_352 = xor i64 %or_ln76_213, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1682 'xor' 'xor_ln198_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_353)   --->   "%and_ln198_176 = and i64 %or_ln76_229, i64 %xor_ln198_352" [./sha3.hpp:198]   --->   Operation 1683 'and' 'and_ln198_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1684 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_353 = xor i64 %and_ln198_176, i64 %or_ln76_228" [./sha3.hpp:198]   --->   Operation 1684 'xor' 'xor_ln198_353' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_365)   --->   "%xor_ln198_364 = xor i64 %or_ln76_214, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1685 'xor' 'xor_ln198_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_365)   --->   "%and_ln198_182 = and i64 %or_ln76_210, i64 %xor_ln198_364" [./sha3.hpp:198]   --->   Operation 1686 'and' 'and_ln198_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1687 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_365 = xor i64 %and_ln198_182, i64 %or_ln76_219" [./sha3.hpp:198]   --->   Operation 1687 'xor' 'xor_ln198_365' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_367)   --->   "%xor_ln198_366 = xor i64 %or_ln76_210, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1688 'xor' 'xor_ln198_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_367)   --->   "%and_ln198_183 = and i64 %or_ln76_211, i64 %xor_ln198_366" [./sha3.hpp:198]   --->   Operation 1689 'and' 'and_ln198_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1690 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_367 = xor i64 %and_ln198_183, i64 %or_ln76_214" [./sha3.hpp:198]   --->   Operation 1690 'xor' 'xor_ln198_367' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_369)   --->   "%xor_ln198_368 = xor i64 %or_ln76_211, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1691 'xor' 'xor_ln198_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_369)   --->   "%and_ln198_184 = and i64 %or_ln76_221, i64 %xor_ln198_368" [./sha3.hpp:198]   --->   Operation 1692 'and' 'and_ln198_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1693 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_369 = xor i64 %and_ln198_184, i64 %or_ln76_210" [./sha3.hpp:198]   --->   Operation 1693 'xor' 'xor_ln198_369' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_371)   --->   "%xor_ln198_370 = xor i64 %or_ln76_221, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1694 'xor' 'xor_ln198_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_371)   --->   "%and_ln198_185 = and i64 %or_ln76_219, i64 %xor_ln198_370" [./sha3.hpp:198]   --->   Operation 1695 'and' 'and_ln198_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1696 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_371 = xor i64 %and_ln198_185, i64 %or_ln76_211" [./sha3.hpp:198]   --->   Operation 1696 'xor' 'xor_ln198_371' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_373)   --->   "%xor_ln198_372 = xor i64 %or_ln76_219, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1697 'xor' 'xor_ln198_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_373)   --->   "%and_ln198_186 = and i64 %or_ln76_214, i64 %xor_ln198_372" [./sha3.hpp:198]   --->   Operation 1698 'and' 'and_ln198_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1699 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_373 = xor i64 %and_ln198_186, i64 %or_ln76_221" [./sha3.hpp:198]   --->   Operation 1699 'xor' 'xor_ln198_373' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_375)   --->   "%xor_ln198_374 = xor i64 %or_ln76_216, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1700 'xor' 'xor_ln198_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_375)   --->   "%and_ln198_187 = and i64 %or_ln76_227, i64 %xor_ln198_374" [./sha3.hpp:198]   --->   Operation 1701 'and' 'and_ln198_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1702 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_375 = xor i64 %and_ln198_187, i64 %or_ln76_225" [./sha3.hpp:198]   --->   Operation 1702 'xor' 'xor_ln198_375' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_377)   --->   "%xor_ln198_376 = xor i64 %or_ln76_227, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1703 'xor' 'xor_ln198_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_377)   --->   "%and_ln198_188 = and i64 %or_ln76_220, i64 %xor_ln198_376" [./sha3.hpp:198]   --->   Operation 1704 'and' 'and_ln198_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1705 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_377 = xor i64 %and_ln198_188, i64 %or_ln76_216" [./sha3.hpp:198]   --->   Operation 1705 'xor' 'xor_ln198_377' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_379)   --->   "%xor_ln198_378 = xor i64 %or_ln76_220, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1706 'xor' 'xor_ln198_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_379)   --->   "%and_ln198_189 = and i64 %or_ln76_217, i64 %xor_ln198_378" [./sha3.hpp:198]   --->   Operation 1707 'and' 'and_ln198_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1708 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_379 = xor i64 %and_ln198_189, i64 %or_ln76_227" [./sha3.hpp:198]   --->   Operation 1708 'xor' 'xor_ln198_379' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_381)   --->   "%xor_ln198_380 = xor i64 %or_ln76_217, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1709 'xor' 'xor_ln198_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_381)   --->   "%and_ln198_190 = and i64 %or_ln76_225, i64 %xor_ln198_380" [./sha3.hpp:198]   --->   Operation 1710 'and' 'and_ln198_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1711 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_381 = xor i64 %and_ln198_190, i64 %or_ln76_220" [./sha3.hpp:198]   --->   Operation 1711 'xor' 'xor_ln198_381' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_383)   --->   "%xor_ln198_382 = xor i64 %or_ln76_225, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1712 'xor' 'xor_ln198_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_383)   --->   "%and_ln198_191 = and i64 %or_ln76_216, i64 %xor_ln198_382" [./sha3.hpp:198]   --->   Operation 1713 'and' 'and_ln198_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1714 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_383 = xor i64 %and_ln198_191, i64 %or_ln76_217" [./sha3.hpp:198]   --->   Operation 1714 'xor' 'xor_ln198_383' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_23)   --->   "%xor_ln203_21 = xor i64 %or_ln76_230, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 1715 'xor' 'xor_ln203_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_23)   --->   "%and_ln203_7 = and i64 %or_ln76_224, i64 %xor_ln203_21" [./sha3.hpp:203]   --->   Operation 1716 'and' 'and_ln203_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_23)   --->   "%xor_ln203_22 = xor i64 %and_ln203_7, i64 9223372036854808585" [./sha3.hpp:203]   --->   Operation 1717 'xor' 'xor_ln203_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1718 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_23 = xor i64 %xor_ln203_22, i64 %xor_ln123_175" [./sha3.hpp:203]   --->   Operation 1718 'xor' 'xor_ln203_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.91>
ST_3 : Operation 1719 [1/1] (0.00ns)   --->   "%or_ln76_207 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_208, i1 %tmp_645" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 1719 'bitconcatenate' 'or_ln76_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1720 [1/1] (0.00ns)   --->   "%or_ln76_209 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_210, i6 %lshr_ln76_162" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 1720 'bitconcatenate' 'or_ln76_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1721 [1/1] (0.00ns)   --->   "%or_ln76_222 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_223, i8 %lshr_ln76_175" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 1721 'bitconcatenate' 'or_ln76_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1722 [1/1] (0.00ns)   --->   "%or_ln76_223 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_224, i25 %lshr_ln76_176" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 1722 'bitconcatenate' 'or_ln76_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1723 [1/1] (0.00ns)   --->   "%or_ln76_226 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_227, i18 %lshr_ln76_179" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 1723 'bitconcatenate' 'or_ln76_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_355)   --->   "%xor_ln198_354 = xor i64 %or_ln76_209, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1724 'xor' 'xor_ln198_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_355)   --->   "%and_ln198_177 = and i64 %or_ln76_223, i64 %xor_ln198_354" [./sha3.hpp:198]   --->   Operation 1725 'and' 'and_ln198_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1726 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_355 = xor i64 %and_ln198_177, i64 %or_ln76_207" [./sha3.hpp:198]   --->   Operation 1726 'xor' 'xor_ln198_355' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_357)   --->   "%xor_ln198_356 = xor i64 %or_ln76_223, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1727 'xor' 'xor_ln198_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_357)   --->   "%and_ln198_178 = and i64 %or_ln76_222, i64 %xor_ln198_356" [./sha3.hpp:198]   --->   Operation 1728 'and' 'and_ln198_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1729 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_357 = xor i64 %and_ln198_178, i64 %or_ln76_209" [./sha3.hpp:198]   --->   Operation 1729 'xor' 'xor_ln198_357' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_359)   --->   "%xor_ln198_358 = xor i64 %or_ln76_222, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1730 'xor' 'xor_ln198_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_359)   --->   "%and_ln198_179 = and i64 %or_ln76_226, i64 %xor_ln198_358" [./sha3.hpp:198]   --->   Operation 1731 'and' 'and_ln198_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1732 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_359 = xor i64 %and_ln198_179, i64 %or_ln76_223" [./sha3.hpp:198]   --->   Operation 1732 'xor' 'xor_ln198_359' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_361)   --->   "%xor_ln198_360 = xor i64 %or_ln76_226, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1733 'xor' 'xor_ln198_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_361)   --->   "%and_ln198_180 = and i64 %or_ln76_207, i64 %xor_ln198_360" [./sha3.hpp:198]   --->   Operation 1734 'and' 'and_ln198_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1735 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_361 = xor i64 %and_ln198_180, i64 %or_ln76_222" [./sha3.hpp:198]   --->   Operation 1735 'xor' 'xor_ln198_361' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_363)   --->   "%xor_ln198_362 = xor i64 %or_ln76_207, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1736 'xor' 'xor_ln198_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_363)   --->   "%and_ln198_181 = and i64 %or_ln76_209, i64 %xor_ln198_362" [./sha3.hpp:198]   --->   Operation 1737 'and' 'and_ln198_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1738 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_363 = xor i64 %and_ln198_181, i64 %or_ln76_226" [./sha3.hpp:198]   --->   Operation 1738 'xor' 'xor_ln198_363' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node x_236)   --->   "%xor_ln113_160 = xor i64 %xor_ln198_365, i64 %xor_ln198_375" [./sha3.hpp:113]   --->   Operation 1739 'xor' 'xor_ln113_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node x_236)   --->   "%xor_ln113_161 = xor i64 %xor_ln198_345, i64 %xor_ln203_23" [./sha3.hpp:113]   --->   Operation 1740 'xor' 'xor_ln113_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node x_236)   --->   "%xor_ln113_162 = xor i64 %xor_ln113_161, i64 %xor_ln198_355" [./sha3.hpp:113]   --->   Operation 1741 'xor' 'xor_ln113_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1742 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_236 = xor i64 %xor_ln113_162, i64 %xor_ln113_160" [./sha3.hpp:113]   --->   Operation 1742 'xor' 'x_236' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node x_232)   --->   "%xor_ln113_164 = xor i64 %xor_ln198_367, i64 %xor_ln198_377" [./sha3.hpp:113]   --->   Operation 1743 'xor' 'xor_ln113_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node x_232)   --->   "%xor_ln113_165 = xor i64 %xor_ln198_347, i64 %xor_ln198_337" [./sha3.hpp:113]   --->   Operation 1744 'xor' 'xor_ln113_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node x_232)   --->   "%xor_ln113_166 = xor i64 %xor_ln113_165, i64 %xor_ln198_357" [./sha3.hpp:113]   --->   Operation 1745 'xor' 'xor_ln113_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1746 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_232 = xor i64 %xor_ln113_166, i64 %xor_ln113_164" [./sha3.hpp:113]   --->   Operation 1746 'xor' 'x_232' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node x_233)   --->   "%xor_ln113_168 = xor i64 %xor_ln198_369, i64 %xor_ln198_379" [./sha3.hpp:113]   --->   Operation 1747 'xor' 'xor_ln113_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node x_233)   --->   "%xor_ln113_169 = xor i64 %xor_ln198_349, i64 %xor_ln198_339" [./sha3.hpp:113]   --->   Operation 1748 'xor' 'xor_ln113_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node x_233)   --->   "%xor_ln113_170 = xor i64 %xor_ln113_169, i64 %xor_ln198_359" [./sha3.hpp:113]   --->   Operation 1749 'xor' 'xor_ln113_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1750 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_233 = xor i64 %xor_ln113_170, i64 %xor_ln113_168" [./sha3.hpp:113]   --->   Operation 1750 'xor' 'x_233' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node x_234)   --->   "%xor_ln113_172 = xor i64 %xor_ln198_371, i64 %xor_ln198_381" [./sha3.hpp:113]   --->   Operation 1751 'xor' 'xor_ln113_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node x_234)   --->   "%xor_ln113_173 = xor i64 %xor_ln198_351, i64 %xor_ln198_341" [./sha3.hpp:113]   --->   Operation 1752 'xor' 'xor_ln113_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node x_234)   --->   "%xor_ln113_174 = xor i64 %xor_ln113_173, i64 %xor_ln198_361" [./sha3.hpp:113]   --->   Operation 1753 'xor' 'xor_ln113_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1754 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_234 = xor i64 %xor_ln113_174, i64 %xor_ln113_172" [./sha3.hpp:113]   --->   Operation 1754 'xor' 'x_234' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node x_235)   --->   "%xor_ln113_176 = xor i64 %xor_ln198_373, i64 %xor_ln198_383" [./sha3.hpp:113]   --->   Operation 1755 'xor' 'xor_ln113_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node x_235)   --->   "%xor_ln113_177 = xor i64 %xor_ln198_353, i64 %xor_ln198_343" [./sha3.hpp:113]   --->   Operation 1756 'xor' 'xor_ln113_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node x_235)   --->   "%xor_ln113_178 = xor i64 %xor_ln113_177, i64 %xor_ln198_363" [./sha3.hpp:113]   --->   Operation 1757 'xor' 'xor_ln113_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1758 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_235 = xor i64 %xor_ln113_178, i64 %xor_ln113_176" [./sha3.hpp:113]   --->   Operation 1758 'xor' 'x_235' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1759 [1/1] (0.00ns)   --->   "%trunc_ln76_232 = trunc i64 %x_232" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1759 'trunc' 'trunc_ln76_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1760 [1/1] (0.00ns)   --->   "%tmp_646 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_232, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1760 'bitselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1761 [1/1] (0.00ns)   --->   "%or_ln76_231 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_232, i1 %tmp_646" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1761 'bitconcatenate' 'or_ln76_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1762 [1/1] (0.28ns)   --->   "%tmp_647 = xor i64 %or_ln76_231, i64 %x_235" [./sha3.hpp:119]   --->   Operation 1762 'xor' 'tmp_647' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1763 [1/1] (0.28ns)   --->   "%xor_ln123_200 = xor i64 %tmp_647, i64 %xor_ln203_23" [./sha3.hpp:123]   --->   Operation 1763 'xor' 'xor_ln123_200' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1764 [1/1] (0.28ns)   --->   "%x_244 = xor i64 %tmp_647, i64 %xor_ln198_345" [./sha3.hpp:123]   --->   Operation 1764 'xor' 'x_244' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1765 [1/1] (0.28ns)   --->   "%x_238 = xor i64 %tmp_647, i64 %xor_ln198_355" [./sha3.hpp:123]   --->   Operation 1765 'xor' 'x_238' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1766 [1/1] (0.28ns)   --->   "%x_250 = xor i64 %tmp_647, i64 %xor_ln198_365" [./sha3.hpp:123]   --->   Operation 1766 'xor' 'x_250' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1767 [1/1] (0.28ns)   --->   "%x_256 = xor i64 %tmp_647, i64 %xor_ln198_375" [./sha3.hpp:123]   --->   Operation 1767 'xor' 'x_256' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1768 [1/1] (0.00ns)   --->   "%trunc_ln76_233 = trunc i64 %x_233" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1768 'trunc' 'trunc_ln76_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_233, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1769 'bitselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1770 [1/1] (0.00ns)   --->   "%or_ln76_232 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_233, i1 %tmp_648" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1770 'bitconcatenate' 'or_ln76_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1771 [1/1] (0.28ns)   --->   "%tmp_649 = xor i64 %or_ln76_232, i64 %x_236" [./sha3.hpp:119]   --->   Operation 1771 'xor' 'tmp_649' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1772 [1/1] (0.28ns)   --->   "%x_237 = xor i64 %tmp_649, i64 %xor_ln198_337" [./sha3.hpp:123]   --->   Operation 1772 'xor' 'x_237' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1773 [1/1] (0.28ns)   --->   "%x_260 = xor i64 %tmp_649, i64 %xor_ln198_347" [./sha3.hpp:123]   --->   Operation 1773 'xor' 'x_260' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1774 [1/1] (0.28ns)   --->   "%x_240 = xor i64 %tmp_649, i64 %xor_ln198_357" [./sha3.hpp:123]   --->   Operation 1774 'xor' 'x_240' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1775 [1/1] (0.28ns)   --->   "%x_245 = xor i64 %tmp_649, i64 %xor_ln198_367" [./sha3.hpp:123]   --->   Operation 1775 'xor' 'x_245' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1776 [1/1] (0.28ns)   --->   "%x_247 = xor i64 %tmp_649, i64 %xor_ln198_377" [./sha3.hpp:123]   --->   Operation 1776 'xor' 'x_247' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1777 [1/1] (0.00ns)   --->   "%trunc_ln76_234 = trunc i64 %x_234" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1777 'trunc' 'trunc_ln76_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1778 [1/1] (0.00ns)   --->   "%tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_234, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1778 'bitselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1779 [1/1] (0.00ns)   --->   "%or_ln76_233 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_234, i1 %tmp_650" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1779 'bitconcatenate' 'or_ln76_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1780 [1/1] (0.28ns)   --->   "%tmp_651 = xor i64 %or_ln76_233, i64 %x_232" [./sha3.hpp:119]   --->   Operation 1780 'xor' 'tmp_651' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1781 [1/1] (0.28ns)   --->   "%x_255 = xor i64 %tmp_651, i64 %xor_ln198_339" [./sha3.hpp:123]   --->   Operation 1781 'xor' 'x_255' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1782 [1/1] (0.28ns)   --->   "%x_239 = xor i64 %tmp_651, i64 %xor_ln198_349" [./sha3.hpp:123]   --->   Operation 1782 'xor' 'x_239' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1783 [1/1] (0.28ns)   --->   "%x_254 = xor i64 %tmp_651, i64 %xor_ln198_359" [./sha3.hpp:123]   --->   Operation 1783 'xor' 'x_254' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1784 [1/1] (0.28ns)   --->   "%x_241 = xor i64 %tmp_651, i64 %xor_ln198_369" [./sha3.hpp:123]   --->   Operation 1784 'xor' 'x_241' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1785 [1/1] (0.28ns)   --->   "%x_258 = xor i64 %tmp_651, i64 %xor_ln198_379" [./sha3.hpp:123]   --->   Operation 1785 'xor' 'x_258' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1786 [1/1] (0.00ns)   --->   "%trunc_ln76_235 = trunc i64 %x_235" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1786 'trunc' 'trunc_ln76_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1787 [1/1] (0.00ns)   --->   "%tmp_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_235, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1787 'bitselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1788 [1/1] (0.00ns)   --->   "%or_ln76_234 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_235, i1 %tmp_652" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1788 'bitconcatenate' 'or_ln76_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1789 [1/1] (0.28ns)   --->   "%tmp_653 = xor i64 %or_ln76_234, i64 %x_233" [./sha3.hpp:119]   --->   Operation 1789 'xor' 'tmp_653' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1790 [1/1] (0.28ns)   --->   "%x_243 = xor i64 %tmp_653, i64 %xor_ln198_341" [./sha3.hpp:123]   --->   Operation 1790 'xor' 'x_243' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1791 [1/1] (0.28ns)   --->   "%x_246 = xor i64 %tmp_653, i64 %xor_ln198_351" [./sha3.hpp:123]   --->   Operation 1791 'xor' 'x_246' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1792 [1/1] (0.28ns)   --->   "%x_253 = xor i64 %tmp_653, i64 %xor_ln198_361" [./sha3.hpp:123]   --->   Operation 1792 'xor' 'x_253' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1793 [1/1] (0.28ns)   --->   "%x_242 = xor i64 %tmp_653, i64 %xor_ln198_371" [./sha3.hpp:123]   --->   Operation 1793 'xor' 'x_242' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1794 [1/1] (0.28ns)   --->   "%x_251 = xor i64 %tmp_653, i64 %xor_ln198_381" [./sha3.hpp:123]   --->   Operation 1794 'xor' 'x_251' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1795 [1/1] (0.00ns)   --->   "%trunc_ln76_236 = trunc i64 %x_236" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1795 'trunc' 'trunc_ln76_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1796 [1/1] (0.00ns)   --->   "%tmp_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_236, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1796 'bitselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1797 [1/1] (0.00ns)   --->   "%or_ln76_235 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_236, i1 %tmp_654" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1797 'bitconcatenate' 'or_ln76_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1798 [1/1] (0.28ns)   --->   "%tmp_656 = xor i64 %or_ln76_235, i64 %x_234" [./sha3.hpp:119]   --->   Operation 1798 'xor' 'tmp_656' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1799 [1/1] (0.28ns)   --->   "%x_249 = xor i64 %tmp_656, i64 %xor_ln198_343" [./sha3.hpp:123]   --->   Operation 1799 'xor' 'x_249' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1800 [1/1] (0.28ns)   --->   "%x_259 = xor i64 %tmp_656, i64 %xor_ln198_353" [./sha3.hpp:123]   --->   Operation 1800 'xor' 'x_259' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1801 [1/1] (0.28ns)   --->   "%x_257 = xor i64 %tmp_656, i64 %xor_ln198_363" [./sha3.hpp:123]   --->   Operation 1801 'xor' 'x_257' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1802 [1/1] (0.28ns)   --->   "%x_252 = xor i64 %tmp_656, i64 %xor_ln198_373" [./sha3.hpp:123]   --->   Operation 1802 'xor' 'x_252' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1803 [1/1] (0.28ns)   --->   "%x_248 = xor i64 %tmp_656, i64 %xor_ln198_383" [./sha3.hpp:123]   --->   Operation 1803 'xor' 'x_248' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1804 [1/1] (0.00ns)   --->   "%trunc_ln76_237 = trunc i64 %x_237" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 1804 'trunc' 'trunc_ln76_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_237, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 1805 'bitselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1806 [1/1] (0.00ns)   --->   "%or_ln76_236 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_237, i1 %tmp_658" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 1806 'bitconcatenate' 'or_ln76_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1807 [1/1] (0.00ns)   --->   "%trunc_ln76_238 = trunc i64 %x_238" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 1807 'trunc' 'trunc_ln76_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1808 [1/1] (0.00ns)   --->   "%lshr_ln76_184 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_238, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 1808 'partselect' 'lshr_ln76_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1809 [1/1] (0.00ns)   --->   "%or_ln76_237 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_238, i3 %lshr_ln76_184" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 1809 'bitconcatenate' 'or_ln76_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1810 [1/1] (0.00ns)   --->   "%trunc_ln76_239 = trunc i64 %x_239" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 1810 'trunc' 'trunc_ln76_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1811 [1/1] (0.00ns)   --->   "%lshr_ln76_185 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_239, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 1811 'partselect' 'lshr_ln76_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1812 [1/1] (0.00ns)   --->   "%or_ln76_238 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_239, i6 %lshr_ln76_185" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 1812 'bitconcatenate' 'or_ln76_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1813 [1/1] (0.00ns)   --->   "%trunc_ln76_240 = trunc i64 %x_240" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 1813 'trunc' 'trunc_ln76_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1814 [1/1] (0.00ns)   --->   "%lshr_ln76_186 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_240, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 1814 'partselect' 'lshr_ln76_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1815 [1/1] (0.00ns)   --->   "%or_ln76_239 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_240, i10 %lshr_ln76_186" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 1815 'bitconcatenate' 'or_ln76_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1816 [1/1] (0.00ns)   --->   "%trunc_ln76_241 = trunc i64 %x_241" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 1816 'trunc' 'trunc_ln76_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1817 [1/1] (0.00ns)   --->   "%lshr_ln76_187 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_241, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 1817 'partselect' 'lshr_ln76_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1818 [1/1] (0.00ns)   --->   "%or_ln76_240 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_241, i15 %lshr_ln76_187" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 1818 'bitconcatenate' 'or_ln76_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1819 [1/1] (0.00ns)   --->   "%trunc_ln76_242 = trunc i64 %x_242" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 1819 'trunc' 'trunc_ln76_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1820 [1/1] (0.00ns)   --->   "%lshr_ln76_188 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_242, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 1820 'partselect' 'lshr_ln76_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1821 [1/1] (0.00ns)   --->   "%or_ln76_241 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_242, i21 %lshr_ln76_188" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 1821 'bitconcatenate' 'or_ln76_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1822 [1/1] (0.00ns)   --->   "%trunc_ln76_243 = trunc i64 %x_243" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 1822 'trunc' 'trunc_ln76_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1823 [1/1] (0.00ns)   --->   "%lshr_ln76_189 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_243, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 1823 'partselect' 'lshr_ln76_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1824 [1/1] (0.00ns)   --->   "%or_ln76_242 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_243, i28 %lshr_ln76_189" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 1824 'bitconcatenate' 'or_ln76_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1825 [1/1] (0.00ns)   --->   "%trunc_ln76_244 = trunc i64 %x_244" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 1825 'trunc' 'trunc_ln76_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1826 [1/1] (0.00ns)   --->   "%lshr_ln76_190 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_244, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 1826 'partselect' 'lshr_ln76_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1827 [1/1] (0.00ns)   --->   "%or_ln76_243 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_244, i36 %lshr_ln76_190" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 1827 'bitconcatenate' 'or_ln76_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1828 [1/1] (0.00ns)   --->   "%trunc_ln76_245 = trunc i64 %x_245" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 1828 'trunc' 'trunc_ln76_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1829 [1/1] (0.00ns)   --->   "%lshr_ln76_191 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_245, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 1829 'partselect' 'lshr_ln76_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1830 [1/1] (0.00ns)   --->   "%or_ln76_244 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_245, i45 %lshr_ln76_191" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 1830 'bitconcatenate' 'or_ln76_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1831 [1/1] (0.00ns)   --->   "%trunc_ln76_246 = trunc i64 %x_246" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 1831 'trunc' 'trunc_ln76_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1832 [1/1] (0.00ns)   --->   "%lshr_ln76_192 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_246, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 1832 'partselect' 'lshr_ln76_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1833 [1/1] (0.00ns)   --->   "%or_ln76_245 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_246, i55 %lshr_ln76_192" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 1833 'bitconcatenate' 'or_ln76_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1834 [1/1] (0.00ns)   --->   "%trunc_ln76_247 = trunc i64 %x_247" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 1834 'trunc' 'trunc_ln76_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1835 [1/1] (0.00ns)   --->   "%lshr_ln76_193 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_247, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 1835 'partselect' 'lshr_ln76_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1836 [1/1] (0.00ns)   --->   "%or_ln76_246 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_247, i2 %lshr_ln76_193" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 1836 'bitconcatenate' 'or_ln76_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1837 [1/1] (0.00ns)   --->   "%trunc_ln76_248 = trunc i64 %x_248" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 1837 'trunc' 'trunc_ln76_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1838 [1/1] (0.00ns)   --->   "%lshr_ln76_194 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_248, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 1838 'partselect' 'lshr_ln76_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1839 [1/1] (0.00ns)   --->   "%or_ln76_247 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_248, i14 %lshr_ln76_194" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 1839 'bitconcatenate' 'or_ln76_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1840 [1/1] (0.00ns)   --->   "%trunc_ln76_249 = trunc i64 %x_249" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 1840 'trunc' 'trunc_ln76_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1841 [1/1] (0.00ns)   --->   "%lshr_ln76_195 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_249, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 1841 'partselect' 'lshr_ln76_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1842 [1/1] (0.00ns)   --->   "%or_ln76_248 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_249, i27 %lshr_ln76_195" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 1842 'bitconcatenate' 'or_ln76_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1843 [1/1] (0.00ns)   --->   "%trunc_ln76_250 = trunc i64 %x_250" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 1843 'trunc' 'trunc_ln76_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1844 [1/1] (0.00ns)   --->   "%lshr_ln76_196 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_250, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 1844 'partselect' 'lshr_ln76_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1845 [1/1] (0.00ns)   --->   "%or_ln76_249 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_250, i41 %lshr_ln76_196" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 1845 'bitconcatenate' 'or_ln76_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1846 [1/1] (0.00ns)   --->   "%trunc_ln76_251 = trunc i64 %x_251" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 1846 'trunc' 'trunc_ln76_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1847 [1/1] (0.00ns)   --->   "%lshr_ln76_197 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_251, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 1847 'partselect' 'lshr_ln76_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1848 [1/1] (0.00ns)   --->   "%or_ln76_250 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_251, i56 %lshr_ln76_197" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 1848 'bitconcatenate' 'or_ln76_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1849 [1/1] (0.00ns)   --->   "%trunc_ln76_252 = trunc i64 %x_252" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 1849 'trunc' 'trunc_ln76_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1850 [1/1] (0.00ns)   --->   "%lshr_ln76_198 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_252, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 1850 'partselect' 'lshr_ln76_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1851 [1/1] (0.00ns)   --->   "%or_ln76_251 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_252, i8 %lshr_ln76_198" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 1851 'bitconcatenate' 'or_ln76_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1852 [1/1] (0.00ns)   --->   "%trunc_ln76_253 = trunc i64 %x_253" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 1852 'trunc' 'trunc_ln76_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1853 [1/1] (0.00ns)   --->   "%lshr_ln76_199 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_253, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 1853 'partselect' 'lshr_ln76_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1854 [1/1] (0.00ns)   --->   "%or_ln76_252 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_253, i25 %lshr_ln76_199" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 1854 'bitconcatenate' 'or_ln76_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1855 [1/1] (0.00ns)   --->   "%trunc_ln76_254 = trunc i64 %x_254" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 1855 'trunc' 'trunc_ln76_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1856 [1/1] (0.00ns)   --->   "%lshr_ln76_200 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_254, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 1856 'partselect' 'lshr_ln76_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1857 [1/1] (0.00ns)   --->   "%or_ln76_253 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_254, i43 %lshr_ln76_200" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 1857 'bitconcatenate' 'or_ln76_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1858 [1/1] (0.00ns)   --->   "%trunc_ln76_255 = trunc i64 %x_255" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 1858 'trunc' 'trunc_ln76_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1859 [1/1] (0.00ns)   --->   "%lshr_ln76_201 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_255, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 1859 'partselect' 'lshr_ln76_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1860 [1/1] (0.00ns)   --->   "%or_ln76_254 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_255, i62 %lshr_ln76_201" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 1860 'bitconcatenate' 'or_ln76_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1861 [1/1] (0.00ns)   --->   "%trunc_ln76_256 = trunc i64 %x_256" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 1861 'trunc' 'trunc_ln76_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1862 [1/1] (0.00ns)   --->   "%lshr_ln76_202 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_256, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 1862 'partselect' 'lshr_ln76_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1863 [1/1] (0.00ns)   --->   "%or_ln76_255 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_256, i18 %lshr_ln76_202" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 1863 'bitconcatenate' 'or_ln76_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1864 [1/1] (0.00ns)   --->   "%trunc_ln76_257 = trunc i64 %x_257" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 1864 'trunc' 'trunc_ln76_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1865 [1/1] (0.00ns)   --->   "%lshr_ln76_203 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_257, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 1865 'partselect' 'lshr_ln76_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1866 [1/1] (0.00ns)   --->   "%or_ln76_256 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_257, i39 %lshr_ln76_203" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 1866 'bitconcatenate' 'or_ln76_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1867 [1/1] (0.00ns)   --->   "%trunc_ln76_258 = trunc i64 %x_258" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 1867 'trunc' 'trunc_ln76_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1868 [1/1] (0.00ns)   --->   "%lshr_ln76_204 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_258, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 1868 'partselect' 'lshr_ln76_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1869 [1/1] (0.00ns)   --->   "%or_ln76_257 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_258, i61 %lshr_ln76_204" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 1869 'bitconcatenate' 'or_ln76_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1870 [1/1] (0.00ns)   --->   "%trunc_ln76_259 = trunc i64 %x_259" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 1870 'trunc' 'trunc_ln76_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1871 [1/1] (0.00ns)   --->   "%lshr_ln76_205 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_259, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 1871 'partselect' 'lshr_ln76_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1872 [1/1] (0.00ns)   --->   "%or_ln76_258 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_259, i20 %lshr_ln76_205" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 1872 'bitconcatenate' 'or_ln76_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1873 [1/1] (0.00ns)   --->   "%trunc_ln76_260 = trunc i64 %x_260" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 1873 'trunc' 'trunc_ln76_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1874 [1/1] (0.00ns)   --->   "%lshr_ln76_206 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_260, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 1874 'partselect' 'lshr_ln76_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1875 [1/1] (0.00ns)   --->   "%or_ln76_259 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_260, i44 %lshr_ln76_206" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 1875 'bitconcatenate' 'or_ln76_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_385)   --->   "%xor_ln198_384 = xor i64 %or_ln76_253, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1876 'xor' 'xor_ln198_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_385)   --->   "%and_ln198_192 = and i64 %or_ln76_241, i64 %xor_ln198_384" [./sha3.hpp:198]   --->   Operation 1877 'and' 'and_ln198_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1878 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_385 = xor i64 %and_ln198_192, i64 %or_ln76_259" [./sha3.hpp:198]   --->   Operation 1878 'xor' 'xor_ln198_385' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_387)   --->   "%xor_ln198_386 = xor i64 %or_ln76_241, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1879 'xor' 'xor_ln198_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_387)   --->   "%and_ln198_193 = and i64 %or_ln76_247, i64 %xor_ln198_386" [./sha3.hpp:198]   --->   Operation 1880 'and' 'and_ln198_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1881 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_387 = xor i64 %and_ln198_193, i64 %or_ln76_253" [./sha3.hpp:198]   --->   Operation 1881 'xor' 'xor_ln198_387' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_389)   --->   "%xor_ln198_388 = xor i64 %or_ln76_247, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1882 'xor' 'xor_ln198_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_389)   --->   "%and_ln198_194 = and i64 %xor_ln123_200, i64 %xor_ln198_388" [./sha3.hpp:198]   --->   Operation 1883 'and' 'and_ln198_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1884 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_389 = xor i64 %and_ln198_194, i64 %or_ln76_241" [./sha3.hpp:198]   --->   Operation 1884 'xor' 'xor_ln198_389' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_391)   --->   "%xor_ln198_390 = xor i64 %xor_ln123_200, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1885 'xor' 'xor_ln198_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_391)   --->   "%and_ln198_195 = and i64 %or_ln76_259, i64 %xor_ln198_390" [./sha3.hpp:198]   --->   Operation 1886 'and' 'and_ln198_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1887 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_391 = xor i64 %and_ln198_195, i64 %or_ln76_247" [./sha3.hpp:198]   --->   Operation 1887 'xor' 'xor_ln198_391' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_393)   --->   "%xor_ln198_392 = xor i64 %or_ln76_258, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1888 'xor' 'xor_ln198_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_393)   --->   "%and_ln198_196 = and i64 %or_ln76_237, i64 %xor_ln198_392" [./sha3.hpp:198]   --->   Operation 1889 'and' 'and_ln198_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1890 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_393 = xor i64 %and_ln198_196, i64 %or_ln76_242" [./sha3.hpp:198]   --->   Operation 1890 'xor' 'xor_ln198_393' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_395)   --->   "%xor_ln198_394 = xor i64 %or_ln76_237, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1891 'xor' 'xor_ln198_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_395)   --->   "%and_ln198_197 = and i64 %or_ln76_244, i64 %xor_ln198_394" [./sha3.hpp:198]   --->   Operation 1892 'and' 'and_ln198_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1893 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_395 = xor i64 %and_ln198_197, i64 %or_ln76_258" [./sha3.hpp:198]   --->   Operation 1893 'xor' 'xor_ln198_395' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_397)   --->   "%xor_ln198_396 = xor i64 %or_ln76_244, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1894 'xor' 'xor_ln198_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_397)   --->   "%and_ln198_198 = and i64 %or_ln76_257, i64 %xor_ln198_396" [./sha3.hpp:198]   --->   Operation 1895 'and' 'and_ln198_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1896 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_397 = xor i64 %and_ln198_198, i64 %or_ln76_237" [./sha3.hpp:198]   --->   Operation 1896 'xor' 'xor_ln198_397' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_399)   --->   "%xor_ln198_398 = xor i64 %or_ln76_257, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1897 'xor' 'xor_ln198_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_399)   --->   "%and_ln198_199 = and i64 %or_ln76_242, i64 %xor_ln198_398" [./sha3.hpp:198]   --->   Operation 1898 'and' 'and_ln198_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1899 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_399 = xor i64 %and_ln198_199, i64 %or_ln76_244" [./sha3.hpp:198]   --->   Operation 1899 'xor' 'xor_ln198_399' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_401)   --->   "%xor_ln198_400 = xor i64 %or_ln76_242, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1900 'xor' 'xor_ln198_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_401)   --->   "%and_ln198_200 = and i64 %or_ln76_258, i64 %xor_ln198_400" [./sha3.hpp:198]   --->   Operation 1901 'and' 'and_ln198_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1902 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_401 = xor i64 %and_ln198_200, i64 %or_ln76_257" [./sha3.hpp:198]   --->   Operation 1902 'xor' 'xor_ln198_401' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_403)   --->   "%xor_ln198_402 = xor i64 %or_ln76_238, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1903 'xor' 'xor_ln198_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_403)   --->   "%and_ln198_201 = and i64 %or_ln76_252, i64 %xor_ln198_402" [./sha3.hpp:198]   --->   Operation 1904 'and' 'and_ln198_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1905 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_403 = xor i64 %and_ln198_201, i64 %or_ln76_236" [./sha3.hpp:198]   --->   Operation 1905 'xor' 'xor_ln198_403' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_405)   --->   "%xor_ln198_404 = xor i64 %or_ln76_252, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1906 'xor' 'xor_ln198_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_405)   --->   "%and_ln198_202 = and i64 %or_ln76_251, i64 %xor_ln198_404" [./sha3.hpp:198]   --->   Operation 1907 'and' 'and_ln198_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1908 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_405 = xor i64 %and_ln198_202, i64 %or_ln76_238" [./sha3.hpp:198]   --->   Operation 1908 'xor' 'xor_ln198_405' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_407)   --->   "%xor_ln198_406 = xor i64 %or_ln76_251, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1909 'xor' 'xor_ln198_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_407)   --->   "%and_ln198_203 = and i64 %or_ln76_255, i64 %xor_ln198_406" [./sha3.hpp:198]   --->   Operation 1910 'and' 'and_ln198_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1911 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_407 = xor i64 %and_ln198_203, i64 %or_ln76_252" [./sha3.hpp:198]   --->   Operation 1911 'xor' 'xor_ln198_407' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_409)   --->   "%xor_ln198_408 = xor i64 %or_ln76_255, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1912 'xor' 'xor_ln198_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_409)   --->   "%and_ln198_204 = and i64 %or_ln76_236, i64 %xor_ln198_408" [./sha3.hpp:198]   --->   Operation 1913 'and' 'and_ln198_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1914 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_409 = xor i64 %and_ln198_204, i64 %or_ln76_251" [./sha3.hpp:198]   --->   Operation 1914 'xor' 'xor_ln198_409' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_411)   --->   "%xor_ln198_410 = xor i64 %or_ln76_236, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1915 'xor' 'xor_ln198_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_411)   --->   "%and_ln198_205 = and i64 %or_ln76_238, i64 %xor_ln198_410" [./sha3.hpp:198]   --->   Operation 1916 'and' 'and_ln198_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1917 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_411 = xor i64 %and_ln198_205, i64 %or_ln76_255" [./sha3.hpp:198]   --->   Operation 1917 'xor' 'xor_ln198_411' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_413)   --->   "%xor_ln198_412 = xor i64 %or_ln76_243, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1918 'xor' 'xor_ln198_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_413)   --->   "%and_ln198_206 = and i64 %or_ln76_239, i64 %xor_ln198_412" [./sha3.hpp:198]   --->   Operation 1919 'and' 'and_ln198_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1920 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_413 = xor i64 %and_ln198_206, i64 %or_ln76_248" [./sha3.hpp:198]   --->   Operation 1920 'xor' 'xor_ln198_413' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_415)   --->   "%xor_ln198_414 = xor i64 %or_ln76_239, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1921 'xor' 'xor_ln198_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_415)   --->   "%and_ln198_207 = and i64 %or_ln76_240, i64 %xor_ln198_414" [./sha3.hpp:198]   --->   Operation 1922 'and' 'and_ln198_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1923 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_415 = xor i64 %and_ln198_207, i64 %or_ln76_243" [./sha3.hpp:198]   --->   Operation 1923 'xor' 'xor_ln198_415' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_417)   --->   "%xor_ln198_416 = xor i64 %or_ln76_240, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1924 'xor' 'xor_ln198_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_417)   --->   "%and_ln198_208 = and i64 %or_ln76_250, i64 %xor_ln198_416" [./sha3.hpp:198]   --->   Operation 1925 'and' 'and_ln198_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1926 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_417 = xor i64 %and_ln198_208, i64 %or_ln76_239" [./sha3.hpp:198]   --->   Operation 1926 'xor' 'xor_ln198_417' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_419)   --->   "%xor_ln198_418 = xor i64 %or_ln76_250, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1927 'xor' 'xor_ln198_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_419)   --->   "%and_ln198_209 = and i64 %or_ln76_248, i64 %xor_ln198_418" [./sha3.hpp:198]   --->   Operation 1928 'and' 'and_ln198_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1929 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_419 = xor i64 %and_ln198_209, i64 %or_ln76_240" [./sha3.hpp:198]   --->   Operation 1929 'xor' 'xor_ln198_419' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_421)   --->   "%xor_ln198_420 = xor i64 %or_ln76_248, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1930 'xor' 'xor_ln198_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_421)   --->   "%and_ln198_210 = and i64 %or_ln76_243, i64 %xor_ln198_420" [./sha3.hpp:198]   --->   Operation 1931 'and' 'and_ln198_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1932 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_421 = xor i64 %and_ln198_210, i64 %or_ln76_250" [./sha3.hpp:198]   --->   Operation 1932 'xor' 'xor_ln198_421' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_423)   --->   "%xor_ln198_422 = xor i64 %or_ln76_245, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1933 'xor' 'xor_ln198_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_423)   --->   "%and_ln198_211 = and i64 %or_ln76_256, i64 %xor_ln198_422" [./sha3.hpp:198]   --->   Operation 1934 'and' 'and_ln198_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1935 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_423 = xor i64 %and_ln198_211, i64 %or_ln76_254" [./sha3.hpp:198]   --->   Operation 1935 'xor' 'xor_ln198_423' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_425)   --->   "%xor_ln198_424 = xor i64 %or_ln76_256, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1936 'xor' 'xor_ln198_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_425)   --->   "%and_ln198_212 = and i64 %or_ln76_249, i64 %xor_ln198_424" [./sha3.hpp:198]   --->   Operation 1937 'and' 'and_ln198_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1938 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_425 = xor i64 %and_ln198_212, i64 %or_ln76_245" [./sha3.hpp:198]   --->   Operation 1938 'xor' 'xor_ln198_425' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_427)   --->   "%xor_ln198_426 = xor i64 %or_ln76_249, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1939 'xor' 'xor_ln198_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_427)   --->   "%and_ln198_213 = and i64 %or_ln76_246, i64 %xor_ln198_426" [./sha3.hpp:198]   --->   Operation 1940 'and' 'and_ln198_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1941 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_427 = xor i64 %and_ln198_213, i64 %or_ln76_256" [./sha3.hpp:198]   --->   Operation 1941 'xor' 'xor_ln198_427' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_429)   --->   "%xor_ln198_428 = xor i64 %or_ln76_246, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1942 'xor' 'xor_ln198_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_429)   --->   "%and_ln198_214 = and i64 %or_ln76_254, i64 %xor_ln198_428" [./sha3.hpp:198]   --->   Operation 1943 'and' 'and_ln198_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1944 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_429 = xor i64 %and_ln198_214, i64 %or_ln76_249" [./sha3.hpp:198]   --->   Operation 1944 'xor' 'xor_ln198_429' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_431)   --->   "%xor_ln198_430 = xor i64 %or_ln76_254, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 1945 'xor' 'xor_ln198_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_431)   --->   "%and_ln198_215 = and i64 %or_ln76_245, i64 %xor_ln198_430" [./sha3.hpp:198]   --->   Operation 1946 'and' 'and_ln198_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1947 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_431 = xor i64 %and_ln198_215, i64 %or_ln76_246" [./sha3.hpp:198]   --->   Operation 1947 'xor' 'xor_ln198_431' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_26)   --->   "%xor_ln203_24 = xor i64 %or_ln76_259, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 1948 'xor' 'xor_ln203_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_26)   --->   "%and_ln203_8 = and i64 %or_ln76_253, i64 %xor_ln203_24" [./sha3.hpp:203]   --->   Operation 1949 'and' 'and_ln203_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_26)   --->   "%xor_ln203_25 = xor i64 %and_ln203_8, i64 138" [./sha3.hpp:203]   --->   Operation 1950 'xor' 'xor_ln203_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1951 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_26 = xor i64 %xor_ln203_25, i64 %xor_ln123_200" [./sha3.hpp:203]   --->   Operation 1951 'xor' 'xor_ln203_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node x_265)   --->   "%xor_ln113_180 = xor i64 %xor_ln198_413, i64 %xor_ln198_423" [./sha3.hpp:113]   --->   Operation 1952 'xor' 'xor_ln113_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node x_265)   --->   "%xor_ln113_181 = xor i64 %xor_ln198_393, i64 %xor_ln203_26" [./sha3.hpp:113]   --->   Operation 1953 'xor' 'xor_ln113_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node x_265)   --->   "%xor_ln113_182 = xor i64 %xor_ln113_181, i64 %xor_ln198_403" [./sha3.hpp:113]   --->   Operation 1954 'xor' 'xor_ln113_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1955 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_265 = xor i64 %xor_ln113_182, i64 %xor_ln113_180" [./sha3.hpp:113]   --->   Operation 1955 'xor' 'x_265' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node x_261)   --->   "%xor_ln113_184 = xor i64 %xor_ln198_415, i64 %xor_ln198_425" [./sha3.hpp:113]   --->   Operation 1956 'xor' 'xor_ln113_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node x_261)   --->   "%xor_ln113_185 = xor i64 %xor_ln198_395, i64 %xor_ln198_385" [./sha3.hpp:113]   --->   Operation 1957 'xor' 'xor_ln113_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node x_261)   --->   "%xor_ln113_186 = xor i64 %xor_ln113_185, i64 %xor_ln198_405" [./sha3.hpp:113]   --->   Operation 1958 'xor' 'xor_ln113_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1959 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_261 = xor i64 %xor_ln113_186, i64 %xor_ln113_184" [./sha3.hpp:113]   --->   Operation 1959 'xor' 'x_261' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node x_262)   --->   "%xor_ln113_188 = xor i64 %xor_ln198_417, i64 %xor_ln198_427" [./sha3.hpp:113]   --->   Operation 1960 'xor' 'xor_ln113_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node x_262)   --->   "%xor_ln113_189 = xor i64 %xor_ln198_397, i64 %xor_ln198_387" [./sha3.hpp:113]   --->   Operation 1961 'xor' 'xor_ln113_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node x_262)   --->   "%xor_ln113_190 = xor i64 %xor_ln113_189, i64 %xor_ln198_407" [./sha3.hpp:113]   --->   Operation 1962 'xor' 'xor_ln113_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1963 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_262 = xor i64 %xor_ln113_190, i64 %xor_ln113_188" [./sha3.hpp:113]   --->   Operation 1963 'xor' 'x_262' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node x_263)   --->   "%xor_ln113_192 = xor i64 %xor_ln198_419, i64 %xor_ln198_429" [./sha3.hpp:113]   --->   Operation 1964 'xor' 'xor_ln113_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node x_263)   --->   "%xor_ln113_193 = xor i64 %xor_ln198_399, i64 %xor_ln198_389" [./sha3.hpp:113]   --->   Operation 1965 'xor' 'xor_ln113_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node x_263)   --->   "%xor_ln113_194 = xor i64 %xor_ln113_193, i64 %xor_ln198_409" [./sha3.hpp:113]   --->   Operation 1966 'xor' 'xor_ln113_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1967 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_263 = xor i64 %xor_ln113_194, i64 %xor_ln113_192" [./sha3.hpp:113]   --->   Operation 1967 'xor' 'x_263' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node x_264)   --->   "%xor_ln113_196 = xor i64 %xor_ln198_421, i64 %xor_ln198_431" [./sha3.hpp:113]   --->   Operation 1968 'xor' 'xor_ln113_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node x_264)   --->   "%xor_ln113_197 = xor i64 %xor_ln198_401, i64 %xor_ln198_391" [./sha3.hpp:113]   --->   Operation 1969 'xor' 'xor_ln113_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node x_264)   --->   "%xor_ln113_198 = xor i64 %xor_ln113_197, i64 %xor_ln198_411" [./sha3.hpp:113]   --->   Operation 1970 'xor' 'xor_ln113_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1971 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_264 = xor i64 %xor_ln113_198, i64 %xor_ln113_196" [./sha3.hpp:113]   --->   Operation 1971 'xor' 'x_264' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1972 [1/1] (0.00ns)   --->   "%trunc_ln76_261 = trunc i64 %x_261" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1972 'trunc' 'trunc_ln76_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1973 [1/1] (0.00ns)   --->   "%tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_261, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1973 'bitselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1974 [1/1] (0.00ns)   --->   "%or_ln76_260 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_261, i1 %tmp_660" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1974 'bitconcatenate' 'or_ln76_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1975 [1/1] (0.28ns)   --->   "%tmp_662 = xor i64 %or_ln76_260, i64 %x_264" [./sha3.hpp:119]   --->   Operation 1975 'xor' 'tmp_662' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1976 [1/1] (0.28ns)   --->   "%xor_ln123_225 = xor i64 %tmp_662, i64 %xor_ln203_26" [./sha3.hpp:123]   --->   Operation 1976 'xor' 'xor_ln123_225' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1977 [1/1] (0.28ns)   --->   "%x_273 = xor i64 %tmp_662, i64 %xor_ln198_393" [./sha3.hpp:123]   --->   Operation 1977 'xor' 'x_273' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1978 [1/1] (0.28ns)   --->   "%x_267 = xor i64 %tmp_662, i64 %xor_ln198_403" [./sha3.hpp:123]   --->   Operation 1978 'xor' 'x_267' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1979 [1/1] (0.28ns)   --->   "%x_279 = xor i64 %tmp_662, i64 %xor_ln198_413" [./sha3.hpp:123]   --->   Operation 1979 'xor' 'x_279' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1980 [1/1] (0.28ns)   --->   "%x_285 = xor i64 %tmp_662, i64 %xor_ln198_423" [./sha3.hpp:123]   --->   Operation 1980 'xor' 'x_285' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1981 [1/1] (0.00ns)   --->   "%trunc_ln76_262 = trunc i64 %x_262" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1981 'trunc' 'trunc_ln76_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1982 [1/1] (0.00ns)   --->   "%tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_262, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1982 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1983 [1/1] (0.00ns)   --->   "%or_ln76_261 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_262, i1 %tmp_664" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1983 'bitconcatenate' 'or_ln76_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1984 [1/1] (0.28ns)   --->   "%tmp_665 = xor i64 %or_ln76_261, i64 %x_265" [./sha3.hpp:119]   --->   Operation 1984 'xor' 'tmp_665' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1985 [1/1] (0.28ns)   --->   "%x_266 = xor i64 %tmp_665, i64 %xor_ln198_385" [./sha3.hpp:123]   --->   Operation 1985 'xor' 'x_266' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1986 [1/1] (0.28ns)   --->   "%x_289 = xor i64 %tmp_665, i64 %xor_ln198_395" [./sha3.hpp:123]   --->   Operation 1986 'xor' 'x_289' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1987 [1/1] (0.28ns)   --->   "%x_269 = xor i64 %tmp_665, i64 %xor_ln198_405" [./sha3.hpp:123]   --->   Operation 1987 'xor' 'x_269' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1988 [1/1] (0.28ns)   --->   "%x_274 = xor i64 %tmp_665, i64 %xor_ln198_415" [./sha3.hpp:123]   --->   Operation 1988 'xor' 'x_274' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1989 [1/1] (0.28ns)   --->   "%x_276 = xor i64 %tmp_665, i64 %xor_ln198_425" [./sha3.hpp:123]   --->   Operation 1989 'xor' 'x_276' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1990 [1/1] (0.00ns)   --->   "%trunc_ln76_263 = trunc i64 %x_263" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1990 'trunc' 'trunc_ln76_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1991 [1/1] (0.00ns)   --->   "%tmp_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_263, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1991 'bitselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1992 [1/1] (0.00ns)   --->   "%or_ln76_262 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_263, i1 %tmp_666" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1992 'bitconcatenate' 'or_ln76_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1993 [1/1] (0.28ns)   --->   "%tmp_667 = xor i64 %or_ln76_262, i64 %x_261" [./sha3.hpp:119]   --->   Operation 1993 'xor' 'tmp_667' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1994 [1/1] (0.28ns)   --->   "%x_284 = xor i64 %tmp_667, i64 %xor_ln198_387" [./sha3.hpp:123]   --->   Operation 1994 'xor' 'x_284' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1995 [1/1] (0.28ns)   --->   "%x_268 = xor i64 %tmp_667, i64 %xor_ln198_397" [./sha3.hpp:123]   --->   Operation 1995 'xor' 'x_268' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1996 [1/1] (0.28ns)   --->   "%x_283 = xor i64 %tmp_667, i64 %xor_ln198_407" [./sha3.hpp:123]   --->   Operation 1996 'xor' 'x_283' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1997 [1/1] (0.28ns)   --->   "%x_270 = xor i64 %tmp_667, i64 %xor_ln198_417" [./sha3.hpp:123]   --->   Operation 1997 'xor' 'x_270' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1998 [1/1] (0.28ns)   --->   "%x_287 = xor i64 %tmp_667, i64 %xor_ln198_427" [./sha3.hpp:123]   --->   Operation 1998 'xor' 'x_287' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1999 [1/1] (0.00ns)   --->   "%trunc_ln76_264 = trunc i64 %x_264" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 1999 'trunc' 'trunc_ln76_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2000 [1/1] (0.00ns)   --->   "%tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_264, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2000 'bitselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2001 [1/1] (0.00ns)   --->   "%or_ln76_263 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_264, i1 %tmp_668" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2001 'bitconcatenate' 'or_ln76_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2002 [1/1] (0.28ns)   --->   "%tmp_669 = xor i64 %or_ln76_263, i64 %x_262" [./sha3.hpp:119]   --->   Operation 2002 'xor' 'tmp_669' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2003 [1/1] (0.28ns)   --->   "%x_272 = xor i64 %tmp_669, i64 %xor_ln198_389" [./sha3.hpp:123]   --->   Operation 2003 'xor' 'x_272' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2004 [1/1] (0.28ns)   --->   "%x_275 = xor i64 %tmp_669, i64 %xor_ln198_399" [./sha3.hpp:123]   --->   Operation 2004 'xor' 'x_275' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2005 [1/1] (0.28ns)   --->   "%x_282 = xor i64 %tmp_669, i64 %xor_ln198_409" [./sha3.hpp:123]   --->   Operation 2005 'xor' 'x_282' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2006 [1/1] (0.28ns)   --->   "%x_271 = xor i64 %tmp_669, i64 %xor_ln198_419" [./sha3.hpp:123]   --->   Operation 2006 'xor' 'x_271' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2007 [1/1] (0.28ns)   --->   "%x_280 = xor i64 %tmp_669, i64 %xor_ln198_429" [./sha3.hpp:123]   --->   Operation 2007 'xor' 'x_280' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2008 [1/1] (0.00ns)   --->   "%trunc_ln76_265 = trunc i64 %x_265" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2008 'trunc' 'trunc_ln76_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2009 [1/1] (0.00ns)   --->   "%tmp_670 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_265, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2009 'bitselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2010 [1/1] (0.00ns)   --->   "%or_ln76_264 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_265, i1 %tmp_670" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2010 'bitconcatenate' 'or_ln76_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2011 [1/1] (0.28ns)   --->   "%tmp_671 = xor i64 %or_ln76_264, i64 %x_263" [./sha3.hpp:119]   --->   Operation 2011 'xor' 'tmp_671' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2012 [1/1] (0.28ns)   --->   "%x_278 = xor i64 %tmp_671, i64 %xor_ln198_391" [./sha3.hpp:123]   --->   Operation 2012 'xor' 'x_278' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2013 [1/1] (0.28ns)   --->   "%x_288 = xor i64 %tmp_671, i64 %xor_ln198_401" [./sha3.hpp:123]   --->   Operation 2013 'xor' 'x_288' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2014 [1/1] (0.28ns)   --->   "%x_286 = xor i64 %tmp_671, i64 %xor_ln198_411" [./sha3.hpp:123]   --->   Operation 2014 'xor' 'x_286' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2015 [1/1] (0.28ns)   --->   "%x_281 = xor i64 %tmp_671, i64 %xor_ln198_421" [./sha3.hpp:123]   --->   Operation 2015 'xor' 'x_281' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2016 [1/1] (0.28ns)   --->   "%x_277 = xor i64 %tmp_671, i64 %xor_ln198_431" [./sha3.hpp:123]   --->   Operation 2016 'xor' 'x_277' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2017 [1/1] (0.00ns)   --->   "%trunc_ln76_266 = trunc i64 %x_266" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 2017 'trunc' 'trunc_ln76_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2018 [1/1] (0.00ns)   --->   "%tmp_672 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_266, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 2018 'bitselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2019 [1/1] (0.00ns)   --->   "%or_ln76_265 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_266, i1 %tmp_672" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 2019 'bitconcatenate' 'or_ln76_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2020 [1/1] (0.00ns)   --->   "%trunc_ln76_267 = trunc i64 %x_267" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 2020 'trunc' 'trunc_ln76_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2021 [1/1] (0.00ns)   --->   "%lshr_ln76_207 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_267, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 2021 'partselect' 'lshr_ln76_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2022 [1/1] (0.00ns)   --->   "%or_ln76_266 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_267, i3 %lshr_ln76_207" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 2022 'bitconcatenate' 'or_ln76_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2023 [1/1] (0.00ns)   --->   "%trunc_ln76_268 = trunc i64 %x_268" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 2023 'trunc' 'trunc_ln76_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2024 [1/1] (0.00ns)   --->   "%lshr_ln76_208 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_268, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 2024 'partselect' 'lshr_ln76_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2025 [1/1] (0.00ns)   --->   "%or_ln76_267 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_268, i6 %lshr_ln76_208" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 2025 'bitconcatenate' 'or_ln76_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2026 [1/1] (0.00ns)   --->   "%trunc_ln76_269 = trunc i64 %x_269" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 2026 'trunc' 'trunc_ln76_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2027 [1/1] (0.00ns)   --->   "%lshr_ln76_209 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_269, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 2027 'partselect' 'lshr_ln76_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2028 [1/1] (0.00ns)   --->   "%or_ln76_268 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_269, i10 %lshr_ln76_209" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 2028 'bitconcatenate' 'or_ln76_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2029 [1/1] (0.00ns)   --->   "%trunc_ln76_270 = trunc i64 %x_270" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 2029 'trunc' 'trunc_ln76_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2030 [1/1] (0.00ns)   --->   "%lshr_ln76_210 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_270, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 2030 'partselect' 'lshr_ln76_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2031 [1/1] (0.00ns)   --->   "%or_ln76_269 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_270, i15 %lshr_ln76_210" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 2031 'bitconcatenate' 'or_ln76_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2032 [1/1] (0.00ns)   --->   "%trunc_ln76_271 = trunc i64 %x_271" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 2032 'trunc' 'trunc_ln76_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2033 [1/1] (0.00ns)   --->   "%lshr_ln76_211 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_271, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 2033 'partselect' 'lshr_ln76_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2034 [1/1] (0.00ns)   --->   "%or_ln76_270 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_271, i21 %lshr_ln76_211" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 2034 'bitconcatenate' 'or_ln76_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2035 [1/1] (0.00ns)   --->   "%trunc_ln76_272 = trunc i64 %x_272" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 2035 'trunc' 'trunc_ln76_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2036 [1/1] (0.00ns)   --->   "%lshr_ln76_212 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_272, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 2036 'partselect' 'lshr_ln76_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2037 [1/1] (0.00ns)   --->   "%or_ln76_271 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_272, i28 %lshr_ln76_212" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 2037 'bitconcatenate' 'or_ln76_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2038 [1/1] (0.00ns)   --->   "%trunc_ln76_273 = trunc i64 %x_273" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 2038 'trunc' 'trunc_ln76_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2039 [1/1] (0.00ns)   --->   "%lshr_ln76_213 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_273, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 2039 'partselect' 'lshr_ln76_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2040 [1/1] (0.00ns)   --->   "%or_ln76_272 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_273, i36 %lshr_ln76_213" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 2040 'bitconcatenate' 'or_ln76_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2041 [1/1] (0.00ns)   --->   "%trunc_ln76_274 = trunc i64 %x_274" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 2041 'trunc' 'trunc_ln76_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2042 [1/1] (0.00ns)   --->   "%lshr_ln76_214 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_274, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 2042 'partselect' 'lshr_ln76_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2043 [1/1] (0.00ns)   --->   "%or_ln76_273 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_274, i45 %lshr_ln76_214" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 2043 'bitconcatenate' 'or_ln76_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2044 [1/1] (0.00ns)   --->   "%trunc_ln76_275 = trunc i64 %x_275" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 2044 'trunc' 'trunc_ln76_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2045 [1/1] (0.00ns)   --->   "%lshr_ln76_215 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_275, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 2045 'partselect' 'lshr_ln76_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2046 [1/1] (0.00ns)   --->   "%or_ln76_274 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_275, i55 %lshr_ln76_215" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 2046 'bitconcatenate' 'or_ln76_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2047 [1/1] (0.00ns)   --->   "%trunc_ln76_276 = trunc i64 %x_276" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 2047 'trunc' 'trunc_ln76_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2048 [1/1] (0.00ns)   --->   "%lshr_ln76_216 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_276, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 2048 'partselect' 'lshr_ln76_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2049 [1/1] (0.00ns)   --->   "%or_ln76_275 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_276, i2 %lshr_ln76_216" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 2049 'bitconcatenate' 'or_ln76_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2050 [1/1] (0.00ns)   --->   "%trunc_ln76_277 = trunc i64 %x_277" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 2050 'trunc' 'trunc_ln76_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2051 [1/1] (0.00ns)   --->   "%lshr_ln76_217 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_277, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 2051 'partselect' 'lshr_ln76_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2052 [1/1] (0.00ns)   --->   "%or_ln76_276 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_277, i14 %lshr_ln76_217" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 2052 'bitconcatenate' 'or_ln76_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2053 [1/1] (0.00ns)   --->   "%trunc_ln76_278 = trunc i64 %x_278" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 2053 'trunc' 'trunc_ln76_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2054 [1/1] (0.00ns)   --->   "%lshr_ln76_218 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_278, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 2054 'partselect' 'lshr_ln76_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2055 [1/1] (0.00ns)   --->   "%or_ln76_277 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_278, i27 %lshr_ln76_218" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 2055 'bitconcatenate' 'or_ln76_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2056 [1/1] (0.00ns)   --->   "%trunc_ln76_279 = trunc i64 %x_279" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 2056 'trunc' 'trunc_ln76_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2057 [1/1] (0.00ns)   --->   "%lshr_ln76_219 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_279, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 2057 'partselect' 'lshr_ln76_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2058 [1/1] (0.00ns)   --->   "%or_ln76_278 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_279, i41 %lshr_ln76_219" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 2058 'bitconcatenate' 'or_ln76_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2059 [1/1] (0.00ns)   --->   "%trunc_ln76_280 = trunc i64 %x_280" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 2059 'trunc' 'trunc_ln76_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2060 [1/1] (0.00ns)   --->   "%lshr_ln76_220 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_280, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 2060 'partselect' 'lshr_ln76_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2061 [1/1] (0.00ns)   --->   "%or_ln76_279 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_280, i56 %lshr_ln76_220" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 2061 'bitconcatenate' 'or_ln76_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2062 [1/1] (0.00ns)   --->   "%trunc_ln76_281 = trunc i64 %x_281" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 2062 'trunc' 'trunc_ln76_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2063 [1/1] (0.00ns)   --->   "%lshr_ln76_221 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_281, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 2063 'partselect' 'lshr_ln76_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2064 [1/1] (0.00ns)   --->   "%or_ln76_280 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_281, i8 %lshr_ln76_221" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 2064 'bitconcatenate' 'or_ln76_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2065 [1/1] (0.00ns)   --->   "%trunc_ln76_282 = trunc i64 %x_282" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 2065 'trunc' 'trunc_ln76_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2066 [1/1] (0.00ns)   --->   "%lshr_ln76_222 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_282, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 2066 'partselect' 'lshr_ln76_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2067 [1/1] (0.00ns)   --->   "%or_ln76_281 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_282, i25 %lshr_ln76_222" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 2067 'bitconcatenate' 'or_ln76_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2068 [1/1] (0.00ns)   --->   "%trunc_ln76_283 = trunc i64 %x_283" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 2068 'trunc' 'trunc_ln76_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2069 [1/1] (0.00ns)   --->   "%lshr_ln76_223 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_283, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 2069 'partselect' 'lshr_ln76_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2070 [1/1] (0.00ns)   --->   "%or_ln76_282 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_283, i43 %lshr_ln76_223" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 2070 'bitconcatenate' 'or_ln76_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2071 [1/1] (0.00ns)   --->   "%trunc_ln76_284 = trunc i64 %x_284" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 2071 'trunc' 'trunc_ln76_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2072 [1/1] (0.00ns)   --->   "%lshr_ln76_224 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_284, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 2072 'partselect' 'lshr_ln76_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2073 [1/1] (0.00ns)   --->   "%or_ln76_283 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_284, i62 %lshr_ln76_224" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 2073 'bitconcatenate' 'or_ln76_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2074 [1/1] (0.00ns)   --->   "%trunc_ln76_285 = trunc i64 %x_285" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 2074 'trunc' 'trunc_ln76_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2075 [1/1] (0.00ns)   --->   "%lshr_ln76_225 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_285, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 2075 'partselect' 'lshr_ln76_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2076 [1/1] (0.00ns)   --->   "%or_ln76_284 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_285, i18 %lshr_ln76_225" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 2076 'bitconcatenate' 'or_ln76_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2077 [1/1] (0.00ns)   --->   "%trunc_ln76_286 = trunc i64 %x_286" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 2077 'trunc' 'trunc_ln76_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2078 [1/1] (0.00ns)   --->   "%lshr_ln76_226 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_286, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 2078 'partselect' 'lshr_ln76_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2079 [1/1] (0.00ns)   --->   "%or_ln76_285 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_286, i39 %lshr_ln76_226" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 2079 'bitconcatenate' 'or_ln76_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2080 [1/1] (0.00ns)   --->   "%trunc_ln76_287 = trunc i64 %x_287" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 2080 'trunc' 'trunc_ln76_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2081 [1/1] (0.00ns)   --->   "%lshr_ln76_227 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_287, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 2081 'partselect' 'lshr_ln76_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2082 [1/1] (0.00ns)   --->   "%or_ln76_286 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_287, i61 %lshr_ln76_227" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 2082 'bitconcatenate' 'or_ln76_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2083 [1/1] (0.00ns)   --->   "%trunc_ln76_288 = trunc i64 %x_288" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 2083 'trunc' 'trunc_ln76_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2084 [1/1] (0.00ns)   --->   "%lshr_ln76_228 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_288, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 2084 'partselect' 'lshr_ln76_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2085 [1/1] (0.00ns)   --->   "%or_ln76_287 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_288, i20 %lshr_ln76_228" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 2085 'bitconcatenate' 'or_ln76_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2086 [1/1] (0.00ns)   --->   "%trunc_ln76_289 = trunc i64 %x_289" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 2086 'trunc' 'trunc_ln76_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2087 [1/1] (0.00ns)   --->   "%lshr_ln76_229 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_289, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 2087 'partselect' 'lshr_ln76_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2088 [1/1] (0.00ns)   --->   "%or_ln76_288 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_289, i44 %lshr_ln76_229" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 2088 'bitconcatenate' 'or_ln76_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_433)   --->   "%xor_ln198_432 = xor i64 %or_ln76_282, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2089 'xor' 'xor_ln198_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_433)   --->   "%and_ln198_216 = and i64 %or_ln76_270, i64 %xor_ln198_432" [./sha3.hpp:198]   --->   Operation 2090 'and' 'and_ln198_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2091 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_433 = xor i64 %and_ln198_216, i64 %or_ln76_288" [./sha3.hpp:198]   --->   Operation 2091 'xor' 'xor_ln198_433' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_435)   --->   "%xor_ln198_434 = xor i64 %or_ln76_270, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2092 'xor' 'xor_ln198_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_435)   --->   "%and_ln198_217 = and i64 %or_ln76_276, i64 %xor_ln198_434" [./sha3.hpp:198]   --->   Operation 2093 'and' 'and_ln198_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2094 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_435 = xor i64 %and_ln198_217, i64 %or_ln76_282" [./sha3.hpp:198]   --->   Operation 2094 'xor' 'xor_ln198_435' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_437)   --->   "%xor_ln198_436 = xor i64 %or_ln76_276, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2095 'xor' 'xor_ln198_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_437)   --->   "%and_ln198_218 = and i64 %xor_ln123_225, i64 %xor_ln198_436" [./sha3.hpp:198]   --->   Operation 2096 'and' 'and_ln198_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2097 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_437 = xor i64 %and_ln198_218, i64 %or_ln76_270" [./sha3.hpp:198]   --->   Operation 2097 'xor' 'xor_ln198_437' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_439)   --->   "%xor_ln198_438 = xor i64 %xor_ln123_225, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2098 'xor' 'xor_ln198_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_439)   --->   "%and_ln198_219 = and i64 %or_ln76_288, i64 %xor_ln198_438" [./sha3.hpp:198]   --->   Operation 2099 'and' 'and_ln198_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2100 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_439 = xor i64 %and_ln198_219, i64 %or_ln76_276" [./sha3.hpp:198]   --->   Operation 2100 'xor' 'xor_ln198_439' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_441)   --->   "%xor_ln198_440 = xor i64 %or_ln76_287, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2101 'xor' 'xor_ln198_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_441)   --->   "%and_ln198_220 = and i64 %or_ln76_266, i64 %xor_ln198_440" [./sha3.hpp:198]   --->   Operation 2102 'and' 'and_ln198_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2103 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_441 = xor i64 %and_ln198_220, i64 %or_ln76_271" [./sha3.hpp:198]   --->   Operation 2103 'xor' 'xor_ln198_441' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_443)   --->   "%xor_ln198_442 = xor i64 %or_ln76_266, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2104 'xor' 'xor_ln198_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_443)   --->   "%and_ln198_221 = and i64 %or_ln76_273, i64 %xor_ln198_442" [./sha3.hpp:198]   --->   Operation 2105 'and' 'and_ln198_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2106 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_443 = xor i64 %and_ln198_221, i64 %or_ln76_287" [./sha3.hpp:198]   --->   Operation 2106 'xor' 'xor_ln198_443' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_445)   --->   "%xor_ln198_444 = xor i64 %or_ln76_273, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2107 'xor' 'xor_ln198_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_445)   --->   "%and_ln198_222 = and i64 %or_ln76_286, i64 %xor_ln198_444" [./sha3.hpp:198]   --->   Operation 2108 'and' 'and_ln198_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2109 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_445 = xor i64 %and_ln198_222, i64 %or_ln76_266" [./sha3.hpp:198]   --->   Operation 2109 'xor' 'xor_ln198_445' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_447)   --->   "%xor_ln198_446 = xor i64 %or_ln76_286, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2110 'xor' 'xor_ln198_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_447)   --->   "%and_ln198_223 = and i64 %or_ln76_271, i64 %xor_ln198_446" [./sha3.hpp:198]   --->   Operation 2111 'and' 'and_ln198_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2112 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_447 = xor i64 %and_ln198_223, i64 %or_ln76_273" [./sha3.hpp:198]   --->   Operation 2112 'xor' 'xor_ln198_447' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_449)   --->   "%xor_ln198_448 = xor i64 %or_ln76_271, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2113 'xor' 'xor_ln198_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_449)   --->   "%and_ln198_224 = and i64 %or_ln76_287, i64 %xor_ln198_448" [./sha3.hpp:198]   --->   Operation 2114 'and' 'and_ln198_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2115 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_449 = xor i64 %and_ln198_224, i64 %or_ln76_286" [./sha3.hpp:198]   --->   Operation 2115 'xor' 'xor_ln198_449' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_451)   --->   "%xor_ln198_450 = xor i64 %or_ln76_267, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2116 'xor' 'xor_ln198_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_451)   --->   "%and_ln198_225 = and i64 %or_ln76_281, i64 %xor_ln198_450" [./sha3.hpp:198]   --->   Operation 2117 'and' 'and_ln198_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2118 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_451 = xor i64 %and_ln198_225, i64 %or_ln76_265" [./sha3.hpp:198]   --->   Operation 2118 'xor' 'xor_ln198_451' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_453)   --->   "%xor_ln198_452 = xor i64 %or_ln76_281, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2119 'xor' 'xor_ln198_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_453)   --->   "%and_ln198_226 = and i64 %or_ln76_280, i64 %xor_ln198_452" [./sha3.hpp:198]   --->   Operation 2120 'and' 'and_ln198_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2121 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_453 = xor i64 %and_ln198_226, i64 %or_ln76_267" [./sha3.hpp:198]   --->   Operation 2121 'xor' 'xor_ln198_453' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_455)   --->   "%xor_ln198_454 = xor i64 %or_ln76_280, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2122 'xor' 'xor_ln198_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_455)   --->   "%and_ln198_227 = and i64 %or_ln76_284, i64 %xor_ln198_454" [./sha3.hpp:198]   --->   Operation 2123 'and' 'and_ln198_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2124 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_455 = xor i64 %and_ln198_227, i64 %or_ln76_281" [./sha3.hpp:198]   --->   Operation 2124 'xor' 'xor_ln198_455' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_457)   --->   "%xor_ln198_456 = xor i64 %or_ln76_284, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2125 'xor' 'xor_ln198_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_457)   --->   "%and_ln198_228 = and i64 %or_ln76_265, i64 %xor_ln198_456" [./sha3.hpp:198]   --->   Operation 2126 'and' 'and_ln198_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2127 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_457 = xor i64 %and_ln198_228, i64 %or_ln76_280" [./sha3.hpp:198]   --->   Operation 2127 'xor' 'xor_ln198_457' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_459)   --->   "%xor_ln198_458 = xor i64 %or_ln76_265, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2128 'xor' 'xor_ln198_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_459)   --->   "%and_ln198_229 = and i64 %or_ln76_267, i64 %xor_ln198_458" [./sha3.hpp:198]   --->   Operation 2129 'and' 'and_ln198_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2130 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_459 = xor i64 %and_ln198_229, i64 %or_ln76_284" [./sha3.hpp:198]   --->   Operation 2130 'xor' 'xor_ln198_459' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_461)   --->   "%xor_ln198_460 = xor i64 %or_ln76_272, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2131 'xor' 'xor_ln198_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_461)   --->   "%and_ln198_230 = and i64 %or_ln76_268, i64 %xor_ln198_460" [./sha3.hpp:198]   --->   Operation 2132 'and' 'and_ln198_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2133 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_461 = xor i64 %and_ln198_230, i64 %or_ln76_277" [./sha3.hpp:198]   --->   Operation 2133 'xor' 'xor_ln198_461' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_463)   --->   "%xor_ln198_462 = xor i64 %or_ln76_268, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2134 'xor' 'xor_ln198_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_463)   --->   "%and_ln198_231 = and i64 %or_ln76_269, i64 %xor_ln198_462" [./sha3.hpp:198]   --->   Operation 2135 'and' 'and_ln198_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2136 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_463 = xor i64 %and_ln198_231, i64 %or_ln76_272" [./sha3.hpp:198]   --->   Operation 2136 'xor' 'xor_ln198_463' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_465)   --->   "%xor_ln198_464 = xor i64 %or_ln76_269, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2137 'xor' 'xor_ln198_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_465)   --->   "%and_ln198_232 = and i64 %or_ln76_279, i64 %xor_ln198_464" [./sha3.hpp:198]   --->   Operation 2138 'and' 'and_ln198_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2139 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_465 = xor i64 %and_ln198_232, i64 %or_ln76_268" [./sha3.hpp:198]   --->   Operation 2139 'xor' 'xor_ln198_465' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_467)   --->   "%xor_ln198_466 = xor i64 %or_ln76_279, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2140 'xor' 'xor_ln198_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_467)   --->   "%and_ln198_233 = and i64 %or_ln76_277, i64 %xor_ln198_466" [./sha3.hpp:198]   --->   Operation 2141 'and' 'and_ln198_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2142 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_467 = xor i64 %and_ln198_233, i64 %or_ln76_269" [./sha3.hpp:198]   --->   Operation 2142 'xor' 'xor_ln198_467' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_469)   --->   "%xor_ln198_468 = xor i64 %or_ln76_277, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2143 'xor' 'xor_ln198_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_469)   --->   "%and_ln198_234 = and i64 %or_ln76_272, i64 %xor_ln198_468" [./sha3.hpp:198]   --->   Operation 2144 'and' 'and_ln198_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2145 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_469 = xor i64 %and_ln198_234, i64 %or_ln76_279" [./sha3.hpp:198]   --->   Operation 2145 'xor' 'xor_ln198_469' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_471)   --->   "%xor_ln198_470 = xor i64 %or_ln76_274, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2146 'xor' 'xor_ln198_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_471)   --->   "%and_ln198_235 = and i64 %or_ln76_285, i64 %xor_ln198_470" [./sha3.hpp:198]   --->   Operation 2147 'and' 'and_ln198_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2148 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_471 = xor i64 %and_ln198_235, i64 %or_ln76_283" [./sha3.hpp:198]   --->   Operation 2148 'xor' 'xor_ln198_471' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_473)   --->   "%xor_ln198_472 = xor i64 %or_ln76_285, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2149 'xor' 'xor_ln198_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_473)   --->   "%and_ln198_236 = and i64 %or_ln76_278, i64 %xor_ln198_472" [./sha3.hpp:198]   --->   Operation 2150 'and' 'and_ln198_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2151 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_473 = xor i64 %and_ln198_236, i64 %or_ln76_274" [./sha3.hpp:198]   --->   Operation 2151 'xor' 'xor_ln198_473' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_475)   --->   "%xor_ln198_474 = xor i64 %or_ln76_278, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2152 'xor' 'xor_ln198_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_475)   --->   "%and_ln198_237 = and i64 %or_ln76_275, i64 %xor_ln198_474" [./sha3.hpp:198]   --->   Operation 2153 'and' 'and_ln198_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2154 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_475 = xor i64 %and_ln198_237, i64 %or_ln76_285" [./sha3.hpp:198]   --->   Operation 2154 'xor' 'xor_ln198_475' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_477)   --->   "%xor_ln198_476 = xor i64 %or_ln76_275, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2155 'xor' 'xor_ln198_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_477)   --->   "%and_ln198_238 = and i64 %or_ln76_283, i64 %xor_ln198_476" [./sha3.hpp:198]   --->   Operation 2156 'and' 'and_ln198_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2157 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_477 = xor i64 %and_ln198_238, i64 %or_ln76_278" [./sha3.hpp:198]   --->   Operation 2157 'xor' 'xor_ln198_477' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_479)   --->   "%xor_ln198_478 = xor i64 %or_ln76_283, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2158 'xor' 'xor_ln198_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_479)   --->   "%and_ln198_239 = and i64 %or_ln76_274, i64 %xor_ln198_478" [./sha3.hpp:198]   --->   Operation 2159 'and' 'and_ln198_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2160 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_479 = xor i64 %and_ln198_239, i64 %or_ln76_275" [./sha3.hpp:198]   --->   Operation 2160 'xor' 'xor_ln198_479' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_29)   --->   "%xor_ln203_27 = xor i64 %or_ln76_288, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 2161 'xor' 'xor_ln203_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_29)   --->   "%and_ln203_9 = and i64 %or_ln76_282, i64 %xor_ln203_27" [./sha3.hpp:203]   --->   Operation 2162 'and' 'and_ln203_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_29)   --->   "%xor_ln203_28 = xor i64 %and_ln203_9, i64 136" [./sha3.hpp:203]   --->   Operation 2163 'xor' 'xor_ln203_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2164 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_29 = xor i64 %xor_ln203_28, i64 %xor_ln123_225" [./sha3.hpp:203]   --->   Operation 2164 'xor' 'xor_ln203_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node x_294)   --->   "%xor_ln113_200 = xor i64 %xor_ln198_461, i64 %xor_ln198_471" [./sha3.hpp:113]   --->   Operation 2165 'xor' 'xor_ln113_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node x_294)   --->   "%xor_ln113_201 = xor i64 %xor_ln198_441, i64 %xor_ln203_29" [./sha3.hpp:113]   --->   Operation 2166 'xor' 'xor_ln113_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node x_294)   --->   "%xor_ln113_202 = xor i64 %xor_ln113_201, i64 %xor_ln198_451" [./sha3.hpp:113]   --->   Operation 2167 'xor' 'xor_ln113_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2168 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_294 = xor i64 %xor_ln113_202, i64 %xor_ln113_200" [./sha3.hpp:113]   --->   Operation 2168 'xor' 'x_294' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node x_290)   --->   "%xor_ln113_204 = xor i64 %xor_ln198_463, i64 %xor_ln198_473" [./sha3.hpp:113]   --->   Operation 2169 'xor' 'xor_ln113_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node x_290)   --->   "%xor_ln113_205 = xor i64 %xor_ln198_443, i64 %xor_ln198_433" [./sha3.hpp:113]   --->   Operation 2170 'xor' 'xor_ln113_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node x_290)   --->   "%xor_ln113_206 = xor i64 %xor_ln113_205, i64 %xor_ln198_453" [./sha3.hpp:113]   --->   Operation 2171 'xor' 'xor_ln113_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2172 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_290 = xor i64 %xor_ln113_206, i64 %xor_ln113_204" [./sha3.hpp:113]   --->   Operation 2172 'xor' 'x_290' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node x_291)   --->   "%xor_ln113_208 = xor i64 %xor_ln198_465, i64 %xor_ln198_475" [./sha3.hpp:113]   --->   Operation 2173 'xor' 'xor_ln113_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node x_291)   --->   "%xor_ln113_209 = xor i64 %xor_ln198_445, i64 %xor_ln198_435" [./sha3.hpp:113]   --->   Operation 2174 'xor' 'xor_ln113_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node x_291)   --->   "%xor_ln113_210 = xor i64 %xor_ln113_209, i64 %xor_ln198_455" [./sha3.hpp:113]   --->   Operation 2175 'xor' 'xor_ln113_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2176 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_291 = xor i64 %xor_ln113_210, i64 %xor_ln113_208" [./sha3.hpp:113]   --->   Operation 2176 'xor' 'x_291' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node x_292)   --->   "%xor_ln113_212 = xor i64 %xor_ln198_467, i64 %xor_ln198_477" [./sha3.hpp:113]   --->   Operation 2177 'xor' 'xor_ln113_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node x_292)   --->   "%xor_ln113_213 = xor i64 %xor_ln198_447, i64 %xor_ln198_437" [./sha3.hpp:113]   --->   Operation 2178 'xor' 'xor_ln113_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node x_292)   --->   "%xor_ln113_214 = xor i64 %xor_ln113_213, i64 %xor_ln198_457" [./sha3.hpp:113]   --->   Operation 2179 'xor' 'xor_ln113_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2180 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_292 = xor i64 %xor_ln113_214, i64 %xor_ln113_212" [./sha3.hpp:113]   --->   Operation 2180 'xor' 'x_292' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node x_293)   --->   "%xor_ln113_216 = xor i64 %xor_ln198_469, i64 %xor_ln198_479" [./sha3.hpp:113]   --->   Operation 2181 'xor' 'xor_ln113_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node x_293)   --->   "%xor_ln113_217 = xor i64 %xor_ln198_449, i64 %xor_ln198_439" [./sha3.hpp:113]   --->   Operation 2182 'xor' 'xor_ln113_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node x_293)   --->   "%xor_ln113_218 = xor i64 %xor_ln113_217, i64 %xor_ln198_459" [./sha3.hpp:113]   --->   Operation 2183 'xor' 'xor_ln113_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2184 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_293 = xor i64 %xor_ln113_218, i64 %xor_ln113_216" [./sha3.hpp:113]   --->   Operation 2184 'xor' 'x_293' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2185 [1/1] (0.00ns)   --->   "%trunc_ln76_290 = trunc i64 %x_290" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2185 'trunc' 'trunc_ln76_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2186 [1/1] (0.00ns)   --->   "%tmp_673 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_290, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2186 'bitselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2187 [1/1] (0.00ns)   --->   "%or_ln76_289 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_290, i1 %tmp_673" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2187 'bitconcatenate' 'or_ln76_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2188 [1/1] (0.28ns)   --->   "%tmp_674 = xor i64 %or_ln76_289, i64 %x_293" [./sha3.hpp:119]   --->   Operation 2188 'xor' 'tmp_674' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2189 [1/1] (0.28ns)   --->   "%xor_ln123_250 = xor i64 %tmp_674, i64 %xor_ln203_29" [./sha3.hpp:123]   --->   Operation 2189 'xor' 'xor_ln123_250' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2190 [1/1] (0.28ns)   --->   "%x_302 = xor i64 %tmp_674, i64 %xor_ln198_441" [./sha3.hpp:123]   --->   Operation 2190 'xor' 'x_302' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2191 [1/1] (0.28ns)   --->   "%x_296 = xor i64 %tmp_674, i64 %xor_ln198_451" [./sha3.hpp:123]   --->   Operation 2191 'xor' 'x_296' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2192 [1/1] (0.28ns)   --->   "%x_308 = xor i64 %tmp_674, i64 %xor_ln198_461" [./sha3.hpp:123]   --->   Operation 2192 'xor' 'x_308' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2193 [1/1] (0.28ns)   --->   "%x_314 = xor i64 %tmp_674, i64 %xor_ln198_471" [./sha3.hpp:123]   --->   Operation 2193 'xor' 'x_314' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2194 [1/1] (0.00ns)   --->   "%trunc_ln76_291 = trunc i64 %x_291" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2194 'trunc' 'trunc_ln76_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2195 [1/1] (0.00ns)   --->   "%tmp_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_291, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2195 'bitselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2196 [1/1] (0.00ns)   --->   "%or_ln76_290 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_291, i1 %tmp_675" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2196 'bitconcatenate' 'or_ln76_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2197 [1/1] (0.28ns)   --->   "%tmp_676 = xor i64 %or_ln76_290, i64 %x_294" [./sha3.hpp:119]   --->   Operation 2197 'xor' 'tmp_676' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2198 [1/1] (0.28ns)   --->   "%x_295 = xor i64 %tmp_676, i64 %xor_ln198_433" [./sha3.hpp:123]   --->   Operation 2198 'xor' 'x_295' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2199 [1/1] (0.28ns)   --->   "%x_318 = xor i64 %tmp_676, i64 %xor_ln198_443" [./sha3.hpp:123]   --->   Operation 2199 'xor' 'x_318' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2200 [1/1] (0.28ns)   --->   "%x_298 = xor i64 %tmp_676, i64 %xor_ln198_453" [./sha3.hpp:123]   --->   Operation 2200 'xor' 'x_298' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2201 [1/1] (0.28ns)   --->   "%x_303 = xor i64 %tmp_676, i64 %xor_ln198_463" [./sha3.hpp:123]   --->   Operation 2201 'xor' 'x_303' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2202 [1/1] (0.28ns)   --->   "%x_305 = xor i64 %tmp_676, i64 %xor_ln198_473" [./sha3.hpp:123]   --->   Operation 2202 'xor' 'x_305' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2203 [1/1] (0.00ns)   --->   "%trunc_ln76_292 = trunc i64 %x_292" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2203 'trunc' 'trunc_ln76_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2204 [1/1] (0.00ns)   --->   "%tmp_677 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_292, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2204 'bitselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2205 [1/1] (0.00ns)   --->   "%or_ln76_291 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_292, i1 %tmp_677" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2205 'bitconcatenate' 'or_ln76_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2206 [1/1] (0.28ns)   --->   "%tmp_678 = xor i64 %or_ln76_291, i64 %x_290" [./sha3.hpp:119]   --->   Operation 2206 'xor' 'tmp_678' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2207 [1/1] (0.28ns)   --->   "%x_313 = xor i64 %tmp_678, i64 %xor_ln198_435" [./sha3.hpp:123]   --->   Operation 2207 'xor' 'x_313' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2208 [1/1] (0.28ns)   --->   "%x_297 = xor i64 %tmp_678, i64 %xor_ln198_445" [./sha3.hpp:123]   --->   Operation 2208 'xor' 'x_297' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2209 [1/1] (0.28ns)   --->   "%x_312 = xor i64 %tmp_678, i64 %xor_ln198_455" [./sha3.hpp:123]   --->   Operation 2209 'xor' 'x_312' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2210 [1/1] (0.28ns)   --->   "%x_299 = xor i64 %tmp_678, i64 %xor_ln198_465" [./sha3.hpp:123]   --->   Operation 2210 'xor' 'x_299' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2211 [1/1] (0.28ns)   --->   "%x_316 = xor i64 %tmp_678, i64 %xor_ln198_475" [./sha3.hpp:123]   --->   Operation 2211 'xor' 'x_316' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2212 [1/1] (0.00ns)   --->   "%trunc_ln76_293 = trunc i64 %x_293" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2212 'trunc' 'trunc_ln76_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2213 [1/1] (0.00ns)   --->   "%tmp_679 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_293, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2213 'bitselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2214 [1/1] (0.00ns)   --->   "%or_ln76_292 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_293, i1 %tmp_679" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2214 'bitconcatenate' 'or_ln76_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2215 [1/1] (0.28ns)   --->   "%tmp_680 = xor i64 %or_ln76_292, i64 %x_291" [./sha3.hpp:119]   --->   Operation 2215 'xor' 'tmp_680' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2216 [1/1] (0.28ns)   --->   "%x_301 = xor i64 %tmp_680, i64 %xor_ln198_437" [./sha3.hpp:123]   --->   Operation 2216 'xor' 'x_301' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2217 [1/1] (0.28ns)   --->   "%x_304 = xor i64 %tmp_680, i64 %xor_ln198_447" [./sha3.hpp:123]   --->   Operation 2217 'xor' 'x_304' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2218 [1/1] (0.28ns)   --->   "%x_311 = xor i64 %tmp_680, i64 %xor_ln198_457" [./sha3.hpp:123]   --->   Operation 2218 'xor' 'x_311' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2219 [1/1] (0.28ns)   --->   "%x_300 = xor i64 %tmp_680, i64 %xor_ln198_467" [./sha3.hpp:123]   --->   Operation 2219 'xor' 'x_300' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2220 [1/1] (0.28ns)   --->   "%x_309 = xor i64 %tmp_680, i64 %xor_ln198_477" [./sha3.hpp:123]   --->   Operation 2220 'xor' 'x_309' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2221 [1/1] (0.00ns)   --->   "%trunc_ln76_294 = trunc i64 %x_294" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2221 'trunc' 'trunc_ln76_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2222 [1/1] (0.00ns)   --->   "%tmp_681 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_294, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2222 'bitselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2223 [1/1] (0.00ns)   --->   "%or_ln76_293 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_294, i1 %tmp_681" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2223 'bitconcatenate' 'or_ln76_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2224 [1/1] (0.28ns)   --->   "%tmp_682 = xor i64 %or_ln76_293, i64 %x_292" [./sha3.hpp:119]   --->   Operation 2224 'xor' 'tmp_682' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2225 [1/1] (0.28ns)   --->   "%x_307 = xor i64 %tmp_682, i64 %xor_ln198_439" [./sha3.hpp:123]   --->   Operation 2225 'xor' 'x_307' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2226 [1/1] (0.28ns)   --->   "%x_317 = xor i64 %tmp_682, i64 %xor_ln198_449" [./sha3.hpp:123]   --->   Operation 2226 'xor' 'x_317' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2227 [1/1] (0.28ns)   --->   "%x_315 = xor i64 %tmp_682, i64 %xor_ln198_459" [./sha3.hpp:123]   --->   Operation 2227 'xor' 'x_315' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2228 [1/1] (0.28ns)   --->   "%x_310 = xor i64 %tmp_682, i64 %xor_ln198_469" [./sha3.hpp:123]   --->   Operation 2228 'xor' 'x_310' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2229 [1/1] (0.28ns)   --->   "%x_306 = xor i64 %tmp_682, i64 %xor_ln198_479" [./sha3.hpp:123]   --->   Operation 2229 'xor' 'x_306' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2230 [1/1] (0.00ns)   --->   "%trunc_ln76_295 = trunc i64 %x_295" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 2230 'trunc' 'trunc_ln76_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2231 [1/1] (0.00ns)   --->   "%tmp_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_295, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 2231 'bitselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2232 [1/1] (0.00ns)   --->   "%or_ln76_294 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_295, i1 %tmp_683" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 2232 'bitconcatenate' 'or_ln76_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2233 [1/1] (0.00ns)   --->   "%trunc_ln76_296 = trunc i64 %x_296" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 2233 'trunc' 'trunc_ln76_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2234 [1/1] (0.00ns)   --->   "%lshr_ln76_230 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_296, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 2234 'partselect' 'lshr_ln76_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2235 [1/1] (0.00ns)   --->   "%or_ln76_295 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_296, i3 %lshr_ln76_230" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 2235 'bitconcatenate' 'or_ln76_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2236 [1/1] (0.00ns)   --->   "%trunc_ln76_297 = trunc i64 %x_297" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 2236 'trunc' 'trunc_ln76_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2237 [1/1] (0.00ns)   --->   "%lshr_ln76_231 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_297, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 2237 'partselect' 'lshr_ln76_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2238 [1/1] (0.00ns)   --->   "%or_ln76_296 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_297, i6 %lshr_ln76_231" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 2238 'bitconcatenate' 'or_ln76_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2239 [1/1] (0.00ns)   --->   "%trunc_ln76_298 = trunc i64 %x_298" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 2239 'trunc' 'trunc_ln76_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2240 [1/1] (0.00ns)   --->   "%lshr_ln76_232 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_298, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 2240 'partselect' 'lshr_ln76_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2241 [1/1] (0.00ns)   --->   "%or_ln76_297 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_298, i10 %lshr_ln76_232" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 2241 'bitconcatenate' 'or_ln76_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2242 [1/1] (0.00ns)   --->   "%trunc_ln76_299 = trunc i64 %x_299" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 2242 'trunc' 'trunc_ln76_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2243 [1/1] (0.00ns)   --->   "%lshr_ln76_233 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_299, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 2243 'partselect' 'lshr_ln76_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2244 [1/1] (0.00ns)   --->   "%or_ln76_298 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_299, i15 %lshr_ln76_233" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 2244 'bitconcatenate' 'or_ln76_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2245 [1/1] (0.00ns)   --->   "%trunc_ln76_300 = trunc i64 %x_300" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 2245 'trunc' 'trunc_ln76_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2246 [1/1] (0.00ns)   --->   "%lshr_ln76_234 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_300, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 2246 'partselect' 'lshr_ln76_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2247 [1/1] (0.00ns)   --->   "%or_ln76_299 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_300, i21 %lshr_ln76_234" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 2247 'bitconcatenate' 'or_ln76_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2248 [1/1] (0.00ns)   --->   "%trunc_ln76_301 = trunc i64 %x_301" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 2248 'trunc' 'trunc_ln76_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2249 [1/1] (0.00ns)   --->   "%lshr_ln76_235 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_301, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 2249 'partselect' 'lshr_ln76_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2250 [1/1] (0.00ns)   --->   "%or_ln76_300 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_301, i28 %lshr_ln76_235" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 2250 'bitconcatenate' 'or_ln76_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2251 [1/1] (0.00ns)   --->   "%trunc_ln76_302 = trunc i64 %x_302" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 2251 'trunc' 'trunc_ln76_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2252 [1/1] (0.00ns)   --->   "%lshr_ln76_236 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_302, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 2252 'partselect' 'lshr_ln76_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2253 [1/1] (0.00ns)   --->   "%or_ln76_301 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_302, i36 %lshr_ln76_236" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 2253 'bitconcatenate' 'or_ln76_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2254 [1/1] (0.00ns)   --->   "%trunc_ln76_303 = trunc i64 %x_303" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 2254 'trunc' 'trunc_ln76_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2255 [1/1] (0.00ns)   --->   "%lshr_ln76_237 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_303, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 2255 'partselect' 'lshr_ln76_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2256 [1/1] (0.00ns)   --->   "%or_ln76_302 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_303, i45 %lshr_ln76_237" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 2256 'bitconcatenate' 'or_ln76_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2257 [1/1] (0.00ns)   --->   "%trunc_ln76_304 = trunc i64 %x_304" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 2257 'trunc' 'trunc_ln76_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2258 [1/1] (0.00ns)   --->   "%lshr_ln76_238 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_304, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 2258 'partselect' 'lshr_ln76_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2259 [1/1] (0.00ns)   --->   "%or_ln76_303 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_304, i55 %lshr_ln76_238" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 2259 'bitconcatenate' 'or_ln76_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2260 [1/1] (0.00ns)   --->   "%trunc_ln76_305 = trunc i64 %x_305" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 2260 'trunc' 'trunc_ln76_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2261 [1/1] (0.00ns)   --->   "%lshr_ln76_239 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_305, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 2261 'partselect' 'lshr_ln76_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2262 [1/1] (0.00ns)   --->   "%or_ln76_304 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_305, i2 %lshr_ln76_239" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 2262 'bitconcatenate' 'or_ln76_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2263 [1/1] (0.00ns)   --->   "%trunc_ln76_306 = trunc i64 %x_306" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 2263 'trunc' 'trunc_ln76_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2264 [1/1] (0.00ns)   --->   "%lshr_ln76_240 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_306, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 2264 'partselect' 'lshr_ln76_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2265 [1/1] (0.00ns)   --->   "%or_ln76_305 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_306, i14 %lshr_ln76_240" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 2265 'bitconcatenate' 'or_ln76_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2266 [1/1] (0.00ns)   --->   "%trunc_ln76_307 = trunc i64 %x_307" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 2266 'trunc' 'trunc_ln76_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2267 [1/1] (0.00ns)   --->   "%lshr_ln76_241 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_307, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 2267 'partselect' 'lshr_ln76_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2268 [1/1] (0.00ns)   --->   "%or_ln76_306 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_307, i27 %lshr_ln76_241" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 2268 'bitconcatenate' 'or_ln76_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2269 [1/1] (0.00ns)   --->   "%trunc_ln76_308 = trunc i64 %x_308" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 2269 'trunc' 'trunc_ln76_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2270 [1/1] (0.00ns)   --->   "%lshr_ln76_242 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_308, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 2270 'partselect' 'lshr_ln76_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2271 [1/1] (0.00ns)   --->   "%or_ln76_307 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_308, i41 %lshr_ln76_242" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 2271 'bitconcatenate' 'or_ln76_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2272 [1/1] (0.00ns)   --->   "%trunc_ln76_309 = trunc i64 %x_309" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 2272 'trunc' 'trunc_ln76_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2273 [1/1] (0.00ns)   --->   "%lshr_ln76_243 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_309, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 2273 'partselect' 'lshr_ln76_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2274 [1/1] (0.00ns)   --->   "%or_ln76_308 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_309, i56 %lshr_ln76_243" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 2274 'bitconcatenate' 'or_ln76_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2275 [1/1] (0.00ns)   --->   "%trunc_ln76_310 = trunc i64 %x_310" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 2275 'trunc' 'trunc_ln76_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2276 [1/1] (0.00ns)   --->   "%lshr_ln76_244 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_310, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 2276 'partselect' 'lshr_ln76_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2277 [1/1] (0.00ns)   --->   "%or_ln76_309 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_310, i8 %lshr_ln76_244" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 2277 'bitconcatenate' 'or_ln76_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2278 [1/1] (0.00ns)   --->   "%trunc_ln76_311 = trunc i64 %x_311" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 2278 'trunc' 'trunc_ln76_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2279 [1/1] (0.00ns)   --->   "%lshr_ln76_245 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_311, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 2279 'partselect' 'lshr_ln76_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2280 [1/1] (0.00ns)   --->   "%or_ln76_310 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_311, i25 %lshr_ln76_245" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 2280 'bitconcatenate' 'or_ln76_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2281 [1/1] (0.00ns)   --->   "%trunc_ln76_312 = trunc i64 %x_312" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 2281 'trunc' 'trunc_ln76_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2282 [1/1] (0.00ns)   --->   "%lshr_ln76_246 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_312, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 2282 'partselect' 'lshr_ln76_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2283 [1/1] (0.00ns)   --->   "%or_ln76_311 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_312, i43 %lshr_ln76_246" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 2283 'bitconcatenate' 'or_ln76_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2284 [1/1] (0.00ns)   --->   "%trunc_ln76_313 = trunc i64 %x_313" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 2284 'trunc' 'trunc_ln76_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2285 [1/1] (0.00ns)   --->   "%lshr_ln76_247 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_313, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 2285 'partselect' 'lshr_ln76_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2286 [1/1] (0.00ns)   --->   "%or_ln76_312 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_313, i62 %lshr_ln76_247" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 2286 'bitconcatenate' 'or_ln76_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2287 [1/1] (0.00ns)   --->   "%trunc_ln76_314 = trunc i64 %x_314" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 2287 'trunc' 'trunc_ln76_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2288 [1/1] (0.00ns)   --->   "%lshr_ln76_248 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_314, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 2288 'partselect' 'lshr_ln76_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2289 [1/1] (0.00ns)   --->   "%or_ln76_313 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_314, i18 %lshr_ln76_248" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 2289 'bitconcatenate' 'or_ln76_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2290 [1/1] (0.00ns)   --->   "%trunc_ln76_315 = trunc i64 %x_315" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 2290 'trunc' 'trunc_ln76_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2291 [1/1] (0.00ns)   --->   "%lshr_ln76_249 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_315, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 2291 'partselect' 'lshr_ln76_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2292 [1/1] (0.00ns)   --->   "%or_ln76_314 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_315, i39 %lshr_ln76_249" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 2292 'bitconcatenate' 'or_ln76_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2293 [1/1] (0.00ns)   --->   "%trunc_ln76_316 = trunc i64 %x_316" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 2293 'trunc' 'trunc_ln76_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2294 [1/1] (0.00ns)   --->   "%lshr_ln76_250 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_316, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 2294 'partselect' 'lshr_ln76_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2295 [1/1] (0.00ns)   --->   "%or_ln76_315 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_316, i61 %lshr_ln76_250" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 2295 'bitconcatenate' 'or_ln76_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2296 [1/1] (0.00ns)   --->   "%trunc_ln76_317 = trunc i64 %x_317" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 2296 'trunc' 'trunc_ln76_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2297 [1/1] (0.00ns)   --->   "%lshr_ln76_251 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_317, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 2297 'partselect' 'lshr_ln76_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2298 [1/1] (0.00ns)   --->   "%or_ln76_316 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_317, i20 %lshr_ln76_251" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 2298 'bitconcatenate' 'or_ln76_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2299 [1/1] (0.00ns)   --->   "%trunc_ln76_318 = trunc i64 %x_318" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 2299 'trunc' 'trunc_ln76_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2300 [1/1] (0.00ns)   --->   "%lshr_ln76_252 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_318, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 2300 'partselect' 'lshr_ln76_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2301 [1/1] (0.00ns)   --->   "%or_ln76_317 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_318, i44 %lshr_ln76_252" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 2301 'bitconcatenate' 'or_ln76_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_481)   --->   "%xor_ln198_480 = xor i64 %or_ln76_311, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2302 'xor' 'xor_ln198_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_481)   --->   "%and_ln198_240 = and i64 %or_ln76_299, i64 %xor_ln198_480" [./sha3.hpp:198]   --->   Operation 2303 'and' 'and_ln198_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2304 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_481 = xor i64 %and_ln198_240, i64 %or_ln76_317" [./sha3.hpp:198]   --->   Operation 2304 'xor' 'xor_ln198_481' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_483)   --->   "%xor_ln198_482 = xor i64 %or_ln76_299, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2305 'xor' 'xor_ln198_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_483)   --->   "%and_ln198_241 = and i64 %or_ln76_305, i64 %xor_ln198_482" [./sha3.hpp:198]   --->   Operation 2306 'and' 'and_ln198_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2307 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_483 = xor i64 %and_ln198_241, i64 %or_ln76_311" [./sha3.hpp:198]   --->   Operation 2307 'xor' 'xor_ln198_483' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_485)   --->   "%xor_ln198_484 = xor i64 %or_ln76_305, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2308 'xor' 'xor_ln198_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_485)   --->   "%and_ln198_242 = and i64 %xor_ln123_250, i64 %xor_ln198_484" [./sha3.hpp:198]   --->   Operation 2309 'and' 'and_ln198_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2310 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_485 = xor i64 %and_ln198_242, i64 %or_ln76_299" [./sha3.hpp:198]   --->   Operation 2310 'xor' 'xor_ln198_485' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_487)   --->   "%xor_ln198_486 = xor i64 %xor_ln123_250, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2311 'xor' 'xor_ln198_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_487)   --->   "%and_ln198_243 = and i64 %or_ln76_317, i64 %xor_ln198_486" [./sha3.hpp:198]   --->   Operation 2312 'and' 'and_ln198_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2313 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_487 = xor i64 %and_ln198_243, i64 %or_ln76_305" [./sha3.hpp:198]   --->   Operation 2313 'xor' 'xor_ln198_487' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_489)   --->   "%xor_ln198_488 = xor i64 %or_ln76_316, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2314 'xor' 'xor_ln198_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_489)   --->   "%and_ln198_244 = and i64 %or_ln76_295, i64 %xor_ln198_488" [./sha3.hpp:198]   --->   Operation 2315 'and' 'and_ln198_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2316 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_489 = xor i64 %and_ln198_244, i64 %or_ln76_300" [./sha3.hpp:198]   --->   Operation 2316 'xor' 'xor_ln198_489' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_491)   --->   "%xor_ln198_490 = xor i64 %or_ln76_295, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2317 'xor' 'xor_ln198_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_491)   --->   "%and_ln198_245 = and i64 %or_ln76_302, i64 %xor_ln198_490" [./sha3.hpp:198]   --->   Operation 2318 'and' 'and_ln198_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2319 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_491 = xor i64 %and_ln198_245, i64 %or_ln76_316" [./sha3.hpp:198]   --->   Operation 2319 'xor' 'xor_ln198_491' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_493)   --->   "%xor_ln198_492 = xor i64 %or_ln76_302, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2320 'xor' 'xor_ln198_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_493)   --->   "%and_ln198_246 = and i64 %or_ln76_315, i64 %xor_ln198_492" [./sha3.hpp:198]   --->   Operation 2321 'and' 'and_ln198_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2322 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_493 = xor i64 %and_ln198_246, i64 %or_ln76_295" [./sha3.hpp:198]   --->   Operation 2322 'xor' 'xor_ln198_493' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_495)   --->   "%xor_ln198_494 = xor i64 %or_ln76_315, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2323 'xor' 'xor_ln198_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_495)   --->   "%and_ln198_247 = and i64 %or_ln76_300, i64 %xor_ln198_494" [./sha3.hpp:198]   --->   Operation 2324 'and' 'and_ln198_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2325 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_495 = xor i64 %and_ln198_247, i64 %or_ln76_302" [./sha3.hpp:198]   --->   Operation 2325 'xor' 'xor_ln198_495' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_497)   --->   "%xor_ln198_496 = xor i64 %or_ln76_300, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2326 'xor' 'xor_ln198_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_497)   --->   "%and_ln198_248 = and i64 %or_ln76_316, i64 %xor_ln198_496" [./sha3.hpp:198]   --->   Operation 2327 'and' 'and_ln198_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2328 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_497 = xor i64 %and_ln198_248, i64 %or_ln76_315" [./sha3.hpp:198]   --->   Operation 2328 'xor' 'xor_ln198_497' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_499)   --->   "%xor_ln198_498 = xor i64 %or_ln76_296, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2329 'xor' 'xor_ln198_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_499)   --->   "%and_ln198_249 = and i64 %or_ln76_310, i64 %xor_ln198_498" [./sha3.hpp:198]   --->   Operation 2330 'and' 'and_ln198_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2331 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_499 = xor i64 %and_ln198_249, i64 %or_ln76_294" [./sha3.hpp:198]   --->   Operation 2331 'xor' 'xor_ln198_499' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_501)   --->   "%xor_ln198_500 = xor i64 %or_ln76_310, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2332 'xor' 'xor_ln198_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_501)   --->   "%and_ln198_250 = and i64 %or_ln76_309, i64 %xor_ln198_500" [./sha3.hpp:198]   --->   Operation 2333 'and' 'and_ln198_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2334 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_501 = xor i64 %and_ln198_250, i64 %or_ln76_296" [./sha3.hpp:198]   --->   Operation 2334 'xor' 'xor_ln198_501' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_503)   --->   "%xor_ln198_502 = xor i64 %or_ln76_309, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2335 'xor' 'xor_ln198_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_503)   --->   "%and_ln198_251 = and i64 %or_ln76_313, i64 %xor_ln198_502" [./sha3.hpp:198]   --->   Operation 2336 'and' 'and_ln198_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2337 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_503 = xor i64 %and_ln198_251, i64 %or_ln76_310" [./sha3.hpp:198]   --->   Operation 2337 'xor' 'xor_ln198_503' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_505)   --->   "%xor_ln198_504 = xor i64 %or_ln76_313, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2338 'xor' 'xor_ln198_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_505)   --->   "%and_ln198_252 = and i64 %or_ln76_294, i64 %xor_ln198_504" [./sha3.hpp:198]   --->   Operation 2339 'and' 'and_ln198_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2340 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_505 = xor i64 %and_ln198_252, i64 %or_ln76_309" [./sha3.hpp:198]   --->   Operation 2340 'xor' 'xor_ln198_505' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_507)   --->   "%xor_ln198_506 = xor i64 %or_ln76_294, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2341 'xor' 'xor_ln198_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_507)   --->   "%and_ln198_253 = and i64 %or_ln76_296, i64 %xor_ln198_506" [./sha3.hpp:198]   --->   Operation 2342 'and' 'and_ln198_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2343 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_507 = xor i64 %and_ln198_253, i64 %or_ln76_313" [./sha3.hpp:198]   --->   Operation 2343 'xor' 'xor_ln198_507' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_509)   --->   "%xor_ln198_508 = xor i64 %or_ln76_301, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2344 'xor' 'xor_ln198_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_509)   --->   "%and_ln198_254 = and i64 %or_ln76_297, i64 %xor_ln198_508" [./sha3.hpp:198]   --->   Operation 2345 'and' 'and_ln198_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2346 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_509 = xor i64 %and_ln198_254, i64 %or_ln76_306" [./sha3.hpp:198]   --->   Operation 2346 'xor' 'xor_ln198_509' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_511)   --->   "%xor_ln198_510 = xor i64 %or_ln76_297, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2347 'xor' 'xor_ln198_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_511)   --->   "%and_ln198_255 = and i64 %or_ln76_298, i64 %xor_ln198_510" [./sha3.hpp:198]   --->   Operation 2348 'and' 'and_ln198_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2349 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_511 = xor i64 %and_ln198_255, i64 %or_ln76_301" [./sha3.hpp:198]   --->   Operation 2349 'xor' 'xor_ln198_511' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_513)   --->   "%xor_ln198_512 = xor i64 %or_ln76_298, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2350 'xor' 'xor_ln198_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_513)   --->   "%and_ln198_256 = and i64 %or_ln76_308, i64 %xor_ln198_512" [./sha3.hpp:198]   --->   Operation 2351 'and' 'and_ln198_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2352 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_513 = xor i64 %and_ln198_256, i64 %or_ln76_297" [./sha3.hpp:198]   --->   Operation 2352 'xor' 'xor_ln198_513' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_515)   --->   "%xor_ln198_514 = xor i64 %or_ln76_308, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2353 'xor' 'xor_ln198_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_515)   --->   "%and_ln198_257 = and i64 %or_ln76_306, i64 %xor_ln198_514" [./sha3.hpp:198]   --->   Operation 2354 'and' 'and_ln198_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2355 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_515 = xor i64 %and_ln198_257, i64 %or_ln76_298" [./sha3.hpp:198]   --->   Operation 2355 'xor' 'xor_ln198_515' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_517)   --->   "%xor_ln198_516 = xor i64 %or_ln76_306, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2356 'xor' 'xor_ln198_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_517)   --->   "%and_ln198_258 = and i64 %or_ln76_301, i64 %xor_ln198_516" [./sha3.hpp:198]   --->   Operation 2357 'and' 'and_ln198_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2358 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_517 = xor i64 %and_ln198_258, i64 %or_ln76_308" [./sha3.hpp:198]   --->   Operation 2358 'xor' 'xor_ln198_517' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_519)   --->   "%xor_ln198_518 = xor i64 %or_ln76_303, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2359 'xor' 'xor_ln198_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_519)   --->   "%and_ln198_259 = and i64 %or_ln76_314, i64 %xor_ln198_518" [./sha3.hpp:198]   --->   Operation 2360 'and' 'and_ln198_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2361 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_519 = xor i64 %and_ln198_259, i64 %or_ln76_312" [./sha3.hpp:198]   --->   Operation 2361 'xor' 'xor_ln198_519' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_521)   --->   "%xor_ln198_520 = xor i64 %or_ln76_314, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2362 'xor' 'xor_ln198_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_521)   --->   "%and_ln198_260 = and i64 %or_ln76_307, i64 %xor_ln198_520" [./sha3.hpp:198]   --->   Operation 2363 'and' 'and_ln198_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2364 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_521 = xor i64 %and_ln198_260, i64 %or_ln76_303" [./sha3.hpp:198]   --->   Operation 2364 'xor' 'xor_ln198_521' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_523)   --->   "%xor_ln198_522 = xor i64 %or_ln76_307, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2365 'xor' 'xor_ln198_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_523)   --->   "%and_ln198_261 = and i64 %or_ln76_304, i64 %xor_ln198_522" [./sha3.hpp:198]   --->   Operation 2366 'and' 'and_ln198_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2367 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_523 = xor i64 %and_ln198_261, i64 %or_ln76_314" [./sha3.hpp:198]   --->   Operation 2367 'xor' 'xor_ln198_523' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_525)   --->   "%xor_ln198_524 = xor i64 %or_ln76_304, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2368 'xor' 'xor_ln198_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_525)   --->   "%and_ln198_262 = and i64 %or_ln76_312, i64 %xor_ln198_524" [./sha3.hpp:198]   --->   Operation 2369 'and' 'and_ln198_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2370 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_525 = xor i64 %and_ln198_262, i64 %or_ln76_307" [./sha3.hpp:198]   --->   Operation 2370 'xor' 'xor_ln198_525' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_527)   --->   "%xor_ln198_526 = xor i64 %or_ln76_312, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2371 'xor' 'xor_ln198_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_527)   --->   "%and_ln198_263 = and i64 %or_ln76_303, i64 %xor_ln198_526" [./sha3.hpp:198]   --->   Operation 2372 'and' 'and_ln198_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2373 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_527 = xor i64 %and_ln198_263, i64 %or_ln76_304" [./sha3.hpp:198]   --->   Operation 2373 'xor' 'xor_ln198_527' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_32)   --->   "%xor_ln203_30 = xor i64 %or_ln76_317, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 2374 'xor' 'xor_ln203_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_32)   --->   "%and_ln203_10 = and i64 %or_ln76_311, i64 %xor_ln203_30" [./sha3.hpp:203]   --->   Operation 2375 'and' 'and_ln203_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_32)   --->   "%xor_ln203_31 = xor i64 %and_ln203_10, i64 2147516425" [./sha3.hpp:203]   --->   Operation 2376 'xor' 'xor_ln203_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2377 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_32 = xor i64 %xor_ln203_31, i64 %xor_ln123_250" [./sha3.hpp:203]   --->   Operation 2377 'xor' 'xor_ln203_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node x_323)   --->   "%xor_ln113_220 = xor i64 %xor_ln198_509, i64 %xor_ln198_519" [./sha3.hpp:113]   --->   Operation 2378 'xor' 'xor_ln113_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node x_323)   --->   "%xor_ln113_221 = xor i64 %xor_ln198_489, i64 %xor_ln203_32" [./sha3.hpp:113]   --->   Operation 2379 'xor' 'xor_ln113_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node x_323)   --->   "%xor_ln113_222 = xor i64 %xor_ln113_221, i64 %xor_ln198_499" [./sha3.hpp:113]   --->   Operation 2380 'xor' 'xor_ln113_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2381 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_323 = xor i64 %xor_ln113_222, i64 %xor_ln113_220" [./sha3.hpp:113]   --->   Operation 2381 'xor' 'x_323' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node x_319)   --->   "%xor_ln113_224 = xor i64 %xor_ln198_511, i64 %xor_ln198_521" [./sha3.hpp:113]   --->   Operation 2382 'xor' 'xor_ln113_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node x_319)   --->   "%xor_ln113_225 = xor i64 %xor_ln198_491, i64 %xor_ln198_481" [./sha3.hpp:113]   --->   Operation 2383 'xor' 'xor_ln113_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node x_319)   --->   "%xor_ln113_226 = xor i64 %xor_ln113_225, i64 %xor_ln198_501" [./sha3.hpp:113]   --->   Operation 2384 'xor' 'xor_ln113_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2385 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_319 = xor i64 %xor_ln113_226, i64 %xor_ln113_224" [./sha3.hpp:113]   --->   Operation 2385 'xor' 'x_319' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node x_320)   --->   "%xor_ln113_228 = xor i64 %xor_ln198_513, i64 %xor_ln198_523" [./sha3.hpp:113]   --->   Operation 2386 'xor' 'xor_ln113_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node x_320)   --->   "%xor_ln113_229 = xor i64 %xor_ln198_493, i64 %xor_ln198_483" [./sha3.hpp:113]   --->   Operation 2387 'xor' 'xor_ln113_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node x_320)   --->   "%xor_ln113_230 = xor i64 %xor_ln113_229, i64 %xor_ln198_503" [./sha3.hpp:113]   --->   Operation 2388 'xor' 'xor_ln113_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2389 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_320 = xor i64 %xor_ln113_230, i64 %xor_ln113_228" [./sha3.hpp:113]   --->   Operation 2389 'xor' 'x_320' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node x_321)   --->   "%xor_ln113_232 = xor i64 %xor_ln198_515, i64 %xor_ln198_525" [./sha3.hpp:113]   --->   Operation 2390 'xor' 'xor_ln113_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node x_321)   --->   "%xor_ln113_233 = xor i64 %xor_ln198_495, i64 %xor_ln198_485" [./sha3.hpp:113]   --->   Operation 2391 'xor' 'xor_ln113_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node x_321)   --->   "%xor_ln113_234 = xor i64 %xor_ln113_233, i64 %xor_ln198_505" [./sha3.hpp:113]   --->   Operation 2392 'xor' 'xor_ln113_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2393 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_321 = xor i64 %xor_ln113_234, i64 %xor_ln113_232" [./sha3.hpp:113]   --->   Operation 2393 'xor' 'x_321' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node x_322)   --->   "%xor_ln113_236 = xor i64 %xor_ln198_517, i64 %xor_ln198_527" [./sha3.hpp:113]   --->   Operation 2394 'xor' 'xor_ln113_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node x_322)   --->   "%xor_ln113_237 = xor i64 %xor_ln198_497, i64 %xor_ln198_487" [./sha3.hpp:113]   --->   Operation 2395 'xor' 'xor_ln113_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node x_322)   --->   "%xor_ln113_238 = xor i64 %xor_ln113_237, i64 %xor_ln198_507" [./sha3.hpp:113]   --->   Operation 2396 'xor' 'xor_ln113_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2397 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_322 = xor i64 %xor_ln113_238, i64 %xor_ln113_236" [./sha3.hpp:113]   --->   Operation 2397 'xor' 'x_322' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2398 [1/1] (0.00ns)   --->   "%trunc_ln76_319 = trunc i64 %x_319" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2398 'trunc' 'trunc_ln76_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2399 [1/1] (0.00ns)   --->   "%tmp_684 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_319, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2399 'bitselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2400 [1/1] (0.00ns)   --->   "%or_ln76_318 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_319, i1 %tmp_684" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2400 'bitconcatenate' 'or_ln76_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2401 [1/1] (0.28ns)   --->   "%tmp_685 = xor i64 %or_ln76_318, i64 %x_322" [./sha3.hpp:119]   --->   Operation 2401 'xor' 'tmp_685' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2402 [1/1] (0.28ns)   --->   "%xor_ln123_275 = xor i64 %tmp_685, i64 %xor_ln203_32" [./sha3.hpp:123]   --->   Operation 2402 'xor' 'xor_ln123_275' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2403 [1/1] (0.28ns)   --->   "%x_331 = xor i64 %tmp_685, i64 %xor_ln198_489" [./sha3.hpp:123]   --->   Operation 2403 'xor' 'x_331' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2404 [1/1] (0.28ns)   --->   "%x_325 = xor i64 %tmp_685, i64 %xor_ln198_499" [./sha3.hpp:123]   --->   Operation 2404 'xor' 'x_325' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2405 [1/1] (0.28ns)   --->   "%x_337 = xor i64 %tmp_685, i64 %xor_ln198_509" [./sha3.hpp:123]   --->   Operation 2405 'xor' 'x_337' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2406 [1/1] (0.28ns)   --->   "%x_343 = xor i64 %tmp_685, i64 %xor_ln198_519" [./sha3.hpp:123]   --->   Operation 2406 'xor' 'x_343' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2407 [1/1] (0.00ns)   --->   "%trunc_ln76_320 = trunc i64 %x_320" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2407 'trunc' 'trunc_ln76_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2408 [1/1] (0.00ns)   --->   "%tmp_686 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_320, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2408 'bitselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2409 [1/1] (0.00ns)   --->   "%or_ln76_319 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_320, i1 %tmp_686" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2409 'bitconcatenate' 'or_ln76_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2410 [1/1] (0.28ns)   --->   "%tmp_687 = xor i64 %or_ln76_319, i64 %x_323" [./sha3.hpp:119]   --->   Operation 2410 'xor' 'tmp_687' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2411 [1/1] (0.28ns)   --->   "%x_324 = xor i64 %tmp_687, i64 %xor_ln198_481" [./sha3.hpp:123]   --->   Operation 2411 'xor' 'x_324' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2412 [1/1] (0.28ns)   --->   "%x_347 = xor i64 %tmp_687, i64 %xor_ln198_491" [./sha3.hpp:123]   --->   Operation 2412 'xor' 'x_347' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2413 [1/1] (0.28ns)   --->   "%x_327 = xor i64 %tmp_687, i64 %xor_ln198_501" [./sha3.hpp:123]   --->   Operation 2413 'xor' 'x_327' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2414 [1/1] (0.28ns)   --->   "%x_332 = xor i64 %tmp_687, i64 %xor_ln198_511" [./sha3.hpp:123]   --->   Operation 2414 'xor' 'x_332' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2415 [1/1] (0.28ns)   --->   "%x_334 = xor i64 %tmp_687, i64 %xor_ln198_521" [./sha3.hpp:123]   --->   Operation 2415 'xor' 'x_334' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2416 [1/1] (0.00ns)   --->   "%trunc_ln76_321 = trunc i64 %x_321" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2416 'trunc' 'trunc_ln76_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2417 [1/1] (0.00ns)   --->   "%tmp_688 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_321, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2417 'bitselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2418 [1/1] (0.00ns)   --->   "%or_ln76_320 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_321, i1 %tmp_688" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2418 'bitconcatenate' 'or_ln76_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2419 [1/1] (0.28ns)   --->   "%tmp_690 = xor i64 %or_ln76_320, i64 %x_319" [./sha3.hpp:119]   --->   Operation 2419 'xor' 'tmp_690' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2420 [1/1] (0.28ns)   --->   "%x_342 = xor i64 %tmp_690, i64 %xor_ln198_483" [./sha3.hpp:123]   --->   Operation 2420 'xor' 'x_342' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2421 [1/1] (0.28ns)   --->   "%x_326 = xor i64 %tmp_690, i64 %xor_ln198_493" [./sha3.hpp:123]   --->   Operation 2421 'xor' 'x_326' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2422 [1/1] (0.28ns)   --->   "%x_341 = xor i64 %tmp_690, i64 %xor_ln198_503" [./sha3.hpp:123]   --->   Operation 2422 'xor' 'x_341' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2423 [1/1] (0.28ns)   --->   "%x_328 = xor i64 %tmp_690, i64 %xor_ln198_513" [./sha3.hpp:123]   --->   Operation 2423 'xor' 'x_328' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2424 [1/1] (0.28ns)   --->   "%x_345 = xor i64 %tmp_690, i64 %xor_ln198_523" [./sha3.hpp:123]   --->   Operation 2424 'xor' 'x_345' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2425 [1/1] (0.00ns)   --->   "%trunc_ln76_322 = trunc i64 %x_322" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2425 'trunc' 'trunc_ln76_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2426 [1/1] (0.00ns)   --->   "%tmp_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_322, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2426 'bitselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2427 [1/1] (0.00ns)   --->   "%or_ln76_321 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_322, i1 %tmp_692" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2427 'bitconcatenate' 'or_ln76_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2428 [1/1] (0.28ns)   --->   "%tmp_694 = xor i64 %or_ln76_321, i64 %x_320" [./sha3.hpp:119]   --->   Operation 2428 'xor' 'tmp_694' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2429 [1/1] (0.28ns)   --->   "%x_330 = xor i64 %tmp_694, i64 %xor_ln198_485" [./sha3.hpp:123]   --->   Operation 2429 'xor' 'x_330' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2430 [1/1] (0.28ns)   --->   "%x_333 = xor i64 %tmp_694, i64 %xor_ln198_495" [./sha3.hpp:123]   --->   Operation 2430 'xor' 'x_333' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2431 [1/1] (0.28ns)   --->   "%x_340 = xor i64 %tmp_694, i64 %xor_ln198_505" [./sha3.hpp:123]   --->   Operation 2431 'xor' 'x_340' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2432 [1/1] (0.28ns)   --->   "%x_329 = xor i64 %tmp_694, i64 %xor_ln198_515" [./sha3.hpp:123]   --->   Operation 2432 'xor' 'x_329' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2433 [1/1] (0.28ns)   --->   "%x_338 = xor i64 %tmp_694, i64 %xor_ln198_525" [./sha3.hpp:123]   --->   Operation 2433 'xor' 'x_338' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2434 [1/1] (0.00ns)   --->   "%trunc_ln76_323 = trunc i64 %x_323" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2434 'trunc' 'trunc_ln76_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2435 [1/1] (0.00ns)   --->   "%tmp_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_323, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2435 'bitselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2436 [1/1] (0.00ns)   --->   "%or_ln76_322 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_323, i1 %tmp_696" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2436 'bitconcatenate' 'or_ln76_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2437 [1/1] (0.28ns)   --->   "%tmp_698 = xor i64 %or_ln76_322, i64 %x_321" [./sha3.hpp:119]   --->   Operation 2437 'xor' 'tmp_698' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2438 [1/1] (0.28ns)   --->   "%x_336 = xor i64 %tmp_698, i64 %xor_ln198_487" [./sha3.hpp:123]   --->   Operation 2438 'xor' 'x_336' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2439 [1/1] (0.28ns)   --->   "%x_346 = xor i64 %tmp_698, i64 %xor_ln198_497" [./sha3.hpp:123]   --->   Operation 2439 'xor' 'x_346' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2440 [1/1] (0.28ns)   --->   "%x_344 = xor i64 %tmp_698, i64 %xor_ln198_507" [./sha3.hpp:123]   --->   Operation 2440 'xor' 'x_344' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2441 [1/1] (0.28ns)   --->   "%x_339 = xor i64 %tmp_698, i64 %xor_ln198_517" [./sha3.hpp:123]   --->   Operation 2441 'xor' 'x_339' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2442 [1/1] (0.28ns)   --->   "%x_335 = xor i64 %tmp_698, i64 %xor_ln198_527" [./sha3.hpp:123]   --->   Operation 2442 'xor' 'x_335' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2443 [1/1] (0.00ns)   --->   "%trunc_ln76_324 = trunc i64 %x_324" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 2443 'trunc' 'trunc_ln76_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2444 [1/1] (0.00ns)   --->   "%tmp_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_324, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 2444 'bitselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2445 [1/1] (0.00ns)   --->   "%or_ln76_323 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_324, i1 %tmp_699" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 2445 'bitconcatenate' 'or_ln76_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2446 [1/1] (0.00ns)   --->   "%trunc_ln76_325 = trunc i64 %x_325" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 2446 'trunc' 'trunc_ln76_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2447 [1/1] (0.00ns)   --->   "%lshr_ln76_253 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_325, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 2447 'partselect' 'lshr_ln76_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2448 [1/1] (0.00ns)   --->   "%or_ln76_324 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_325, i3 %lshr_ln76_253" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 2448 'bitconcatenate' 'or_ln76_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2449 [1/1] (0.00ns)   --->   "%trunc_ln76_326 = trunc i64 %x_326" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 2449 'trunc' 'trunc_ln76_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2450 [1/1] (0.00ns)   --->   "%lshr_ln76_254 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_326, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 2450 'partselect' 'lshr_ln76_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2451 [1/1] (0.00ns)   --->   "%or_ln76_325 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_326, i6 %lshr_ln76_254" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 2451 'bitconcatenate' 'or_ln76_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2452 [1/1] (0.00ns)   --->   "%trunc_ln76_327 = trunc i64 %x_327" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 2452 'trunc' 'trunc_ln76_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2453 [1/1] (0.00ns)   --->   "%lshr_ln76_255 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_327, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 2453 'partselect' 'lshr_ln76_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2454 [1/1] (0.00ns)   --->   "%or_ln76_326 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_327, i10 %lshr_ln76_255" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 2454 'bitconcatenate' 'or_ln76_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2455 [1/1] (0.00ns)   --->   "%trunc_ln76_328 = trunc i64 %x_328" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 2455 'trunc' 'trunc_ln76_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2456 [1/1] (0.00ns)   --->   "%lshr_ln76_256 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_328, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 2456 'partselect' 'lshr_ln76_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2457 [1/1] (0.00ns)   --->   "%or_ln76_327 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_328, i15 %lshr_ln76_256" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 2457 'bitconcatenate' 'or_ln76_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2458 [1/1] (0.00ns)   --->   "%trunc_ln76_329 = trunc i64 %x_329" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 2458 'trunc' 'trunc_ln76_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2459 [1/1] (0.00ns)   --->   "%lshr_ln76_257 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_329, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 2459 'partselect' 'lshr_ln76_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2460 [1/1] (0.00ns)   --->   "%or_ln76_328 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_329, i21 %lshr_ln76_257" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 2460 'bitconcatenate' 'or_ln76_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2461 [1/1] (0.00ns)   --->   "%trunc_ln76_330 = trunc i64 %x_330" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 2461 'trunc' 'trunc_ln76_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2462 [1/1] (0.00ns)   --->   "%lshr_ln76_258 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_330, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 2462 'partselect' 'lshr_ln76_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2463 [1/1] (0.00ns)   --->   "%or_ln76_329 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_330, i28 %lshr_ln76_258" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 2463 'bitconcatenate' 'or_ln76_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2464 [1/1] (0.00ns)   --->   "%trunc_ln76_331 = trunc i64 %x_331" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 2464 'trunc' 'trunc_ln76_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2465 [1/1] (0.00ns)   --->   "%lshr_ln76_259 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_331, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 2465 'partselect' 'lshr_ln76_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2466 [1/1] (0.00ns)   --->   "%or_ln76_330 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_331, i36 %lshr_ln76_259" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 2466 'bitconcatenate' 'or_ln76_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2467 [1/1] (0.00ns)   --->   "%trunc_ln76_332 = trunc i64 %x_332" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 2467 'trunc' 'trunc_ln76_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2468 [1/1] (0.00ns)   --->   "%lshr_ln76_260 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_332, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 2468 'partselect' 'lshr_ln76_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2469 [1/1] (0.00ns)   --->   "%or_ln76_331 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_332, i45 %lshr_ln76_260" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 2469 'bitconcatenate' 'or_ln76_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2470 [1/1] (0.00ns)   --->   "%trunc_ln76_333 = trunc i64 %x_333" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 2470 'trunc' 'trunc_ln76_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2471 [1/1] (0.00ns)   --->   "%lshr_ln76_261 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_333, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 2471 'partselect' 'lshr_ln76_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2472 [1/1] (0.00ns)   --->   "%or_ln76_332 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_333, i55 %lshr_ln76_261" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 2472 'bitconcatenate' 'or_ln76_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2473 [1/1] (0.00ns)   --->   "%trunc_ln76_334 = trunc i64 %x_334" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 2473 'trunc' 'trunc_ln76_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2474 [1/1] (0.00ns)   --->   "%lshr_ln76_262 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_334, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 2474 'partselect' 'lshr_ln76_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2475 [1/1] (0.00ns)   --->   "%or_ln76_333 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_334, i2 %lshr_ln76_262" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 2475 'bitconcatenate' 'or_ln76_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2476 [1/1] (0.00ns)   --->   "%trunc_ln76_335 = trunc i64 %x_335" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 2476 'trunc' 'trunc_ln76_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2477 [1/1] (0.00ns)   --->   "%lshr_ln76_263 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_335, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 2477 'partselect' 'lshr_ln76_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2478 [1/1] (0.00ns)   --->   "%or_ln76_334 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_335, i14 %lshr_ln76_263" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 2478 'bitconcatenate' 'or_ln76_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2479 [1/1] (0.00ns)   --->   "%trunc_ln76_336 = trunc i64 %x_336" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 2479 'trunc' 'trunc_ln76_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2480 [1/1] (0.00ns)   --->   "%lshr_ln76_264 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_336, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 2480 'partselect' 'lshr_ln76_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2481 [1/1] (0.00ns)   --->   "%or_ln76_335 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_336, i27 %lshr_ln76_264" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 2481 'bitconcatenate' 'or_ln76_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2482 [1/1] (0.00ns)   --->   "%trunc_ln76_337 = trunc i64 %x_337" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 2482 'trunc' 'trunc_ln76_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2483 [1/1] (0.00ns)   --->   "%lshr_ln76_265 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_337, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 2483 'partselect' 'lshr_ln76_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2484 [1/1] (0.00ns)   --->   "%or_ln76_336 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_337, i41 %lshr_ln76_265" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 2484 'bitconcatenate' 'or_ln76_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2485 [1/1] (0.00ns)   --->   "%trunc_ln76_338 = trunc i64 %x_338" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 2485 'trunc' 'trunc_ln76_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2486 [1/1] (0.00ns)   --->   "%lshr_ln76_266 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_338, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 2486 'partselect' 'lshr_ln76_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2487 [1/1] (0.00ns)   --->   "%or_ln76_337 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_338, i56 %lshr_ln76_266" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 2487 'bitconcatenate' 'or_ln76_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2488 [1/1] (0.00ns)   --->   "%trunc_ln76_339 = trunc i64 %x_339" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 2488 'trunc' 'trunc_ln76_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2489 [1/1] (0.00ns)   --->   "%lshr_ln76_267 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_339, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 2489 'partselect' 'lshr_ln76_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2490 [1/1] (0.00ns)   --->   "%or_ln76_338 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_339, i8 %lshr_ln76_267" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 2490 'bitconcatenate' 'or_ln76_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2491 [1/1] (0.00ns)   --->   "%trunc_ln76_340 = trunc i64 %x_340" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 2491 'trunc' 'trunc_ln76_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2492 [1/1] (0.00ns)   --->   "%lshr_ln76_268 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_340, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 2492 'partselect' 'lshr_ln76_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2493 [1/1] (0.00ns)   --->   "%or_ln76_339 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_340, i25 %lshr_ln76_268" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 2493 'bitconcatenate' 'or_ln76_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2494 [1/1] (0.00ns)   --->   "%trunc_ln76_341 = trunc i64 %x_341" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 2494 'trunc' 'trunc_ln76_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2495 [1/1] (0.00ns)   --->   "%lshr_ln76_269 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_341, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 2495 'partselect' 'lshr_ln76_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2496 [1/1] (0.00ns)   --->   "%or_ln76_340 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_341, i43 %lshr_ln76_269" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 2496 'bitconcatenate' 'or_ln76_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2497 [1/1] (0.00ns)   --->   "%trunc_ln76_342 = trunc i64 %x_342" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 2497 'trunc' 'trunc_ln76_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2498 [1/1] (0.00ns)   --->   "%lshr_ln76_270 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_342, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 2498 'partselect' 'lshr_ln76_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2499 [1/1] (0.00ns)   --->   "%or_ln76_341 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_342, i62 %lshr_ln76_270" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 2499 'bitconcatenate' 'or_ln76_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2500 [1/1] (0.00ns)   --->   "%trunc_ln76_343 = trunc i64 %x_343" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 2500 'trunc' 'trunc_ln76_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2501 [1/1] (0.00ns)   --->   "%lshr_ln76_271 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_343, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 2501 'partselect' 'lshr_ln76_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2502 [1/1] (0.00ns)   --->   "%or_ln76_342 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_343, i18 %lshr_ln76_271" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 2502 'bitconcatenate' 'or_ln76_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2503 [1/1] (0.00ns)   --->   "%trunc_ln76_344 = trunc i64 %x_344" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 2503 'trunc' 'trunc_ln76_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2504 [1/1] (0.00ns)   --->   "%lshr_ln76_272 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_344, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 2504 'partselect' 'lshr_ln76_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2505 [1/1] (0.00ns)   --->   "%or_ln76_343 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_344, i39 %lshr_ln76_272" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 2505 'bitconcatenate' 'or_ln76_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2506 [1/1] (0.00ns)   --->   "%trunc_ln76_345 = trunc i64 %x_345" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 2506 'trunc' 'trunc_ln76_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2507 [1/1] (0.00ns)   --->   "%lshr_ln76_273 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_345, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 2507 'partselect' 'lshr_ln76_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2508 [1/1] (0.00ns)   --->   "%or_ln76_344 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_345, i61 %lshr_ln76_273" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 2508 'bitconcatenate' 'or_ln76_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2509 [1/1] (0.00ns)   --->   "%trunc_ln76_346 = trunc i64 %x_346" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 2509 'trunc' 'trunc_ln76_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2510 [1/1] (0.00ns)   --->   "%lshr_ln76_274 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_346, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 2510 'partselect' 'lshr_ln76_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2511 [1/1] (0.00ns)   --->   "%or_ln76_345 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_346, i20 %lshr_ln76_274" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 2511 'bitconcatenate' 'or_ln76_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2512 [1/1] (0.00ns)   --->   "%trunc_ln76_347 = trunc i64 %x_347" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 2512 'trunc' 'trunc_ln76_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2513 [1/1] (0.00ns)   --->   "%lshr_ln76_275 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_347, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 2513 'partselect' 'lshr_ln76_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2514 [1/1] (0.00ns)   --->   "%or_ln76_346 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_347, i44 %lshr_ln76_275" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 2514 'bitconcatenate' 'or_ln76_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_529)   --->   "%xor_ln198_528 = xor i64 %or_ln76_340, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2515 'xor' 'xor_ln198_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_529)   --->   "%and_ln198_264 = and i64 %or_ln76_328, i64 %xor_ln198_528" [./sha3.hpp:198]   --->   Operation 2516 'and' 'and_ln198_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2517 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_529 = xor i64 %and_ln198_264, i64 %or_ln76_346" [./sha3.hpp:198]   --->   Operation 2517 'xor' 'xor_ln198_529' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_531)   --->   "%xor_ln198_530 = xor i64 %or_ln76_328, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2518 'xor' 'xor_ln198_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_531)   --->   "%and_ln198_265 = and i64 %or_ln76_334, i64 %xor_ln198_530" [./sha3.hpp:198]   --->   Operation 2519 'and' 'and_ln198_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2520 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_531 = xor i64 %and_ln198_265, i64 %or_ln76_340" [./sha3.hpp:198]   --->   Operation 2520 'xor' 'xor_ln198_531' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_533)   --->   "%xor_ln198_532 = xor i64 %or_ln76_334, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2521 'xor' 'xor_ln198_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_533)   --->   "%and_ln198_266 = and i64 %xor_ln123_275, i64 %xor_ln198_532" [./sha3.hpp:198]   --->   Operation 2522 'and' 'and_ln198_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2523 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_533 = xor i64 %and_ln198_266, i64 %or_ln76_328" [./sha3.hpp:198]   --->   Operation 2523 'xor' 'xor_ln198_533' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_535)   --->   "%xor_ln198_534 = xor i64 %xor_ln123_275, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2524 'xor' 'xor_ln198_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_535)   --->   "%and_ln198_267 = and i64 %or_ln76_346, i64 %xor_ln198_534" [./sha3.hpp:198]   --->   Operation 2525 'and' 'and_ln198_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2526 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_535 = xor i64 %and_ln198_267, i64 %or_ln76_334" [./sha3.hpp:198]   --->   Operation 2526 'xor' 'xor_ln198_535' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_537)   --->   "%xor_ln198_536 = xor i64 %or_ln76_345, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2527 'xor' 'xor_ln198_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_537)   --->   "%and_ln198_268 = and i64 %or_ln76_324, i64 %xor_ln198_536" [./sha3.hpp:198]   --->   Operation 2528 'and' 'and_ln198_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2529 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_537 = xor i64 %and_ln198_268, i64 %or_ln76_329" [./sha3.hpp:198]   --->   Operation 2529 'xor' 'xor_ln198_537' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_539)   --->   "%xor_ln198_538 = xor i64 %or_ln76_324, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2530 'xor' 'xor_ln198_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_539)   --->   "%and_ln198_269 = and i64 %or_ln76_331, i64 %xor_ln198_538" [./sha3.hpp:198]   --->   Operation 2531 'and' 'and_ln198_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2532 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_539 = xor i64 %and_ln198_269, i64 %or_ln76_345" [./sha3.hpp:198]   --->   Operation 2532 'xor' 'xor_ln198_539' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_541)   --->   "%xor_ln198_540 = xor i64 %or_ln76_331, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2533 'xor' 'xor_ln198_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_541)   --->   "%and_ln198_270 = and i64 %or_ln76_344, i64 %xor_ln198_540" [./sha3.hpp:198]   --->   Operation 2534 'and' 'and_ln198_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2535 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_541 = xor i64 %and_ln198_270, i64 %or_ln76_324" [./sha3.hpp:198]   --->   Operation 2535 'xor' 'xor_ln198_541' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_543)   --->   "%xor_ln198_542 = xor i64 %or_ln76_344, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2536 'xor' 'xor_ln198_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_543)   --->   "%and_ln198_271 = and i64 %or_ln76_329, i64 %xor_ln198_542" [./sha3.hpp:198]   --->   Operation 2537 'and' 'and_ln198_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2538 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_543 = xor i64 %and_ln198_271, i64 %or_ln76_331" [./sha3.hpp:198]   --->   Operation 2538 'xor' 'xor_ln198_543' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_545)   --->   "%xor_ln198_544 = xor i64 %or_ln76_329, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2539 'xor' 'xor_ln198_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_545)   --->   "%and_ln198_272 = and i64 %or_ln76_345, i64 %xor_ln198_544" [./sha3.hpp:198]   --->   Operation 2540 'and' 'and_ln198_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2541 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_545 = xor i64 %and_ln198_272, i64 %or_ln76_344" [./sha3.hpp:198]   --->   Operation 2541 'xor' 'xor_ln198_545' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_547)   --->   "%xor_ln198_546 = xor i64 %or_ln76_325, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2542 'xor' 'xor_ln198_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_547)   --->   "%and_ln198_273 = and i64 %or_ln76_339, i64 %xor_ln198_546" [./sha3.hpp:198]   --->   Operation 2543 'and' 'and_ln198_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2544 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_547 = xor i64 %and_ln198_273, i64 %or_ln76_323" [./sha3.hpp:198]   --->   Operation 2544 'xor' 'xor_ln198_547' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_549)   --->   "%xor_ln198_548 = xor i64 %or_ln76_339, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2545 'xor' 'xor_ln198_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_549)   --->   "%and_ln198_274 = and i64 %or_ln76_338, i64 %xor_ln198_548" [./sha3.hpp:198]   --->   Operation 2546 'and' 'and_ln198_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2547 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_549 = xor i64 %and_ln198_274, i64 %or_ln76_325" [./sha3.hpp:198]   --->   Operation 2547 'xor' 'xor_ln198_549' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_551)   --->   "%xor_ln198_550 = xor i64 %or_ln76_338, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2548 'xor' 'xor_ln198_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_551)   --->   "%and_ln198_275 = and i64 %or_ln76_342, i64 %xor_ln198_550" [./sha3.hpp:198]   --->   Operation 2549 'and' 'and_ln198_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2550 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_551 = xor i64 %and_ln198_275, i64 %or_ln76_339" [./sha3.hpp:198]   --->   Operation 2550 'xor' 'xor_ln198_551' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_553)   --->   "%xor_ln198_552 = xor i64 %or_ln76_342, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2551 'xor' 'xor_ln198_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_553)   --->   "%and_ln198_276 = and i64 %or_ln76_323, i64 %xor_ln198_552" [./sha3.hpp:198]   --->   Operation 2552 'and' 'and_ln198_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2553 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_553 = xor i64 %and_ln198_276, i64 %or_ln76_338" [./sha3.hpp:198]   --->   Operation 2553 'xor' 'xor_ln198_553' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_555)   --->   "%xor_ln198_554 = xor i64 %or_ln76_323, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2554 'xor' 'xor_ln198_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_555)   --->   "%and_ln198_277 = and i64 %or_ln76_325, i64 %xor_ln198_554" [./sha3.hpp:198]   --->   Operation 2555 'and' 'and_ln198_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2556 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_555 = xor i64 %and_ln198_277, i64 %or_ln76_342" [./sha3.hpp:198]   --->   Operation 2556 'xor' 'xor_ln198_555' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_557)   --->   "%xor_ln198_556 = xor i64 %or_ln76_330, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2557 'xor' 'xor_ln198_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_557)   --->   "%and_ln198_278 = and i64 %or_ln76_326, i64 %xor_ln198_556" [./sha3.hpp:198]   --->   Operation 2558 'and' 'and_ln198_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2559 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_557 = xor i64 %and_ln198_278, i64 %or_ln76_335" [./sha3.hpp:198]   --->   Operation 2559 'xor' 'xor_ln198_557' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_559)   --->   "%xor_ln198_558 = xor i64 %or_ln76_326, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2560 'xor' 'xor_ln198_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_559)   --->   "%and_ln198_279 = and i64 %or_ln76_327, i64 %xor_ln198_558" [./sha3.hpp:198]   --->   Operation 2561 'and' 'and_ln198_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2562 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_559 = xor i64 %and_ln198_279, i64 %or_ln76_330" [./sha3.hpp:198]   --->   Operation 2562 'xor' 'xor_ln198_559' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_561)   --->   "%xor_ln198_560 = xor i64 %or_ln76_327, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2563 'xor' 'xor_ln198_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_561)   --->   "%and_ln198_280 = and i64 %or_ln76_337, i64 %xor_ln198_560" [./sha3.hpp:198]   --->   Operation 2564 'and' 'and_ln198_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2565 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_561 = xor i64 %and_ln198_280, i64 %or_ln76_326" [./sha3.hpp:198]   --->   Operation 2565 'xor' 'xor_ln198_561' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_563)   --->   "%xor_ln198_562 = xor i64 %or_ln76_337, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2566 'xor' 'xor_ln198_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_563)   --->   "%and_ln198_281 = and i64 %or_ln76_335, i64 %xor_ln198_562" [./sha3.hpp:198]   --->   Operation 2567 'and' 'and_ln198_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2568 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_563 = xor i64 %and_ln198_281, i64 %or_ln76_327" [./sha3.hpp:198]   --->   Operation 2568 'xor' 'xor_ln198_563' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_565)   --->   "%xor_ln198_564 = xor i64 %or_ln76_335, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2569 'xor' 'xor_ln198_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_565)   --->   "%and_ln198_282 = and i64 %or_ln76_330, i64 %xor_ln198_564" [./sha3.hpp:198]   --->   Operation 2570 'and' 'and_ln198_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2571 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_565 = xor i64 %and_ln198_282, i64 %or_ln76_337" [./sha3.hpp:198]   --->   Operation 2571 'xor' 'xor_ln198_565' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_567)   --->   "%xor_ln198_566 = xor i64 %or_ln76_332, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2572 'xor' 'xor_ln198_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_567)   --->   "%and_ln198_283 = and i64 %or_ln76_343, i64 %xor_ln198_566" [./sha3.hpp:198]   --->   Operation 2573 'and' 'and_ln198_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2574 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_567 = xor i64 %and_ln198_283, i64 %or_ln76_341" [./sha3.hpp:198]   --->   Operation 2574 'xor' 'xor_ln198_567' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_569)   --->   "%xor_ln198_568 = xor i64 %or_ln76_343, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2575 'xor' 'xor_ln198_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_569)   --->   "%and_ln198_284 = and i64 %or_ln76_336, i64 %xor_ln198_568" [./sha3.hpp:198]   --->   Operation 2576 'and' 'and_ln198_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2577 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_569 = xor i64 %and_ln198_284, i64 %or_ln76_332" [./sha3.hpp:198]   --->   Operation 2577 'xor' 'xor_ln198_569' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_571)   --->   "%xor_ln198_570 = xor i64 %or_ln76_336, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2578 'xor' 'xor_ln198_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_571)   --->   "%and_ln198_285 = and i64 %or_ln76_333, i64 %xor_ln198_570" [./sha3.hpp:198]   --->   Operation 2579 'and' 'and_ln198_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2580 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_571 = xor i64 %and_ln198_285, i64 %or_ln76_343" [./sha3.hpp:198]   --->   Operation 2580 'xor' 'xor_ln198_571' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_573)   --->   "%xor_ln198_572 = xor i64 %or_ln76_333, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2581 'xor' 'xor_ln198_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_573)   --->   "%and_ln198_286 = and i64 %or_ln76_341, i64 %xor_ln198_572" [./sha3.hpp:198]   --->   Operation 2582 'and' 'and_ln198_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2583 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_573 = xor i64 %and_ln198_286, i64 %or_ln76_336" [./sha3.hpp:198]   --->   Operation 2583 'xor' 'xor_ln198_573' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_575)   --->   "%xor_ln198_574 = xor i64 %or_ln76_341, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2584 'xor' 'xor_ln198_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_575)   --->   "%and_ln198_287 = and i64 %or_ln76_332, i64 %xor_ln198_574" [./sha3.hpp:198]   --->   Operation 2585 'and' 'and_ln198_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2586 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_575 = xor i64 %and_ln198_287, i64 %or_ln76_333" [./sha3.hpp:198]   --->   Operation 2586 'xor' 'xor_ln198_575' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_35)   --->   "%xor_ln203_33 = xor i64 %or_ln76_346, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 2587 'xor' 'xor_ln203_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_35)   --->   "%and_ln203_11 = and i64 %or_ln76_340, i64 %xor_ln203_33" [./sha3.hpp:203]   --->   Operation 2588 'and' 'and_ln203_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_35)   --->   "%xor_ln203_34 = xor i64 %and_ln203_11, i64 2147483658" [./sha3.hpp:203]   --->   Operation 2589 'xor' 'xor_ln203_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2590 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_35 = xor i64 %xor_ln203_34, i64 %xor_ln123_275" [./sha3.hpp:203]   --->   Operation 2590 'xor' 'xor_ln203_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.62>
ST_4 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node x_352)   --->   "%xor_ln113_240 = xor i64 %xor_ln198_557, i64 %xor_ln198_567" [./sha3.hpp:113]   --->   Operation 2591 'xor' 'xor_ln113_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node x_352)   --->   "%xor_ln113_241 = xor i64 %xor_ln198_537, i64 %xor_ln203_35" [./sha3.hpp:113]   --->   Operation 2592 'xor' 'xor_ln113_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node x_352)   --->   "%xor_ln113_242 = xor i64 %xor_ln113_241, i64 %xor_ln198_547" [./sha3.hpp:113]   --->   Operation 2593 'xor' 'xor_ln113_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2594 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_352 = xor i64 %xor_ln113_242, i64 %xor_ln113_240" [./sha3.hpp:113]   --->   Operation 2594 'xor' 'x_352' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node x_348)   --->   "%xor_ln113_244 = xor i64 %xor_ln198_559, i64 %xor_ln198_569" [./sha3.hpp:113]   --->   Operation 2595 'xor' 'xor_ln113_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node x_348)   --->   "%xor_ln113_245 = xor i64 %xor_ln198_539, i64 %xor_ln198_529" [./sha3.hpp:113]   --->   Operation 2596 'xor' 'xor_ln113_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node x_348)   --->   "%xor_ln113_246 = xor i64 %xor_ln113_245, i64 %xor_ln198_549" [./sha3.hpp:113]   --->   Operation 2597 'xor' 'xor_ln113_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2598 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_348 = xor i64 %xor_ln113_246, i64 %xor_ln113_244" [./sha3.hpp:113]   --->   Operation 2598 'xor' 'x_348' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node x_349)   --->   "%xor_ln113_248 = xor i64 %xor_ln198_561, i64 %xor_ln198_571" [./sha3.hpp:113]   --->   Operation 2599 'xor' 'xor_ln113_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node x_349)   --->   "%xor_ln113_249 = xor i64 %xor_ln198_541, i64 %xor_ln198_531" [./sha3.hpp:113]   --->   Operation 2600 'xor' 'xor_ln113_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node x_349)   --->   "%xor_ln113_250 = xor i64 %xor_ln113_249, i64 %xor_ln198_551" [./sha3.hpp:113]   --->   Operation 2601 'xor' 'xor_ln113_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2602 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_349 = xor i64 %xor_ln113_250, i64 %xor_ln113_248" [./sha3.hpp:113]   --->   Operation 2602 'xor' 'x_349' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node x_350)   --->   "%xor_ln113_252 = xor i64 %xor_ln198_563, i64 %xor_ln198_573" [./sha3.hpp:113]   --->   Operation 2603 'xor' 'xor_ln113_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node x_350)   --->   "%xor_ln113_253 = xor i64 %xor_ln198_543, i64 %xor_ln198_533" [./sha3.hpp:113]   --->   Operation 2604 'xor' 'xor_ln113_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node x_350)   --->   "%xor_ln113_254 = xor i64 %xor_ln113_253, i64 %xor_ln198_553" [./sha3.hpp:113]   --->   Operation 2605 'xor' 'xor_ln113_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2606 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_350 = xor i64 %xor_ln113_254, i64 %xor_ln113_252" [./sha3.hpp:113]   --->   Operation 2606 'xor' 'x_350' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node x_351)   --->   "%xor_ln113_256 = xor i64 %xor_ln198_565, i64 %xor_ln198_575" [./sha3.hpp:113]   --->   Operation 2607 'xor' 'xor_ln113_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node x_351)   --->   "%xor_ln113_257 = xor i64 %xor_ln198_545, i64 %xor_ln198_535" [./sha3.hpp:113]   --->   Operation 2608 'xor' 'xor_ln113_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node x_351)   --->   "%xor_ln113_258 = xor i64 %xor_ln113_257, i64 %xor_ln198_555" [./sha3.hpp:113]   --->   Operation 2609 'xor' 'xor_ln113_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2610 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_351 = xor i64 %xor_ln113_258, i64 %xor_ln113_256" [./sha3.hpp:113]   --->   Operation 2610 'xor' 'x_351' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2611 [1/1] (0.00ns)   --->   "%trunc_ln76_348 = trunc i64 %x_348" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2611 'trunc' 'trunc_ln76_348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2612 [1/1] (0.00ns)   --->   "%tmp_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_348, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2612 'bitselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2613 [1/1] (0.00ns)   --->   "%or_ln76_347 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_348, i1 %tmp_700" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2613 'bitconcatenate' 'or_ln76_347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2614 [1/1] (0.28ns)   --->   "%tmp_701 = xor i64 %or_ln76_347, i64 %x_351" [./sha3.hpp:119]   --->   Operation 2614 'xor' 'tmp_701' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2615 [1/1] (0.28ns)   --->   "%xor_ln123_300 = xor i64 %tmp_701, i64 %xor_ln203_35" [./sha3.hpp:123]   --->   Operation 2615 'xor' 'xor_ln123_300' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2616 [1/1] (0.28ns)   --->   "%x_360 = xor i64 %tmp_701, i64 %xor_ln198_537" [./sha3.hpp:123]   --->   Operation 2616 'xor' 'x_360' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2617 [1/1] (0.28ns)   --->   "%x_354 = xor i64 %tmp_701, i64 %xor_ln198_547" [./sha3.hpp:123]   --->   Operation 2617 'xor' 'x_354' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2618 [1/1] (0.28ns)   --->   "%x_366 = xor i64 %tmp_701, i64 %xor_ln198_557" [./sha3.hpp:123]   --->   Operation 2618 'xor' 'x_366' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2619 [1/1] (0.28ns)   --->   "%x_372 = xor i64 %tmp_701, i64 %xor_ln198_567" [./sha3.hpp:123]   --->   Operation 2619 'xor' 'x_372' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2620 [1/1] (0.00ns)   --->   "%trunc_ln76_349 = trunc i64 %x_349" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2620 'trunc' 'trunc_ln76_349' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2621 [1/1] (0.00ns)   --->   "%tmp_702 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_349, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2621 'bitselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2622 [1/1] (0.00ns)   --->   "%or_ln76_348 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_349, i1 %tmp_702" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2622 'bitconcatenate' 'or_ln76_348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2623 [1/1] (0.28ns)   --->   "%tmp_703 = xor i64 %or_ln76_348, i64 %x_352" [./sha3.hpp:119]   --->   Operation 2623 'xor' 'tmp_703' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2624 [1/1] (0.28ns)   --->   "%x_353 = xor i64 %tmp_703, i64 %xor_ln198_529" [./sha3.hpp:123]   --->   Operation 2624 'xor' 'x_353' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2625 [1/1] (0.28ns)   --->   "%x_376 = xor i64 %tmp_703, i64 %xor_ln198_539" [./sha3.hpp:123]   --->   Operation 2625 'xor' 'x_376' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2626 [1/1] (0.28ns)   --->   "%x_356 = xor i64 %tmp_703, i64 %xor_ln198_549" [./sha3.hpp:123]   --->   Operation 2626 'xor' 'x_356' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2627 [1/1] (0.28ns)   --->   "%x_361 = xor i64 %tmp_703, i64 %xor_ln198_559" [./sha3.hpp:123]   --->   Operation 2627 'xor' 'x_361' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2628 [1/1] (0.28ns)   --->   "%x_363 = xor i64 %tmp_703, i64 %xor_ln198_569" [./sha3.hpp:123]   --->   Operation 2628 'xor' 'x_363' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2629 [1/1] (0.00ns)   --->   "%trunc_ln76_350 = trunc i64 %x_350" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2629 'trunc' 'trunc_ln76_350' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2630 [1/1] (0.00ns)   --->   "%tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_350, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2630 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2631 [1/1] (0.00ns)   --->   "%or_ln76_349 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_350, i1 %tmp_704" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2631 'bitconcatenate' 'or_ln76_349' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2632 [1/1] (0.28ns)   --->   "%tmp_705 = xor i64 %or_ln76_349, i64 %x_348" [./sha3.hpp:119]   --->   Operation 2632 'xor' 'tmp_705' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2633 [1/1] (0.28ns)   --->   "%x_371 = xor i64 %tmp_705, i64 %xor_ln198_531" [./sha3.hpp:123]   --->   Operation 2633 'xor' 'x_371' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2634 [1/1] (0.28ns)   --->   "%x_355 = xor i64 %tmp_705, i64 %xor_ln198_541" [./sha3.hpp:123]   --->   Operation 2634 'xor' 'x_355' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2635 [1/1] (0.28ns)   --->   "%x_370 = xor i64 %tmp_705, i64 %xor_ln198_551" [./sha3.hpp:123]   --->   Operation 2635 'xor' 'x_370' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2636 [1/1] (0.28ns)   --->   "%x_357 = xor i64 %tmp_705, i64 %xor_ln198_561" [./sha3.hpp:123]   --->   Operation 2636 'xor' 'x_357' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2637 [1/1] (0.28ns)   --->   "%x_374 = xor i64 %tmp_705, i64 %xor_ln198_571" [./sha3.hpp:123]   --->   Operation 2637 'xor' 'x_374' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2638 [1/1] (0.00ns)   --->   "%trunc_ln76_351 = trunc i64 %x_351" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2638 'trunc' 'trunc_ln76_351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2639 [1/1] (0.00ns)   --->   "%tmp_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_351, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2639 'bitselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2640 [1/1] (0.00ns)   --->   "%or_ln76_350 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_351, i1 %tmp_706" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2640 'bitconcatenate' 'or_ln76_350' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2641 [1/1] (0.28ns)   --->   "%tmp_707 = xor i64 %or_ln76_350, i64 %x_349" [./sha3.hpp:119]   --->   Operation 2641 'xor' 'tmp_707' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2642 [1/1] (0.28ns)   --->   "%x_359 = xor i64 %tmp_707, i64 %xor_ln198_533" [./sha3.hpp:123]   --->   Operation 2642 'xor' 'x_359' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2643 [1/1] (0.28ns)   --->   "%x_362 = xor i64 %tmp_707, i64 %xor_ln198_543" [./sha3.hpp:123]   --->   Operation 2643 'xor' 'x_362' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2644 [1/1] (0.28ns)   --->   "%x_369 = xor i64 %tmp_707, i64 %xor_ln198_553" [./sha3.hpp:123]   --->   Operation 2644 'xor' 'x_369' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2645 [1/1] (0.28ns)   --->   "%x_358 = xor i64 %tmp_707, i64 %xor_ln198_563" [./sha3.hpp:123]   --->   Operation 2645 'xor' 'x_358' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2646 [1/1] (0.28ns)   --->   "%x_367 = xor i64 %tmp_707, i64 %xor_ln198_573" [./sha3.hpp:123]   --->   Operation 2646 'xor' 'x_367' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2647 [1/1] (0.00ns)   --->   "%trunc_ln76_352 = trunc i64 %x_352" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2647 'trunc' 'trunc_ln76_352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2648 [1/1] (0.00ns)   --->   "%tmp_708 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_352, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2648 'bitselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2649 [1/1] (0.00ns)   --->   "%or_ln76_351 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_352, i1 %tmp_708" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2649 'bitconcatenate' 'or_ln76_351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2650 [1/1] (0.28ns)   --->   "%tmp_709 = xor i64 %or_ln76_351, i64 %x_350" [./sha3.hpp:119]   --->   Operation 2650 'xor' 'tmp_709' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2651 [1/1] (0.28ns)   --->   "%x_365 = xor i64 %tmp_709, i64 %xor_ln198_535" [./sha3.hpp:123]   --->   Operation 2651 'xor' 'x_365' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2652 [1/1] (0.28ns)   --->   "%x_375 = xor i64 %tmp_709, i64 %xor_ln198_545" [./sha3.hpp:123]   --->   Operation 2652 'xor' 'x_375' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2653 [1/1] (0.28ns)   --->   "%x_373 = xor i64 %tmp_709, i64 %xor_ln198_555" [./sha3.hpp:123]   --->   Operation 2653 'xor' 'x_373' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2654 [1/1] (0.28ns)   --->   "%x_368 = xor i64 %tmp_709, i64 %xor_ln198_565" [./sha3.hpp:123]   --->   Operation 2654 'xor' 'x_368' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2655 [1/1] (0.28ns)   --->   "%x_364 = xor i64 %tmp_709, i64 %xor_ln198_575" [./sha3.hpp:123]   --->   Operation 2655 'xor' 'x_364' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2656 [1/1] (0.00ns)   --->   "%trunc_ln76_353 = trunc i64 %x_353" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 2656 'trunc' 'trunc_ln76_353' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2657 [1/1] (0.00ns)   --->   "%tmp_710 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_353, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 2657 'bitselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2658 [1/1] (0.00ns)   --->   "%or_ln76_352 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_353, i1 %tmp_710" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 2658 'bitconcatenate' 'or_ln76_352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2659 [1/1] (0.00ns)   --->   "%trunc_ln76_354 = trunc i64 %x_354" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 2659 'trunc' 'trunc_ln76_354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2660 [1/1] (0.00ns)   --->   "%lshr_ln76_276 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_354, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 2660 'partselect' 'lshr_ln76_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2661 [1/1] (0.00ns)   --->   "%or_ln76_353 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_354, i3 %lshr_ln76_276" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 2661 'bitconcatenate' 'or_ln76_353' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2662 [1/1] (0.00ns)   --->   "%trunc_ln76_355 = trunc i64 %x_355" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 2662 'trunc' 'trunc_ln76_355' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2663 [1/1] (0.00ns)   --->   "%lshr_ln76_277 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_355, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 2663 'partselect' 'lshr_ln76_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2664 [1/1] (0.00ns)   --->   "%or_ln76_354 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_355, i6 %lshr_ln76_277" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 2664 'bitconcatenate' 'or_ln76_354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2665 [1/1] (0.00ns)   --->   "%trunc_ln76_356 = trunc i64 %x_356" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 2665 'trunc' 'trunc_ln76_356' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2666 [1/1] (0.00ns)   --->   "%lshr_ln76_278 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_356, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 2666 'partselect' 'lshr_ln76_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2667 [1/1] (0.00ns)   --->   "%or_ln76_355 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_356, i10 %lshr_ln76_278" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 2667 'bitconcatenate' 'or_ln76_355' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2668 [1/1] (0.00ns)   --->   "%trunc_ln76_357 = trunc i64 %x_357" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 2668 'trunc' 'trunc_ln76_357' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2669 [1/1] (0.00ns)   --->   "%lshr_ln76_279 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_357, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 2669 'partselect' 'lshr_ln76_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2670 [1/1] (0.00ns)   --->   "%or_ln76_356 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_357, i15 %lshr_ln76_279" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 2670 'bitconcatenate' 'or_ln76_356' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2671 [1/1] (0.00ns)   --->   "%trunc_ln76_358 = trunc i64 %x_358" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 2671 'trunc' 'trunc_ln76_358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2672 [1/1] (0.00ns)   --->   "%lshr_ln76_280 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_358, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 2672 'partselect' 'lshr_ln76_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2673 [1/1] (0.00ns)   --->   "%or_ln76_357 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_358, i21 %lshr_ln76_280" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 2673 'bitconcatenate' 'or_ln76_357' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2674 [1/1] (0.00ns)   --->   "%trunc_ln76_359 = trunc i64 %x_359" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 2674 'trunc' 'trunc_ln76_359' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2675 [1/1] (0.00ns)   --->   "%lshr_ln76_281 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_359, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 2675 'partselect' 'lshr_ln76_281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2676 [1/1] (0.00ns)   --->   "%or_ln76_358 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_359, i28 %lshr_ln76_281" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 2676 'bitconcatenate' 'or_ln76_358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2677 [1/1] (0.00ns)   --->   "%trunc_ln76_360 = trunc i64 %x_360" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 2677 'trunc' 'trunc_ln76_360' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2678 [1/1] (0.00ns)   --->   "%lshr_ln76_282 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_360, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 2678 'partselect' 'lshr_ln76_282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2679 [1/1] (0.00ns)   --->   "%or_ln76_359 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_360, i36 %lshr_ln76_282" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 2679 'bitconcatenate' 'or_ln76_359' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2680 [1/1] (0.00ns)   --->   "%trunc_ln76_361 = trunc i64 %x_361" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 2680 'trunc' 'trunc_ln76_361' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2681 [1/1] (0.00ns)   --->   "%lshr_ln76_283 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_361, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 2681 'partselect' 'lshr_ln76_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2682 [1/1] (0.00ns)   --->   "%or_ln76_360 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_361, i45 %lshr_ln76_283" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 2682 'bitconcatenate' 'or_ln76_360' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2683 [1/1] (0.00ns)   --->   "%trunc_ln76_362 = trunc i64 %x_362" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 2683 'trunc' 'trunc_ln76_362' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2684 [1/1] (0.00ns)   --->   "%lshr_ln76_284 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_362, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 2684 'partselect' 'lshr_ln76_284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2685 [1/1] (0.00ns)   --->   "%or_ln76_361 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_362, i55 %lshr_ln76_284" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 2685 'bitconcatenate' 'or_ln76_361' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2686 [1/1] (0.00ns)   --->   "%trunc_ln76_363 = trunc i64 %x_363" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 2686 'trunc' 'trunc_ln76_363' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2687 [1/1] (0.00ns)   --->   "%lshr_ln76_285 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_363, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 2687 'partselect' 'lshr_ln76_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2688 [1/1] (0.00ns)   --->   "%or_ln76_362 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_363, i2 %lshr_ln76_285" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 2688 'bitconcatenate' 'or_ln76_362' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2689 [1/1] (0.00ns)   --->   "%trunc_ln76_364 = trunc i64 %x_364" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 2689 'trunc' 'trunc_ln76_364' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2690 [1/1] (0.00ns)   --->   "%lshr_ln76_286 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_364, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 2690 'partselect' 'lshr_ln76_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2691 [1/1] (0.00ns)   --->   "%or_ln76_363 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_364, i14 %lshr_ln76_286" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 2691 'bitconcatenate' 'or_ln76_363' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2692 [1/1] (0.00ns)   --->   "%trunc_ln76_365 = trunc i64 %x_365" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 2692 'trunc' 'trunc_ln76_365' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2693 [1/1] (0.00ns)   --->   "%lshr_ln76_287 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_365, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 2693 'partselect' 'lshr_ln76_287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2694 [1/1] (0.00ns)   --->   "%or_ln76_364 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_365, i27 %lshr_ln76_287" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 2694 'bitconcatenate' 'or_ln76_364' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2695 [1/1] (0.00ns)   --->   "%trunc_ln76_366 = trunc i64 %x_366" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 2695 'trunc' 'trunc_ln76_366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2696 [1/1] (0.00ns)   --->   "%lshr_ln76_288 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_366, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 2696 'partselect' 'lshr_ln76_288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2697 [1/1] (0.00ns)   --->   "%or_ln76_365 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_366, i41 %lshr_ln76_288" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 2697 'bitconcatenate' 'or_ln76_365' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2698 [1/1] (0.00ns)   --->   "%trunc_ln76_367 = trunc i64 %x_367" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 2698 'trunc' 'trunc_ln76_367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2699 [1/1] (0.00ns)   --->   "%lshr_ln76_289 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_367, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 2699 'partselect' 'lshr_ln76_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2700 [1/1] (0.00ns)   --->   "%or_ln76_366 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_367, i56 %lshr_ln76_289" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 2700 'bitconcatenate' 'or_ln76_366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2701 [1/1] (0.00ns)   --->   "%trunc_ln76_368 = trunc i64 %x_368" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 2701 'trunc' 'trunc_ln76_368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2702 [1/1] (0.00ns)   --->   "%lshr_ln76_290 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_368, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 2702 'partselect' 'lshr_ln76_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2703 [1/1] (0.00ns)   --->   "%or_ln76_367 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_368, i8 %lshr_ln76_290" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 2703 'bitconcatenate' 'or_ln76_367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2704 [1/1] (0.00ns)   --->   "%trunc_ln76_369 = trunc i64 %x_369" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 2704 'trunc' 'trunc_ln76_369' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2705 [1/1] (0.00ns)   --->   "%lshr_ln76_291 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_369, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 2705 'partselect' 'lshr_ln76_291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2706 [1/1] (0.00ns)   --->   "%or_ln76_368 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_369, i25 %lshr_ln76_291" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 2706 'bitconcatenate' 'or_ln76_368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2707 [1/1] (0.00ns)   --->   "%trunc_ln76_370 = trunc i64 %x_370" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 2707 'trunc' 'trunc_ln76_370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2708 [1/1] (0.00ns)   --->   "%lshr_ln76_292 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_370, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 2708 'partselect' 'lshr_ln76_292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2709 [1/1] (0.00ns)   --->   "%or_ln76_369 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_370, i43 %lshr_ln76_292" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 2709 'bitconcatenate' 'or_ln76_369' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2710 [1/1] (0.00ns)   --->   "%trunc_ln76_371 = trunc i64 %x_371" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 2710 'trunc' 'trunc_ln76_371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2711 [1/1] (0.00ns)   --->   "%lshr_ln76_293 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_371, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 2711 'partselect' 'lshr_ln76_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2712 [1/1] (0.00ns)   --->   "%or_ln76_370 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_371, i62 %lshr_ln76_293" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 2712 'bitconcatenate' 'or_ln76_370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2713 [1/1] (0.00ns)   --->   "%trunc_ln76_372 = trunc i64 %x_372" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 2713 'trunc' 'trunc_ln76_372' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2714 [1/1] (0.00ns)   --->   "%lshr_ln76_294 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_372, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 2714 'partselect' 'lshr_ln76_294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2715 [1/1] (0.00ns)   --->   "%or_ln76_371 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_372, i18 %lshr_ln76_294" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 2715 'bitconcatenate' 'or_ln76_371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2716 [1/1] (0.00ns)   --->   "%trunc_ln76_373 = trunc i64 %x_373" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 2716 'trunc' 'trunc_ln76_373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2717 [1/1] (0.00ns)   --->   "%lshr_ln76_295 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_373, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 2717 'partselect' 'lshr_ln76_295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2718 [1/1] (0.00ns)   --->   "%or_ln76_372 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_373, i39 %lshr_ln76_295" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 2718 'bitconcatenate' 'or_ln76_372' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2719 [1/1] (0.00ns)   --->   "%trunc_ln76_374 = trunc i64 %x_374" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 2719 'trunc' 'trunc_ln76_374' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2720 [1/1] (0.00ns)   --->   "%lshr_ln76_296 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_374, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 2720 'partselect' 'lshr_ln76_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2721 [1/1] (0.00ns)   --->   "%or_ln76_373 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_374, i61 %lshr_ln76_296" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 2721 'bitconcatenate' 'or_ln76_373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2722 [1/1] (0.00ns)   --->   "%trunc_ln76_375 = trunc i64 %x_375" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 2722 'trunc' 'trunc_ln76_375' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2723 [1/1] (0.00ns)   --->   "%lshr_ln76_297 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_375, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 2723 'partselect' 'lshr_ln76_297' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2724 [1/1] (0.00ns)   --->   "%or_ln76_374 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_375, i20 %lshr_ln76_297" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 2724 'bitconcatenate' 'or_ln76_374' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2725 [1/1] (0.00ns)   --->   "%trunc_ln76_376 = trunc i64 %x_376" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 2725 'trunc' 'trunc_ln76_376' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2726 [1/1] (0.00ns)   --->   "%lshr_ln76_298 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_376, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 2726 'partselect' 'lshr_ln76_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2727 [1/1] (0.00ns)   --->   "%or_ln76_375 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_376, i44 %lshr_ln76_298" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 2727 'bitconcatenate' 'or_ln76_375' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_577)   --->   "%xor_ln198_576 = xor i64 %or_ln76_369, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2728 'xor' 'xor_ln198_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_577)   --->   "%and_ln198_288 = and i64 %or_ln76_357, i64 %xor_ln198_576" [./sha3.hpp:198]   --->   Operation 2729 'and' 'and_ln198_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2730 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_577 = xor i64 %and_ln198_288, i64 %or_ln76_375" [./sha3.hpp:198]   --->   Operation 2730 'xor' 'xor_ln198_577' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_579)   --->   "%xor_ln198_578 = xor i64 %or_ln76_357, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2731 'xor' 'xor_ln198_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_579)   --->   "%and_ln198_289 = and i64 %or_ln76_363, i64 %xor_ln198_578" [./sha3.hpp:198]   --->   Operation 2732 'and' 'and_ln198_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2733 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_579 = xor i64 %and_ln198_289, i64 %or_ln76_369" [./sha3.hpp:198]   --->   Operation 2733 'xor' 'xor_ln198_579' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_581)   --->   "%xor_ln198_580 = xor i64 %or_ln76_363, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2734 'xor' 'xor_ln198_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_581)   --->   "%and_ln198_290 = and i64 %xor_ln123_300, i64 %xor_ln198_580" [./sha3.hpp:198]   --->   Operation 2735 'and' 'and_ln198_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2736 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_581 = xor i64 %and_ln198_290, i64 %or_ln76_357" [./sha3.hpp:198]   --->   Operation 2736 'xor' 'xor_ln198_581' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_583)   --->   "%xor_ln198_582 = xor i64 %xor_ln123_300, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2737 'xor' 'xor_ln198_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_583)   --->   "%and_ln198_291 = and i64 %or_ln76_375, i64 %xor_ln198_582" [./sha3.hpp:198]   --->   Operation 2738 'and' 'and_ln198_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2739 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_583 = xor i64 %and_ln198_291, i64 %or_ln76_363" [./sha3.hpp:198]   --->   Operation 2739 'xor' 'xor_ln198_583' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_585)   --->   "%xor_ln198_584 = xor i64 %or_ln76_374, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2740 'xor' 'xor_ln198_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_585)   --->   "%and_ln198_292 = and i64 %or_ln76_353, i64 %xor_ln198_584" [./sha3.hpp:198]   --->   Operation 2741 'and' 'and_ln198_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2742 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_585 = xor i64 %and_ln198_292, i64 %or_ln76_358" [./sha3.hpp:198]   --->   Operation 2742 'xor' 'xor_ln198_585' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_587)   --->   "%xor_ln198_586 = xor i64 %or_ln76_353, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2743 'xor' 'xor_ln198_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_587)   --->   "%and_ln198_293 = and i64 %or_ln76_360, i64 %xor_ln198_586" [./sha3.hpp:198]   --->   Operation 2744 'and' 'and_ln198_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2745 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_587 = xor i64 %and_ln198_293, i64 %or_ln76_374" [./sha3.hpp:198]   --->   Operation 2745 'xor' 'xor_ln198_587' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_589)   --->   "%xor_ln198_588 = xor i64 %or_ln76_360, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2746 'xor' 'xor_ln198_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_589)   --->   "%and_ln198_294 = and i64 %or_ln76_373, i64 %xor_ln198_588" [./sha3.hpp:198]   --->   Operation 2747 'and' 'and_ln198_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2748 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_589 = xor i64 %and_ln198_294, i64 %or_ln76_353" [./sha3.hpp:198]   --->   Operation 2748 'xor' 'xor_ln198_589' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_591)   --->   "%xor_ln198_590 = xor i64 %or_ln76_373, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2749 'xor' 'xor_ln198_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_591)   --->   "%and_ln198_295 = and i64 %or_ln76_358, i64 %xor_ln198_590" [./sha3.hpp:198]   --->   Operation 2750 'and' 'and_ln198_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2751 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_591 = xor i64 %and_ln198_295, i64 %or_ln76_360" [./sha3.hpp:198]   --->   Operation 2751 'xor' 'xor_ln198_591' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_593)   --->   "%xor_ln198_592 = xor i64 %or_ln76_358, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2752 'xor' 'xor_ln198_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_593)   --->   "%and_ln198_296 = and i64 %or_ln76_374, i64 %xor_ln198_592" [./sha3.hpp:198]   --->   Operation 2753 'and' 'and_ln198_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2754 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_593 = xor i64 %and_ln198_296, i64 %or_ln76_373" [./sha3.hpp:198]   --->   Operation 2754 'xor' 'xor_ln198_593' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_595)   --->   "%xor_ln198_594 = xor i64 %or_ln76_354, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2755 'xor' 'xor_ln198_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_595)   --->   "%and_ln198_297 = and i64 %or_ln76_368, i64 %xor_ln198_594" [./sha3.hpp:198]   --->   Operation 2756 'and' 'and_ln198_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2757 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_595 = xor i64 %and_ln198_297, i64 %or_ln76_352" [./sha3.hpp:198]   --->   Operation 2757 'xor' 'xor_ln198_595' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_597)   --->   "%xor_ln198_596 = xor i64 %or_ln76_368, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2758 'xor' 'xor_ln198_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_597)   --->   "%and_ln198_298 = and i64 %or_ln76_367, i64 %xor_ln198_596" [./sha3.hpp:198]   --->   Operation 2759 'and' 'and_ln198_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2760 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_597 = xor i64 %and_ln198_298, i64 %or_ln76_354" [./sha3.hpp:198]   --->   Operation 2760 'xor' 'xor_ln198_597' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2761 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_599)   --->   "%xor_ln198_598 = xor i64 %or_ln76_367, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2761 'xor' 'xor_ln198_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_599)   --->   "%and_ln198_299 = and i64 %or_ln76_371, i64 %xor_ln198_598" [./sha3.hpp:198]   --->   Operation 2762 'and' 'and_ln198_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2763 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_599 = xor i64 %and_ln198_299, i64 %or_ln76_368" [./sha3.hpp:198]   --->   Operation 2763 'xor' 'xor_ln198_599' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_601)   --->   "%xor_ln198_600 = xor i64 %or_ln76_371, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2764 'xor' 'xor_ln198_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_601)   --->   "%and_ln198_300 = and i64 %or_ln76_352, i64 %xor_ln198_600" [./sha3.hpp:198]   --->   Operation 2765 'and' 'and_ln198_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2766 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_601 = xor i64 %and_ln198_300, i64 %or_ln76_367" [./sha3.hpp:198]   --->   Operation 2766 'xor' 'xor_ln198_601' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_603)   --->   "%xor_ln198_602 = xor i64 %or_ln76_352, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2767 'xor' 'xor_ln198_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_603)   --->   "%and_ln198_301 = and i64 %or_ln76_354, i64 %xor_ln198_602" [./sha3.hpp:198]   --->   Operation 2768 'and' 'and_ln198_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2769 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_603 = xor i64 %and_ln198_301, i64 %or_ln76_371" [./sha3.hpp:198]   --->   Operation 2769 'xor' 'xor_ln198_603' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_605)   --->   "%xor_ln198_604 = xor i64 %or_ln76_359, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2770 'xor' 'xor_ln198_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_605)   --->   "%and_ln198_302 = and i64 %or_ln76_355, i64 %xor_ln198_604" [./sha3.hpp:198]   --->   Operation 2771 'and' 'and_ln198_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2772 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_605 = xor i64 %and_ln198_302, i64 %or_ln76_364" [./sha3.hpp:198]   --->   Operation 2772 'xor' 'xor_ln198_605' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_607)   --->   "%xor_ln198_606 = xor i64 %or_ln76_355, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2773 'xor' 'xor_ln198_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_607)   --->   "%and_ln198_303 = and i64 %or_ln76_356, i64 %xor_ln198_606" [./sha3.hpp:198]   --->   Operation 2774 'and' 'and_ln198_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2775 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_607 = xor i64 %and_ln198_303, i64 %or_ln76_359" [./sha3.hpp:198]   --->   Operation 2775 'xor' 'xor_ln198_607' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_609)   --->   "%xor_ln198_608 = xor i64 %or_ln76_356, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2776 'xor' 'xor_ln198_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_609)   --->   "%and_ln198_304 = and i64 %or_ln76_366, i64 %xor_ln198_608" [./sha3.hpp:198]   --->   Operation 2777 'and' 'and_ln198_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2778 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_609 = xor i64 %and_ln198_304, i64 %or_ln76_355" [./sha3.hpp:198]   --->   Operation 2778 'xor' 'xor_ln198_609' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_611)   --->   "%xor_ln198_610 = xor i64 %or_ln76_366, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2779 'xor' 'xor_ln198_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_611)   --->   "%and_ln198_305 = and i64 %or_ln76_364, i64 %xor_ln198_610" [./sha3.hpp:198]   --->   Operation 2780 'and' 'and_ln198_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2781 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_611 = xor i64 %and_ln198_305, i64 %or_ln76_356" [./sha3.hpp:198]   --->   Operation 2781 'xor' 'xor_ln198_611' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_613)   --->   "%xor_ln198_612 = xor i64 %or_ln76_364, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2782 'xor' 'xor_ln198_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_613)   --->   "%and_ln198_306 = and i64 %or_ln76_359, i64 %xor_ln198_612" [./sha3.hpp:198]   --->   Operation 2783 'and' 'and_ln198_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2784 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_613 = xor i64 %and_ln198_306, i64 %or_ln76_366" [./sha3.hpp:198]   --->   Operation 2784 'xor' 'xor_ln198_613' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_615)   --->   "%xor_ln198_614 = xor i64 %or_ln76_361, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2785 'xor' 'xor_ln198_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_615)   --->   "%and_ln198_307 = and i64 %or_ln76_372, i64 %xor_ln198_614" [./sha3.hpp:198]   --->   Operation 2786 'and' 'and_ln198_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2787 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_615 = xor i64 %and_ln198_307, i64 %or_ln76_370" [./sha3.hpp:198]   --->   Operation 2787 'xor' 'xor_ln198_615' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_617)   --->   "%xor_ln198_616 = xor i64 %or_ln76_372, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2788 'xor' 'xor_ln198_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_617)   --->   "%and_ln198_308 = and i64 %or_ln76_365, i64 %xor_ln198_616" [./sha3.hpp:198]   --->   Operation 2789 'and' 'and_ln198_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2790 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_617 = xor i64 %and_ln198_308, i64 %or_ln76_361" [./sha3.hpp:198]   --->   Operation 2790 'xor' 'xor_ln198_617' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_619)   --->   "%xor_ln198_618 = xor i64 %or_ln76_365, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2791 'xor' 'xor_ln198_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_619)   --->   "%and_ln198_309 = and i64 %or_ln76_362, i64 %xor_ln198_618" [./sha3.hpp:198]   --->   Operation 2792 'and' 'and_ln198_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2793 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_619 = xor i64 %and_ln198_309, i64 %or_ln76_372" [./sha3.hpp:198]   --->   Operation 2793 'xor' 'xor_ln198_619' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_621)   --->   "%xor_ln198_620 = xor i64 %or_ln76_362, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2794 'xor' 'xor_ln198_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_621)   --->   "%and_ln198_310 = and i64 %or_ln76_370, i64 %xor_ln198_620" [./sha3.hpp:198]   --->   Operation 2795 'and' 'and_ln198_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2796 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_621 = xor i64 %and_ln198_310, i64 %or_ln76_365" [./sha3.hpp:198]   --->   Operation 2796 'xor' 'xor_ln198_621' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_623)   --->   "%xor_ln198_622 = xor i64 %or_ln76_370, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2797 'xor' 'xor_ln198_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2798 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_623)   --->   "%and_ln198_311 = and i64 %or_ln76_361, i64 %xor_ln198_622" [./sha3.hpp:198]   --->   Operation 2798 'and' 'and_ln198_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2799 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_623 = xor i64 %and_ln198_311, i64 %or_ln76_362" [./sha3.hpp:198]   --->   Operation 2799 'xor' 'xor_ln198_623' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_38)   --->   "%xor_ln203_36 = xor i64 %or_ln76_375, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 2800 'xor' 'xor_ln203_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_38)   --->   "%and_ln203_12 = and i64 %or_ln76_369, i64 %xor_ln203_36" [./sha3.hpp:203]   --->   Operation 2801 'and' 'and_ln203_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_38)   --->   "%xor_ln203_37 = xor i64 %and_ln203_12, i64 2147516555" [./sha3.hpp:203]   --->   Operation 2802 'xor' 'xor_ln203_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2803 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_38 = xor i64 %xor_ln203_37, i64 %xor_ln123_300" [./sha3.hpp:203]   --->   Operation 2803 'xor' 'xor_ln203_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node x_381)   --->   "%xor_ln113_260 = xor i64 %xor_ln198_605, i64 %xor_ln198_615" [./sha3.hpp:113]   --->   Operation 2804 'xor' 'xor_ln113_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node x_381)   --->   "%xor_ln113_261 = xor i64 %xor_ln198_585, i64 %xor_ln203_38" [./sha3.hpp:113]   --->   Operation 2805 'xor' 'xor_ln113_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node x_381)   --->   "%xor_ln113_262 = xor i64 %xor_ln113_261, i64 %xor_ln198_595" [./sha3.hpp:113]   --->   Operation 2806 'xor' 'xor_ln113_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2807 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_381 = xor i64 %xor_ln113_262, i64 %xor_ln113_260" [./sha3.hpp:113]   --->   Operation 2807 'xor' 'x_381' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node x_377)   --->   "%xor_ln113_264 = xor i64 %xor_ln198_607, i64 %xor_ln198_617" [./sha3.hpp:113]   --->   Operation 2808 'xor' 'xor_ln113_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node x_377)   --->   "%xor_ln113_265 = xor i64 %xor_ln198_587, i64 %xor_ln198_577" [./sha3.hpp:113]   --->   Operation 2809 'xor' 'xor_ln113_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2810 [1/1] (0.00ns) (grouped into LUT with out node x_377)   --->   "%xor_ln113_266 = xor i64 %xor_ln113_265, i64 %xor_ln198_597" [./sha3.hpp:113]   --->   Operation 2810 'xor' 'xor_ln113_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2811 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_377 = xor i64 %xor_ln113_266, i64 %xor_ln113_264" [./sha3.hpp:113]   --->   Operation 2811 'xor' 'x_377' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node x_378)   --->   "%xor_ln113_268 = xor i64 %xor_ln198_609, i64 %xor_ln198_619" [./sha3.hpp:113]   --->   Operation 2812 'xor' 'xor_ln113_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node x_378)   --->   "%xor_ln113_269 = xor i64 %xor_ln198_589, i64 %xor_ln198_579" [./sha3.hpp:113]   --->   Operation 2813 'xor' 'xor_ln113_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node x_378)   --->   "%xor_ln113_270 = xor i64 %xor_ln113_269, i64 %xor_ln198_599" [./sha3.hpp:113]   --->   Operation 2814 'xor' 'xor_ln113_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2815 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_378 = xor i64 %xor_ln113_270, i64 %xor_ln113_268" [./sha3.hpp:113]   --->   Operation 2815 'xor' 'x_378' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node x_379)   --->   "%xor_ln113_272 = xor i64 %xor_ln198_611, i64 %xor_ln198_621" [./sha3.hpp:113]   --->   Operation 2816 'xor' 'xor_ln113_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node x_379)   --->   "%xor_ln113_273 = xor i64 %xor_ln198_591, i64 %xor_ln198_581" [./sha3.hpp:113]   --->   Operation 2817 'xor' 'xor_ln113_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node x_379)   --->   "%xor_ln113_274 = xor i64 %xor_ln113_273, i64 %xor_ln198_601" [./sha3.hpp:113]   --->   Operation 2818 'xor' 'xor_ln113_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2819 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_379 = xor i64 %xor_ln113_274, i64 %xor_ln113_272" [./sha3.hpp:113]   --->   Operation 2819 'xor' 'x_379' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node x_380)   --->   "%xor_ln113_276 = xor i64 %xor_ln198_613, i64 %xor_ln198_623" [./sha3.hpp:113]   --->   Operation 2820 'xor' 'xor_ln113_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node x_380)   --->   "%xor_ln113_277 = xor i64 %xor_ln198_593, i64 %xor_ln198_583" [./sha3.hpp:113]   --->   Operation 2821 'xor' 'xor_ln113_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node x_380)   --->   "%xor_ln113_278 = xor i64 %xor_ln113_277, i64 %xor_ln198_603" [./sha3.hpp:113]   --->   Operation 2822 'xor' 'xor_ln113_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2823 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_380 = xor i64 %xor_ln113_278, i64 %xor_ln113_276" [./sha3.hpp:113]   --->   Operation 2823 'xor' 'x_380' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2824 [1/1] (0.00ns)   --->   "%trunc_ln76_377 = trunc i64 %x_377" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2824 'trunc' 'trunc_ln76_377' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2825 [1/1] (0.00ns)   --->   "%tmp_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_377, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2825 'bitselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2826 [1/1] (0.00ns)   --->   "%or_ln76_376 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_377, i1 %tmp_711" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2826 'bitconcatenate' 'or_ln76_376' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2827 [1/1] (0.28ns)   --->   "%tmp_712 = xor i64 %or_ln76_376, i64 %x_380" [./sha3.hpp:119]   --->   Operation 2827 'xor' 'tmp_712' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2828 [1/1] (0.28ns)   --->   "%xor_ln123_325 = xor i64 %tmp_712, i64 %xor_ln203_38" [./sha3.hpp:123]   --->   Operation 2828 'xor' 'xor_ln123_325' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2829 [1/1] (0.28ns)   --->   "%x_389 = xor i64 %tmp_712, i64 %xor_ln198_585" [./sha3.hpp:123]   --->   Operation 2829 'xor' 'x_389' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2830 [1/1] (0.28ns)   --->   "%x_383 = xor i64 %tmp_712, i64 %xor_ln198_595" [./sha3.hpp:123]   --->   Operation 2830 'xor' 'x_383' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2831 [1/1] (0.28ns)   --->   "%x_395 = xor i64 %tmp_712, i64 %xor_ln198_605" [./sha3.hpp:123]   --->   Operation 2831 'xor' 'x_395' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2832 [1/1] (0.28ns)   --->   "%x_401 = xor i64 %tmp_712, i64 %xor_ln198_615" [./sha3.hpp:123]   --->   Operation 2832 'xor' 'x_401' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2833 [1/1] (0.00ns)   --->   "%trunc_ln76_378 = trunc i64 %x_378" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2833 'trunc' 'trunc_ln76_378' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2834 [1/1] (0.00ns)   --->   "%tmp_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_378, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2834 'bitselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2835 [1/1] (0.00ns)   --->   "%or_ln76_377 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_378, i1 %tmp_713" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2835 'bitconcatenate' 'or_ln76_377' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2836 [1/1] (0.28ns)   --->   "%tmp_714 = xor i64 %or_ln76_377, i64 %x_381" [./sha3.hpp:119]   --->   Operation 2836 'xor' 'tmp_714' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2837 [1/1] (0.28ns)   --->   "%x_382 = xor i64 %tmp_714, i64 %xor_ln198_577" [./sha3.hpp:123]   --->   Operation 2837 'xor' 'x_382' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2838 [1/1] (0.28ns)   --->   "%x_405 = xor i64 %tmp_714, i64 %xor_ln198_587" [./sha3.hpp:123]   --->   Operation 2838 'xor' 'x_405' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2839 [1/1] (0.28ns)   --->   "%x_385 = xor i64 %tmp_714, i64 %xor_ln198_597" [./sha3.hpp:123]   --->   Operation 2839 'xor' 'x_385' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2840 [1/1] (0.28ns)   --->   "%x_390 = xor i64 %tmp_714, i64 %xor_ln198_607" [./sha3.hpp:123]   --->   Operation 2840 'xor' 'x_390' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2841 [1/1] (0.28ns)   --->   "%x_392 = xor i64 %tmp_714, i64 %xor_ln198_617" [./sha3.hpp:123]   --->   Operation 2841 'xor' 'x_392' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2842 [1/1] (0.00ns)   --->   "%trunc_ln76_379 = trunc i64 %x_379" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2842 'trunc' 'trunc_ln76_379' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2843 [1/1] (0.00ns)   --->   "%tmp_715 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_379, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2843 'bitselect' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2844 [1/1] (0.00ns)   --->   "%or_ln76_378 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_379, i1 %tmp_715" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2844 'bitconcatenate' 'or_ln76_378' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2845 [1/1] (0.28ns)   --->   "%tmp_716 = xor i64 %or_ln76_378, i64 %x_377" [./sha3.hpp:119]   --->   Operation 2845 'xor' 'tmp_716' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2846 [1/1] (0.28ns)   --->   "%x_400 = xor i64 %tmp_716, i64 %xor_ln198_579" [./sha3.hpp:123]   --->   Operation 2846 'xor' 'x_400' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2847 [1/1] (0.28ns)   --->   "%x_384 = xor i64 %tmp_716, i64 %xor_ln198_589" [./sha3.hpp:123]   --->   Operation 2847 'xor' 'x_384' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2848 [1/1] (0.28ns)   --->   "%x_399 = xor i64 %tmp_716, i64 %xor_ln198_599" [./sha3.hpp:123]   --->   Operation 2848 'xor' 'x_399' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2849 [1/1] (0.28ns)   --->   "%x_386 = xor i64 %tmp_716, i64 %xor_ln198_609" [./sha3.hpp:123]   --->   Operation 2849 'xor' 'x_386' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2850 [1/1] (0.28ns)   --->   "%x_403 = xor i64 %tmp_716, i64 %xor_ln198_619" [./sha3.hpp:123]   --->   Operation 2850 'xor' 'x_403' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2851 [1/1] (0.00ns)   --->   "%trunc_ln76_380 = trunc i64 %x_380" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2851 'trunc' 'trunc_ln76_380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2852 [1/1] (0.00ns)   --->   "%tmp_717 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_380, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2852 'bitselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2853 [1/1] (0.00ns)   --->   "%or_ln76_379 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_380, i1 %tmp_717" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2853 'bitconcatenate' 'or_ln76_379' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2854 [1/1] (0.28ns)   --->   "%tmp_718 = xor i64 %or_ln76_379, i64 %x_378" [./sha3.hpp:119]   --->   Operation 2854 'xor' 'tmp_718' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2855 [1/1] (0.28ns)   --->   "%x_388 = xor i64 %tmp_718, i64 %xor_ln198_581" [./sha3.hpp:123]   --->   Operation 2855 'xor' 'x_388' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2856 [1/1] (0.28ns)   --->   "%x_391 = xor i64 %tmp_718, i64 %xor_ln198_591" [./sha3.hpp:123]   --->   Operation 2856 'xor' 'x_391' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2857 [1/1] (0.28ns)   --->   "%x_398 = xor i64 %tmp_718, i64 %xor_ln198_601" [./sha3.hpp:123]   --->   Operation 2857 'xor' 'x_398' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2858 [1/1] (0.28ns)   --->   "%x_387 = xor i64 %tmp_718, i64 %xor_ln198_611" [./sha3.hpp:123]   --->   Operation 2858 'xor' 'x_387' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2859 [1/1] (0.28ns)   --->   "%x_396 = xor i64 %tmp_718, i64 %xor_ln198_621" [./sha3.hpp:123]   --->   Operation 2859 'xor' 'x_396' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2860 [1/1] (0.00ns)   --->   "%trunc_ln76_381 = trunc i64 %x_381" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2860 'trunc' 'trunc_ln76_381' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2861 [1/1] (0.00ns)   --->   "%tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_381, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2861 'bitselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2862 [1/1] (0.00ns)   --->   "%or_ln76_380 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_381, i1 %tmp_719" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 2862 'bitconcatenate' 'or_ln76_380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2863 [1/1] (0.28ns)   --->   "%tmp_720 = xor i64 %or_ln76_380, i64 %x_379" [./sha3.hpp:119]   --->   Operation 2863 'xor' 'tmp_720' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2864 [1/1] (0.28ns)   --->   "%x_394 = xor i64 %tmp_720, i64 %xor_ln198_583" [./sha3.hpp:123]   --->   Operation 2864 'xor' 'x_394' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2865 [1/1] (0.28ns)   --->   "%x_404 = xor i64 %tmp_720, i64 %xor_ln198_593" [./sha3.hpp:123]   --->   Operation 2865 'xor' 'x_404' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2866 [1/1] (0.28ns)   --->   "%x_402 = xor i64 %tmp_720, i64 %xor_ln198_603" [./sha3.hpp:123]   --->   Operation 2866 'xor' 'x_402' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2867 [1/1] (0.28ns)   --->   "%x_397 = xor i64 %tmp_720, i64 %xor_ln198_613" [./sha3.hpp:123]   --->   Operation 2867 'xor' 'x_397' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2868 [1/1] (0.28ns)   --->   "%x_393 = xor i64 %tmp_720, i64 %xor_ln198_623" [./sha3.hpp:123]   --->   Operation 2868 'xor' 'x_393' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2869 [1/1] (0.00ns)   --->   "%trunc_ln76_382 = trunc i64 %x_382" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 2869 'trunc' 'trunc_ln76_382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2870 [1/1] (0.00ns)   --->   "%tmp_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_382, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 2870 'bitselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2871 [1/1] (0.00ns)   --->   "%or_ln76_381 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_382, i1 %tmp_721" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 2871 'bitconcatenate' 'or_ln76_381' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2872 [1/1] (0.00ns)   --->   "%trunc_ln76_383 = trunc i64 %x_383" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 2872 'trunc' 'trunc_ln76_383' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2873 [1/1] (0.00ns)   --->   "%lshr_ln76_299 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_383, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 2873 'partselect' 'lshr_ln76_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2874 [1/1] (0.00ns)   --->   "%or_ln76_382 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_383, i3 %lshr_ln76_299" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 2874 'bitconcatenate' 'or_ln76_382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2875 [1/1] (0.00ns)   --->   "%trunc_ln76_384 = trunc i64 %x_384" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 2875 'trunc' 'trunc_ln76_384' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2876 [1/1] (0.00ns)   --->   "%lshr_ln76_300 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_384, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 2876 'partselect' 'lshr_ln76_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2877 [1/1] (0.00ns)   --->   "%or_ln76_383 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_384, i6 %lshr_ln76_300" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 2877 'bitconcatenate' 'or_ln76_383' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2878 [1/1] (0.00ns)   --->   "%trunc_ln76_385 = trunc i64 %x_385" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 2878 'trunc' 'trunc_ln76_385' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2879 [1/1] (0.00ns)   --->   "%lshr_ln76_301 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_385, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 2879 'partselect' 'lshr_ln76_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2880 [1/1] (0.00ns)   --->   "%or_ln76_384 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_385, i10 %lshr_ln76_301" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 2880 'bitconcatenate' 'or_ln76_384' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2881 [1/1] (0.00ns)   --->   "%trunc_ln76_386 = trunc i64 %x_386" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 2881 'trunc' 'trunc_ln76_386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2882 [1/1] (0.00ns)   --->   "%lshr_ln76_302 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_386, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 2882 'partselect' 'lshr_ln76_302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2883 [1/1] (0.00ns)   --->   "%or_ln76_385 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_386, i15 %lshr_ln76_302" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 2883 'bitconcatenate' 'or_ln76_385' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2884 [1/1] (0.00ns)   --->   "%trunc_ln76_387 = trunc i64 %x_387" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 2884 'trunc' 'trunc_ln76_387' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2885 [1/1] (0.00ns)   --->   "%lshr_ln76_303 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_387, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 2885 'partselect' 'lshr_ln76_303' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2886 [1/1] (0.00ns)   --->   "%or_ln76_386 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_387, i21 %lshr_ln76_303" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 2886 'bitconcatenate' 'or_ln76_386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2887 [1/1] (0.00ns)   --->   "%trunc_ln76_388 = trunc i64 %x_388" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 2887 'trunc' 'trunc_ln76_388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2888 [1/1] (0.00ns)   --->   "%lshr_ln76_304 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_388, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 2888 'partselect' 'lshr_ln76_304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2889 [1/1] (0.00ns)   --->   "%or_ln76_387 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_388, i28 %lshr_ln76_304" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 2889 'bitconcatenate' 'or_ln76_387' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2890 [1/1] (0.00ns)   --->   "%trunc_ln76_389 = trunc i64 %x_389" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 2890 'trunc' 'trunc_ln76_389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2891 [1/1] (0.00ns)   --->   "%lshr_ln76_305 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_389, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 2891 'partselect' 'lshr_ln76_305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2892 [1/1] (0.00ns)   --->   "%or_ln76_388 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_389, i36 %lshr_ln76_305" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 2892 'bitconcatenate' 'or_ln76_388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2893 [1/1] (0.00ns)   --->   "%trunc_ln76_390 = trunc i64 %x_390" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 2893 'trunc' 'trunc_ln76_390' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2894 [1/1] (0.00ns)   --->   "%lshr_ln76_306 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_390, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 2894 'partselect' 'lshr_ln76_306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2895 [1/1] (0.00ns)   --->   "%or_ln76_389 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_390, i45 %lshr_ln76_306" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 2895 'bitconcatenate' 'or_ln76_389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2896 [1/1] (0.00ns)   --->   "%trunc_ln76_391 = trunc i64 %x_391" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 2896 'trunc' 'trunc_ln76_391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2897 [1/1] (0.00ns)   --->   "%lshr_ln76_307 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_391, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 2897 'partselect' 'lshr_ln76_307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2898 [1/1] (0.00ns)   --->   "%or_ln76_390 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_391, i55 %lshr_ln76_307" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 2898 'bitconcatenate' 'or_ln76_390' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2899 [1/1] (0.00ns)   --->   "%trunc_ln76_392 = trunc i64 %x_392" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 2899 'trunc' 'trunc_ln76_392' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2900 [1/1] (0.00ns)   --->   "%lshr_ln76_308 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_392, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 2900 'partselect' 'lshr_ln76_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2901 [1/1] (0.00ns)   --->   "%or_ln76_391 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_392, i2 %lshr_ln76_308" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 2901 'bitconcatenate' 'or_ln76_391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2902 [1/1] (0.00ns)   --->   "%trunc_ln76_393 = trunc i64 %x_393" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 2902 'trunc' 'trunc_ln76_393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2903 [1/1] (0.00ns)   --->   "%lshr_ln76_309 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_393, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 2903 'partselect' 'lshr_ln76_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2904 [1/1] (0.00ns)   --->   "%or_ln76_392 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_393, i14 %lshr_ln76_309" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 2904 'bitconcatenate' 'or_ln76_392' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2905 [1/1] (0.00ns)   --->   "%trunc_ln76_394 = trunc i64 %x_394" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 2905 'trunc' 'trunc_ln76_394' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2906 [1/1] (0.00ns)   --->   "%lshr_ln76_310 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_394, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 2906 'partselect' 'lshr_ln76_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2907 [1/1] (0.00ns)   --->   "%or_ln76_393 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_394, i27 %lshr_ln76_310" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 2907 'bitconcatenate' 'or_ln76_393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2908 [1/1] (0.00ns)   --->   "%trunc_ln76_395 = trunc i64 %x_395" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 2908 'trunc' 'trunc_ln76_395' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2909 [1/1] (0.00ns)   --->   "%lshr_ln76_311 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_395, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 2909 'partselect' 'lshr_ln76_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2910 [1/1] (0.00ns)   --->   "%or_ln76_394 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_395, i41 %lshr_ln76_311" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 2910 'bitconcatenate' 'or_ln76_394' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2911 [1/1] (0.00ns)   --->   "%trunc_ln76_396 = trunc i64 %x_396" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 2911 'trunc' 'trunc_ln76_396' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2912 [1/1] (0.00ns)   --->   "%lshr_ln76_312 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_396, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 2912 'partselect' 'lshr_ln76_312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2913 [1/1] (0.00ns)   --->   "%or_ln76_395 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_396, i56 %lshr_ln76_312" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 2913 'bitconcatenate' 'or_ln76_395' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2914 [1/1] (0.00ns)   --->   "%trunc_ln76_397 = trunc i64 %x_397" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 2914 'trunc' 'trunc_ln76_397' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2915 [1/1] (0.00ns)   --->   "%lshr_ln76_313 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_397, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 2915 'partselect' 'lshr_ln76_313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2916 [1/1] (0.00ns)   --->   "%or_ln76_396 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_397, i8 %lshr_ln76_313" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 2916 'bitconcatenate' 'or_ln76_396' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2917 [1/1] (0.00ns)   --->   "%trunc_ln76_398 = trunc i64 %x_398" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 2917 'trunc' 'trunc_ln76_398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2918 [1/1] (0.00ns)   --->   "%lshr_ln76_314 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_398, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 2918 'partselect' 'lshr_ln76_314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2919 [1/1] (0.00ns)   --->   "%or_ln76_397 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_398, i25 %lshr_ln76_314" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 2919 'bitconcatenate' 'or_ln76_397' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2920 [1/1] (0.00ns)   --->   "%trunc_ln76_399 = trunc i64 %x_399" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 2920 'trunc' 'trunc_ln76_399' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2921 [1/1] (0.00ns)   --->   "%lshr_ln76_315 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_399, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 2921 'partselect' 'lshr_ln76_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2922 [1/1] (0.00ns)   --->   "%or_ln76_398 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_399, i43 %lshr_ln76_315" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 2922 'bitconcatenate' 'or_ln76_398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2923 [1/1] (0.00ns)   --->   "%trunc_ln76_400 = trunc i64 %x_400" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 2923 'trunc' 'trunc_ln76_400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2924 [1/1] (0.00ns)   --->   "%lshr_ln76_316 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_400, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 2924 'partselect' 'lshr_ln76_316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2925 [1/1] (0.00ns)   --->   "%or_ln76_399 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_400, i62 %lshr_ln76_316" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 2925 'bitconcatenate' 'or_ln76_399' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2926 [1/1] (0.00ns)   --->   "%trunc_ln76_401 = trunc i64 %x_401" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 2926 'trunc' 'trunc_ln76_401' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2927 [1/1] (0.00ns)   --->   "%lshr_ln76_317 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_401, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 2927 'partselect' 'lshr_ln76_317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2928 [1/1] (0.00ns)   --->   "%or_ln76_400 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_401, i18 %lshr_ln76_317" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 2928 'bitconcatenate' 'or_ln76_400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2929 [1/1] (0.00ns)   --->   "%trunc_ln76_402 = trunc i64 %x_402" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 2929 'trunc' 'trunc_ln76_402' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2930 [1/1] (0.00ns)   --->   "%lshr_ln76_318 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_402, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 2930 'partselect' 'lshr_ln76_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2931 [1/1] (0.00ns)   --->   "%or_ln76_401 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_402, i39 %lshr_ln76_318" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 2931 'bitconcatenate' 'or_ln76_401' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2932 [1/1] (0.00ns)   --->   "%trunc_ln76_403 = trunc i64 %x_403" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 2932 'trunc' 'trunc_ln76_403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2933 [1/1] (0.00ns)   --->   "%lshr_ln76_319 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_403, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 2933 'partselect' 'lshr_ln76_319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2934 [1/1] (0.00ns)   --->   "%or_ln76_402 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_403, i61 %lshr_ln76_319" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 2934 'bitconcatenate' 'or_ln76_402' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2935 [1/1] (0.00ns)   --->   "%trunc_ln76_404 = trunc i64 %x_404" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 2935 'trunc' 'trunc_ln76_404' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2936 [1/1] (0.00ns)   --->   "%lshr_ln76_320 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_404, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 2936 'partselect' 'lshr_ln76_320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2937 [1/1] (0.00ns)   --->   "%or_ln76_403 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_404, i20 %lshr_ln76_320" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 2937 'bitconcatenate' 'or_ln76_403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2938 [1/1] (0.00ns)   --->   "%trunc_ln76_405 = trunc i64 %x_405" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 2938 'trunc' 'trunc_ln76_405' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2939 [1/1] (0.00ns)   --->   "%lshr_ln76_321 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_405, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 2939 'partselect' 'lshr_ln76_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2940 [1/1] (0.00ns)   --->   "%or_ln76_404 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_405, i44 %lshr_ln76_321" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 2940 'bitconcatenate' 'or_ln76_404' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_625)   --->   "%xor_ln198_624 = xor i64 %or_ln76_398, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2941 'xor' 'xor_ln198_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_625)   --->   "%and_ln198_312 = and i64 %or_ln76_386, i64 %xor_ln198_624" [./sha3.hpp:198]   --->   Operation 2942 'and' 'and_ln198_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2943 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_625 = xor i64 %and_ln198_312, i64 %or_ln76_404" [./sha3.hpp:198]   --->   Operation 2943 'xor' 'xor_ln198_625' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_627)   --->   "%xor_ln198_626 = xor i64 %or_ln76_386, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2944 'xor' 'xor_ln198_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_627)   --->   "%and_ln198_313 = and i64 %or_ln76_392, i64 %xor_ln198_626" [./sha3.hpp:198]   --->   Operation 2945 'and' 'and_ln198_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2946 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_627 = xor i64 %and_ln198_313, i64 %or_ln76_398" [./sha3.hpp:198]   --->   Operation 2946 'xor' 'xor_ln198_627' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2947 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_629)   --->   "%xor_ln198_628 = xor i64 %or_ln76_392, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2947 'xor' 'xor_ln198_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_629)   --->   "%and_ln198_314 = and i64 %xor_ln123_325, i64 %xor_ln198_628" [./sha3.hpp:198]   --->   Operation 2948 'and' 'and_ln198_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2949 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_629 = xor i64 %and_ln198_314, i64 %or_ln76_386" [./sha3.hpp:198]   --->   Operation 2949 'xor' 'xor_ln198_629' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_631)   --->   "%xor_ln198_630 = xor i64 %xor_ln123_325, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2950 'xor' 'xor_ln198_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_631)   --->   "%and_ln198_315 = and i64 %or_ln76_404, i64 %xor_ln198_630" [./sha3.hpp:198]   --->   Operation 2951 'and' 'and_ln198_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2952 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_631 = xor i64 %and_ln198_315, i64 %or_ln76_392" [./sha3.hpp:198]   --->   Operation 2952 'xor' 'xor_ln198_631' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_633)   --->   "%xor_ln198_632 = xor i64 %or_ln76_403, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2953 'xor' 'xor_ln198_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_633)   --->   "%and_ln198_316 = and i64 %or_ln76_382, i64 %xor_ln198_632" [./sha3.hpp:198]   --->   Operation 2954 'and' 'and_ln198_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2955 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_633 = xor i64 %and_ln198_316, i64 %or_ln76_387" [./sha3.hpp:198]   --->   Operation 2955 'xor' 'xor_ln198_633' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_635)   --->   "%xor_ln198_634 = xor i64 %or_ln76_382, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2956 'xor' 'xor_ln198_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2957 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_635)   --->   "%and_ln198_317 = and i64 %or_ln76_389, i64 %xor_ln198_634" [./sha3.hpp:198]   --->   Operation 2957 'and' 'and_ln198_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2958 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_635 = xor i64 %and_ln198_317, i64 %or_ln76_403" [./sha3.hpp:198]   --->   Operation 2958 'xor' 'xor_ln198_635' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_637)   --->   "%xor_ln198_636 = xor i64 %or_ln76_389, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2959 'xor' 'xor_ln198_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_637)   --->   "%and_ln198_318 = and i64 %or_ln76_402, i64 %xor_ln198_636" [./sha3.hpp:198]   --->   Operation 2960 'and' 'and_ln198_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2961 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_637 = xor i64 %and_ln198_318, i64 %or_ln76_382" [./sha3.hpp:198]   --->   Operation 2961 'xor' 'xor_ln198_637' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_639)   --->   "%xor_ln198_638 = xor i64 %or_ln76_402, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2962 'xor' 'xor_ln198_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_639)   --->   "%and_ln198_319 = and i64 %or_ln76_387, i64 %xor_ln198_638" [./sha3.hpp:198]   --->   Operation 2963 'and' 'and_ln198_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2964 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_639 = xor i64 %and_ln198_319, i64 %or_ln76_389" [./sha3.hpp:198]   --->   Operation 2964 'xor' 'xor_ln198_639' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2965 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_641)   --->   "%xor_ln198_640 = xor i64 %or_ln76_387, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2965 'xor' 'xor_ln198_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_641)   --->   "%and_ln198_320 = and i64 %or_ln76_403, i64 %xor_ln198_640" [./sha3.hpp:198]   --->   Operation 2966 'and' 'and_ln198_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2967 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_641 = xor i64 %and_ln198_320, i64 %or_ln76_402" [./sha3.hpp:198]   --->   Operation 2967 'xor' 'xor_ln198_641' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_643)   --->   "%xor_ln198_642 = xor i64 %or_ln76_383, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2968 'xor' 'xor_ln198_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2969 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_643)   --->   "%and_ln198_321 = and i64 %or_ln76_397, i64 %xor_ln198_642" [./sha3.hpp:198]   --->   Operation 2969 'and' 'and_ln198_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2970 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_643 = xor i64 %and_ln198_321, i64 %or_ln76_381" [./sha3.hpp:198]   --->   Operation 2970 'xor' 'xor_ln198_643' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_645)   --->   "%xor_ln198_644 = xor i64 %or_ln76_397, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2971 'xor' 'xor_ln198_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_645)   --->   "%and_ln198_322 = and i64 %or_ln76_396, i64 %xor_ln198_644" [./sha3.hpp:198]   --->   Operation 2972 'and' 'and_ln198_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2973 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_645 = xor i64 %and_ln198_322, i64 %or_ln76_383" [./sha3.hpp:198]   --->   Operation 2973 'xor' 'xor_ln198_645' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_647)   --->   "%xor_ln198_646 = xor i64 %or_ln76_396, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2974 'xor' 'xor_ln198_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_647)   --->   "%and_ln198_323 = and i64 %or_ln76_400, i64 %xor_ln198_646" [./sha3.hpp:198]   --->   Operation 2975 'and' 'and_ln198_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2976 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_647 = xor i64 %and_ln198_323, i64 %or_ln76_397" [./sha3.hpp:198]   --->   Operation 2976 'xor' 'xor_ln198_647' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_649)   --->   "%xor_ln198_648 = xor i64 %or_ln76_400, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2977 'xor' 'xor_ln198_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_649)   --->   "%and_ln198_324 = and i64 %or_ln76_381, i64 %xor_ln198_648" [./sha3.hpp:198]   --->   Operation 2978 'and' 'and_ln198_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2979 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_649 = xor i64 %and_ln198_324, i64 %or_ln76_396" [./sha3.hpp:198]   --->   Operation 2979 'xor' 'xor_ln198_649' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_651)   --->   "%xor_ln198_650 = xor i64 %or_ln76_381, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2980 'xor' 'xor_ln198_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2981 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_651)   --->   "%and_ln198_325 = and i64 %or_ln76_383, i64 %xor_ln198_650" [./sha3.hpp:198]   --->   Operation 2981 'and' 'and_ln198_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2982 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_651 = xor i64 %and_ln198_325, i64 %or_ln76_400" [./sha3.hpp:198]   --->   Operation 2982 'xor' 'xor_ln198_651' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_653)   --->   "%xor_ln198_652 = xor i64 %or_ln76_388, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2983 'xor' 'xor_ln198_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2984 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_653)   --->   "%and_ln198_326 = and i64 %or_ln76_384, i64 %xor_ln198_652" [./sha3.hpp:198]   --->   Operation 2984 'and' 'and_ln198_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2985 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_653 = xor i64 %and_ln198_326, i64 %or_ln76_393" [./sha3.hpp:198]   --->   Operation 2985 'xor' 'xor_ln198_653' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2986 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_655)   --->   "%xor_ln198_654 = xor i64 %or_ln76_384, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2986 'xor' 'xor_ln198_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_655)   --->   "%and_ln198_327 = and i64 %or_ln76_385, i64 %xor_ln198_654" [./sha3.hpp:198]   --->   Operation 2987 'and' 'and_ln198_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2988 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_655 = xor i64 %and_ln198_327, i64 %or_ln76_388" [./sha3.hpp:198]   --->   Operation 2988 'xor' 'xor_ln198_655' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_657)   --->   "%xor_ln198_656 = xor i64 %or_ln76_385, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2989 'xor' 'xor_ln198_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_657)   --->   "%and_ln198_328 = and i64 %or_ln76_395, i64 %xor_ln198_656" [./sha3.hpp:198]   --->   Operation 2990 'and' 'and_ln198_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2991 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_657 = xor i64 %and_ln198_328, i64 %or_ln76_384" [./sha3.hpp:198]   --->   Operation 2991 'xor' 'xor_ln198_657' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_659)   --->   "%xor_ln198_658 = xor i64 %or_ln76_395, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2992 'xor' 'xor_ln198_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2993 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_659)   --->   "%and_ln198_329 = and i64 %or_ln76_393, i64 %xor_ln198_658" [./sha3.hpp:198]   --->   Operation 2993 'and' 'and_ln198_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2994 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_659 = xor i64 %and_ln198_329, i64 %or_ln76_385" [./sha3.hpp:198]   --->   Operation 2994 'xor' 'xor_ln198_659' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_661)   --->   "%xor_ln198_660 = xor i64 %or_ln76_393, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2995 'xor' 'xor_ln198_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_661)   --->   "%and_ln198_330 = and i64 %or_ln76_388, i64 %xor_ln198_660" [./sha3.hpp:198]   --->   Operation 2996 'and' 'and_ln198_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2997 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_661 = xor i64 %and_ln198_330, i64 %or_ln76_395" [./sha3.hpp:198]   --->   Operation 2997 'xor' 'xor_ln198_661' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2998 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_663)   --->   "%xor_ln198_662 = xor i64 %or_ln76_390, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 2998 'xor' 'xor_ln198_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2999 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_663)   --->   "%and_ln198_331 = and i64 %or_ln76_401, i64 %xor_ln198_662" [./sha3.hpp:198]   --->   Operation 2999 'and' 'and_ln198_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3000 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_663 = xor i64 %and_ln198_331, i64 %or_ln76_399" [./sha3.hpp:198]   --->   Operation 3000 'xor' 'xor_ln198_663' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3001 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_665)   --->   "%xor_ln198_664 = xor i64 %or_ln76_401, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3001 'xor' 'xor_ln198_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_665)   --->   "%and_ln198_332 = and i64 %or_ln76_394, i64 %xor_ln198_664" [./sha3.hpp:198]   --->   Operation 3002 'and' 'and_ln198_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3003 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_665 = xor i64 %and_ln198_332, i64 %or_ln76_390" [./sha3.hpp:198]   --->   Operation 3003 'xor' 'xor_ln198_665' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3004 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_667)   --->   "%xor_ln198_666 = xor i64 %or_ln76_394, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3004 'xor' 'xor_ln198_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_667)   --->   "%and_ln198_333 = and i64 %or_ln76_391, i64 %xor_ln198_666" [./sha3.hpp:198]   --->   Operation 3005 'and' 'and_ln198_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3006 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_667 = xor i64 %and_ln198_333, i64 %or_ln76_401" [./sha3.hpp:198]   --->   Operation 3006 'xor' 'xor_ln198_667' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3007 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_669)   --->   "%xor_ln198_668 = xor i64 %or_ln76_391, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3007 'xor' 'xor_ln198_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3008 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_669)   --->   "%and_ln198_334 = and i64 %or_ln76_399, i64 %xor_ln198_668" [./sha3.hpp:198]   --->   Operation 3008 'and' 'and_ln198_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3009 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_669 = xor i64 %and_ln198_334, i64 %or_ln76_394" [./sha3.hpp:198]   --->   Operation 3009 'xor' 'xor_ln198_669' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_671)   --->   "%xor_ln198_670 = xor i64 %or_ln76_399, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3010 'xor' 'xor_ln198_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_671)   --->   "%and_ln198_335 = and i64 %or_ln76_390, i64 %xor_ln198_670" [./sha3.hpp:198]   --->   Operation 3011 'and' 'and_ln198_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3012 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_671 = xor i64 %and_ln198_335, i64 %or_ln76_391" [./sha3.hpp:198]   --->   Operation 3012 'xor' 'xor_ln198_671' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3013 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_41)   --->   "%xor_ln203_39 = xor i64 %or_ln76_404, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 3013 'xor' 'xor_ln203_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_41)   --->   "%and_ln203_13 = and i64 %or_ln76_398, i64 %xor_ln203_39" [./sha3.hpp:203]   --->   Operation 3014 'and' 'and_ln203_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_41)   --->   "%xor_ln203_40 = xor i64 %and_ln203_13, i64 9223372036854775947" [./sha3.hpp:203]   --->   Operation 3015 'xor' 'xor_ln203_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3016 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_41 = xor i64 %xor_ln203_40, i64 %xor_ln123_325" [./sha3.hpp:203]   --->   Operation 3016 'xor' 'xor_ln203_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node x_410)   --->   "%xor_ln113_280 = xor i64 %xor_ln198_653, i64 %xor_ln198_663" [./sha3.hpp:113]   --->   Operation 3017 'xor' 'xor_ln113_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3018 [1/1] (0.00ns) (grouped into LUT with out node x_410)   --->   "%xor_ln113_281 = xor i64 %xor_ln198_633, i64 %xor_ln203_41" [./sha3.hpp:113]   --->   Operation 3018 'xor' 'xor_ln113_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3019 [1/1] (0.00ns) (grouped into LUT with out node x_410)   --->   "%xor_ln113_282 = xor i64 %xor_ln113_281, i64 %xor_ln198_643" [./sha3.hpp:113]   --->   Operation 3019 'xor' 'xor_ln113_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3020 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_410 = xor i64 %xor_ln113_282, i64 %xor_ln113_280" [./sha3.hpp:113]   --->   Operation 3020 'xor' 'x_410' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3021 [1/1] (0.00ns) (grouped into LUT with out node x_406)   --->   "%xor_ln113_284 = xor i64 %xor_ln198_655, i64 %xor_ln198_665" [./sha3.hpp:113]   --->   Operation 3021 'xor' 'xor_ln113_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node x_406)   --->   "%xor_ln113_285 = xor i64 %xor_ln198_635, i64 %xor_ln198_625" [./sha3.hpp:113]   --->   Operation 3022 'xor' 'xor_ln113_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node x_406)   --->   "%xor_ln113_286 = xor i64 %xor_ln113_285, i64 %xor_ln198_645" [./sha3.hpp:113]   --->   Operation 3023 'xor' 'xor_ln113_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3024 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_406 = xor i64 %xor_ln113_286, i64 %xor_ln113_284" [./sha3.hpp:113]   --->   Operation 3024 'xor' 'x_406' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node x_407)   --->   "%xor_ln113_288 = xor i64 %xor_ln198_657, i64 %xor_ln198_667" [./sha3.hpp:113]   --->   Operation 3025 'xor' 'xor_ln113_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node x_407)   --->   "%xor_ln113_289 = xor i64 %xor_ln198_637, i64 %xor_ln198_627" [./sha3.hpp:113]   --->   Operation 3026 'xor' 'xor_ln113_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node x_407)   --->   "%xor_ln113_290 = xor i64 %xor_ln113_289, i64 %xor_ln198_647" [./sha3.hpp:113]   --->   Operation 3027 'xor' 'xor_ln113_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3028 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_407 = xor i64 %xor_ln113_290, i64 %xor_ln113_288" [./sha3.hpp:113]   --->   Operation 3028 'xor' 'x_407' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node x_408)   --->   "%xor_ln113_292 = xor i64 %xor_ln198_659, i64 %xor_ln198_669" [./sha3.hpp:113]   --->   Operation 3029 'xor' 'xor_ln113_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node x_408)   --->   "%xor_ln113_293 = xor i64 %xor_ln198_639, i64 %xor_ln198_629" [./sha3.hpp:113]   --->   Operation 3030 'xor' 'xor_ln113_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node x_408)   --->   "%xor_ln113_294 = xor i64 %xor_ln113_293, i64 %xor_ln198_649" [./sha3.hpp:113]   --->   Operation 3031 'xor' 'xor_ln113_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3032 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_408 = xor i64 %xor_ln113_294, i64 %xor_ln113_292" [./sha3.hpp:113]   --->   Operation 3032 'xor' 'x_408' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3033 [1/1] (0.00ns) (grouped into LUT with out node x_409)   --->   "%xor_ln113_296 = xor i64 %xor_ln198_661, i64 %xor_ln198_671" [./sha3.hpp:113]   --->   Operation 3033 'xor' 'xor_ln113_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3034 [1/1] (0.00ns) (grouped into LUT with out node x_409)   --->   "%xor_ln113_297 = xor i64 %xor_ln198_641, i64 %xor_ln198_631" [./sha3.hpp:113]   --->   Operation 3034 'xor' 'xor_ln113_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node x_409)   --->   "%xor_ln113_298 = xor i64 %xor_ln113_297, i64 %xor_ln198_651" [./sha3.hpp:113]   --->   Operation 3035 'xor' 'xor_ln113_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3036 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_409 = xor i64 %xor_ln113_298, i64 %xor_ln113_296" [./sha3.hpp:113]   --->   Operation 3036 'xor' 'x_409' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3037 [1/1] (0.00ns)   --->   "%trunc_ln76_406 = trunc i64 %x_406" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3037 'trunc' 'trunc_ln76_406' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3038 [1/1] (0.00ns)   --->   "%tmp_722 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_406, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3038 'bitselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3039 [1/1] (0.00ns)   --->   "%or_ln76_405 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_406, i1 %tmp_722" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3039 'bitconcatenate' 'or_ln76_405' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3040 [1/1] (0.28ns)   --->   "%tmp_724 = xor i64 %or_ln76_405, i64 %x_409" [./sha3.hpp:119]   --->   Operation 3040 'xor' 'tmp_724' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3041 [1/1] (0.28ns)   --->   "%xor_ln123_350 = xor i64 %tmp_724, i64 %xor_ln203_41" [./sha3.hpp:123]   --->   Operation 3041 'xor' 'xor_ln123_350' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3042 [1/1] (0.28ns)   --->   "%x_418 = xor i64 %tmp_724, i64 %xor_ln198_633" [./sha3.hpp:123]   --->   Operation 3042 'xor' 'x_418' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3043 [1/1] (0.28ns)   --->   "%x_412 = xor i64 %tmp_724, i64 %xor_ln198_643" [./sha3.hpp:123]   --->   Operation 3043 'xor' 'x_412' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3044 [1/1] (0.28ns)   --->   "%x_424 = xor i64 %tmp_724, i64 %xor_ln198_653" [./sha3.hpp:123]   --->   Operation 3044 'xor' 'x_424' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3045 [1/1] (0.28ns)   --->   "%x_430 = xor i64 %tmp_724, i64 %xor_ln198_663" [./sha3.hpp:123]   --->   Operation 3045 'xor' 'x_430' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3046 [1/1] (0.00ns)   --->   "%trunc_ln76_407 = trunc i64 %x_407" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3046 'trunc' 'trunc_ln76_407' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3047 [1/1] (0.00ns)   --->   "%tmp_726 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_407, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3047 'bitselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3048 [1/1] (0.00ns)   --->   "%or_ln76_406 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_407, i1 %tmp_726" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3048 'bitconcatenate' 'or_ln76_406' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3049 [1/1] (0.28ns)   --->   "%tmp_728 = xor i64 %or_ln76_406, i64 %x_410" [./sha3.hpp:119]   --->   Operation 3049 'xor' 'tmp_728' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3050 [1/1] (0.28ns)   --->   "%x_411 = xor i64 %tmp_728, i64 %xor_ln198_625" [./sha3.hpp:123]   --->   Operation 3050 'xor' 'x_411' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3051 [1/1] (0.28ns)   --->   "%x_434 = xor i64 %tmp_728, i64 %xor_ln198_635" [./sha3.hpp:123]   --->   Operation 3051 'xor' 'x_434' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3052 [1/1] (0.28ns)   --->   "%x_414 = xor i64 %tmp_728, i64 %xor_ln198_645" [./sha3.hpp:123]   --->   Operation 3052 'xor' 'x_414' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3053 [1/1] (0.28ns)   --->   "%x_419 = xor i64 %tmp_728, i64 %xor_ln198_655" [./sha3.hpp:123]   --->   Operation 3053 'xor' 'x_419' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3054 [1/1] (0.28ns)   --->   "%x_421 = xor i64 %tmp_728, i64 %xor_ln198_665" [./sha3.hpp:123]   --->   Operation 3054 'xor' 'x_421' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3055 [1/1] (0.00ns)   --->   "%trunc_ln76_408 = trunc i64 %x_408" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3055 'trunc' 'trunc_ln76_408' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3056 [1/1] (0.00ns)   --->   "%tmp_730 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_408, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3056 'bitselect' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3057 [1/1] (0.00ns)   --->   "%or_ln76_407 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_408, i1 %tmp_730" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3057 'bitconcatenate' 'or_ln76_407' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3058 [1/1] (0.28ns)   --->   "%tmp_732 = xor i64 %or_ln76_407, i64 %x_406" [./sha3.hpp:119]   --->   Operation 3058 'xor' 'tmp_732' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3059 [1/1] (0.28ns)   --->   "%x_429 = xor i64 %tmp_732, i64 %xor_ln198_627" [./sha3.hpp:123]   --->   Operation 3059 'xor' 'x_429' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3060 [1/1] (0.28ns)   --->   "%x_413 = xor i64 %tmp_732, i64 %xor_ln198_637" [./sha3.hpp:123]   --->   Operation 3060 'xor' 'x_413' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3061 [1/1] (0.28ns)   --->   "%x_428 = xor i64 %tmp_732, i64 %xor_ln198_647" [./sha3.hpp:123]   --->   Operation 3061 'xor' 'x_428' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3062 [1/1] (0.28ns)   --->   "%x_415 = xor i64 %tmp_732, i64 %xor_ln198_657" [./sha3.hpp:123]   --->   Operation 3062 'xor' 'x_415' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3063 [1/1] (0.28ns)   --->   "%x_432 = xor i64 %tmp_732, i64 %xor_ln198_667" [./sha3.hpp:123]   --->   Operation 3063 'xor' 'x_432' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3064 [1/1] (0.00ns)   --->   "%trunc_ln76_409 = trunc i64 %x_409" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3064 'trunc' 'trunc_ln76_409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3065 [1/1] (0.00ns)   --->   "%tmp_733 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_409, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3065 'bitselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3066 [1/1] (0.00ns)   --->   "%or_ln76_408 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_409, i1 %tmp_733" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3066 'bitconcatenate' 'or_ln76_408' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3067 [1/1] (0.28ns)   --->   "%tmp_734 = xor i64 %or_ln76_408, i64 %x_407" [./sha3.hpp:119]   --->   Operation 3067 'xor' 'tmp_734' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3068 [1/1] (0.28ns)   --->   "%x_417 = xor i64 %tmp_734, i64 %xor_ln198_629" [./sha3.hpp:123]   --->   Operation 3068 'xor' 'x_417' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3069 [1/1] (0.28ns)   --->   "%x_420 = xor i64 %tmp_734, i64 %xor_ln198_639" [./sha3.hpp:123]   --->   Operation 3069 'xor' 'x_420' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3070 [1/1] (0.28ns)   --->   "%x_427 = xor i64 %tmp_734, i64 %xor_ln198_649" [./sha3.hpp:123]   --->   Operation 3070 'xor' 'x_427' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3071 [1/1] (0.28ns)   --->   "%x_416 = xor i64 %tmp_734, i64 %xor_ln198_659" [./sha3.hpp:123]   --->   Operation 3071 'xor' 'x_416' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3072 [1/1] (0.28ns)   --->   "%x_425 = xor i64 %tmp_734, i64 %xor_ln198_669" [./sha3.hpp:123]   --->   Operation 3072 'xor' 'x_425' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3073 [1/1] (0.00ns)   --->   "%trunc_ln76_410 = trunc i64 %x_410" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3073 'trunc' 'trunc_ln76_410' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3074 [1/1] (0.00ns)   --->   "%tmp_735 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_410, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3074 'bitselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3075 [1/1] (0.00ns)   --->   "%or_ln76_409 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_410, i1 %tmp_735" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3075 'bitconcatenate' 'or_ln76_409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3076 [1/1] (0.28ns)   --->   "%tmp_736 = xor i64 %or_ln76_409, i64 %x_408" [./sha3.hpp:119]   --->   Operation 3076 'xor' 'tmp_736' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3077 [1/1] (0.28ns)   --->   "%x_423 = xor i64 %tmp_736, i64 %xor_ln198_631" [./sha3.hpp:123]   --->   Operation 3077 'xor' 'x_423' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3078 [1/1] (0.28ns)   --->   "%x_433 = xor i64 %tmp_736, i64 %xor_ln198_641" [./sha3.hpp:123]   --->   Operation 3078 'xor' 'x_433' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3079 [1/1] (0.28ns)   --->   "%x_431 = xor i64 %tmp_736, i64 %xor_ln198_651" [./sha3.hpp:123]   --->   Operation 3079 'xor' 'x_431' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3080 [1/1] (0.28ns)   --->   "%x_426 = xor i64 %tmp_736, i64 %xor_ln198_661" [./sha3.hpp:123]   --->   Operation 3080 'xor' 'x_426' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3081 [1/1] (0.28ns)   --->   "%x_422 = xor i64 %tmp_736, i64 %xor_ln198_671" [./sha3.hpp:123]   --->   Operation 3081 'xor' 'x_422' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3082 [1/1] (0.00ns)   --->   "%trunc_ln76_411 = trunc i64 %x_411" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 3082 'trunc' 'trunc_ln76_411' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3083 [1/1] (0.00ns)   --->   "%tmp_737 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_411, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 3083 'bitselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3084 [1/1] (0.00ns)   --->   "%or_ln76_410 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_411, i1 %tmp_737" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 3084 'bitconcatenate' 'or_ln76_410' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3085 [1/1] (0.00ns)   --->   "%trunc_ln76_412 = trunc i64 %x_412" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 3085 'trunc' 'trunc_ln76_412' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3086 [1/1] (0.00ns)   --->   "%lshr_ln76_322 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_412, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 3086 'partselect' 'lshr_ln76_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3087 [1/1] (0.00ns)   --->   "%or_ln76_411 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_412, i3 %lshr_ln76_322" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 3087 'bitconcatenate' 'or_ln76_411' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3088 [1/1] (0.00ns)   --->   "%trunc_ln76_413 = trunc i64 %x_413" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 3088 'trunc' 'trunc_ln76_413' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3089 [1/1] (0.00ns)   --->   "%lshr_ln76_323 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_413, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 3089 'partselect' 'lshr_ln76_323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3090 [1/1] (0.00ns)   --->   "%or_ln76_412 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_413, i6 %lshr_ln76_323" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 3090 'bitconcatenate' 'or_ln76_412' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3091 [1/1] (0.00ns)   --->   "%trunc_ln76_414 = trunc i64 %x_414" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 3091 'trunc' 'trunc_ln76_414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3092 [1/1] (0.00ns)   --->   "%lshr_ln76_324 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_414, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 3092 'partselect' 'lshr_ln76_324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3093 [1/1] (0.00ns)   --->   "%or_ln76_413 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_414, i10 %lshr_ln76_324" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 3093 'bitconcatenate' 'or_ln76_413' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3094 [1/1] (0.00ns)   --->   "%trunc_ln76_415 = trunc i64 %x_415" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 3094 'trunc' 'trunc_ln76_415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3095 [1/1] (0.00ns)   --->   "%lshr_ln76_325 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_415, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 3095 'partselect' 'lshr_ln76_325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3096 [1/1] (0.00ns)   --->   "%or_ln76_414 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_415, i15 %lshr_ln76_325" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 3096 'bitconcatenate' 'or_ln76_414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3097 [1/1] (0.00ns)   --->   "%trunc_ln76_416 = trunc i64 %x_416" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 3097 'trunc' 'trunc_ln76_416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3098 [1/1] (0.00ns)   --->   "%lshr_ln76_326 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_416, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 3098 'partselect' 'lshr_ln76_326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3099 [1/1] (0.00ns)   --->   "%or_ln76_415 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_416, i21 %lshr_ln76_326" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 3099 'bitconcatenate' 'or_ln76_415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3100 [1/1] (0.00ns)   --->   "%trunc_ln76_417 = trunc i64 %x_417" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 3100 'trunc' 'trunc_ln76_417' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3101 [1/1] (0.00ns)   --->   "%lshr_ln76_327 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_417, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 3101 'partselect' 'lshr_ln76_327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3102 [1/1] (0.00ns)   --->   "%or_ln76_416 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_417, i28 %lshr_ln76_327" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 3102 'bitconcatenate' 'or_ln76_416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3103 [1/1] (0.00ns)   --->   "%trunc_ln76_418 = trunc i64 %x_418" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 3103 'trunc' 'trunc_ln76_418' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3104 [1/1] (0.00ns)   --->   "%lshr_ln76_328 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_418, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 3104 'partselect' 'lshr_ln76_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3105 [1/1] (0.00ns)   --->   "%or_ln76_417 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_418, i36 %lshr_ln76_328" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 3105 'bitconcatenate' 'or_ln76_417' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3106 [1/1] (0.00ns)   --->   "%trunc_ln76_419 = trunc i64 %x_419" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 3106 'trunc' 'trunc_ln76_419' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3107 [1/1] (0.00ns)   --->   "%lshr_ln76_329 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_419, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 3107 'partselect' 'lshr_ln76_329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3108 [1/1] (0.00ns)   --->   "%or_ln76_418 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_419, i45 %lshr_ln76_329" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 3108 'bitconcatenate' 'or_ln76_418' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3109 [1/1] (0.00ns)   --->   "%trunc_ln76_420 = trunc i64 %x_420" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 3109 'trunc' 'trunc_ln76_420' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3110 [1/1] (0.00ns)   --->   "%lshr_ln76_330 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_420, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 3110 'partselect' 'lshr_ln76_330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3111 [1/1] (0.00ns)   --->   "%or_ln76_419 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_420, i55 %lshr_ln76_330" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 3111 'bitconcatenate' 'or_ln76_419' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3112 [1/1] (0.00ns)   --->   "%trunc_ln76_421 = trunc i64 %x_421" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 3112 'trunc' 'trunc_ln76_421' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3113 [1/1] (0.00ns)   --->   "%lshr_ln76_331 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_421, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 3113 'partselect' 'lshr_ln76_331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3114 [1/1] (0.00ns)   --->   "%or_ln76_420 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_421, i2 %lshr_ln76_331" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 3114 'bitconcatenate' 'or_ln76_420' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3115 [1/1] (0.00ns)   --->   "%trunc_ln76_422 = trunc i64 %x_422" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 3115 'trunc' 'trunc_ln76_422' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3116 [1/1] (0.00ns)   --->   "%lshr_ln76_332 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_422, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 3116 'partselect' 'lshr_ln76_332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3117 [1/1] (0.00ns)   --->   "%or_ln76_421 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_422, i14 %lshr_ln76_332" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 3117 'bitconcatenate' 'or_ln76_421' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3118 [1/1] (0.00ns)   --->   "%trunc_ln76_423 = trunc i64 %x_423" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 3118 'trunc' 'trunc_ln76_423' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3119 [1/1] (0.00ns)   --->   "%lshr_ln76_333 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_423, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 3119 'partselect' 'lshr_ln76_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3120 [1/1] (0.00ns)   --->   "%or_ln76_422 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_423, i27 %lshr_ln76_333" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 3120 'bitconcatenate' 'or_ln76_422' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3121 [1/1] (0.00ns)   --->   "%trunc_ln76_424 = trunc i64 %x_424" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 3121 'trunc' 'trunc_ln76_424' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3122 [1/1] (0.00ns)   --->   "%lshr_ln76_334 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_424, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 3122 'partselect' 'lshr_ln76_334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3123 [1/1] (0.00ns)   --->   "%or_ln76_423 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_424, i41 %lshr_ln76_334" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 3123 'bitconcatenate' 'or_ln76_423' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3124 [1/1] (0.00ns)   --->   "%trunc_ln76_425 = trunc i64 %x_425" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 3124 'trunc' 'trunc_ln76_425' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3125 [1/1] (0.00ns)   --->   "%lshr_ln76_335 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_425, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 3125 'partselect' 'lshr_ln76_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3126 [1/1] (0.00ns)   --->   "%or_ln76_424 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_425, i56 %lshr_ln76_335" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 3126 'bitconcatenate' 'or_ln76_424' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3127 [1/1] (0.00ns)   --->   "%trunc_ln76_426 = trunc i64 %x_426" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 3127 'trunc' 'trunc_ln76_426' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3128 [1/1] (0.00ns)   --->   "%lshr_ln76_336 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_426, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 3128 'partselect' 'lshr_ln76_336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3129 [1/1] (0.00ns)   --->   "%or_ln76_425 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_426, i8 %lshr_ln76_336" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 3129 'bitconcatenate' 'or_ln76_425' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3130 [1/1] (0.00ns)   --->   "%trunc_ln76_427 = trunc i64 %x_427" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 3130 'trunc' 'trunc_ln76_427' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3131 [1/1] (0.00ns)   --->   "%lshr_ln76_337 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_427, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 3131 'partselect' 'lshr_ln76_337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3132 [1/1] (0.00ns)   --->   "%or_ln76_426 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_427, i25 %lshr_ln76_337" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 3132 'bitconcatenate' 'or_ln76_426' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3133 [1/1] (0.00ns)   --->   "%trunc_ln76_428 = trunc i64 %x_428" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 3133 'trunc' 'trunc_ln76_428' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3134 [1/1] (0.00ns)   --->   "%lshr_ln76_338 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_428, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 3134 'partselect' 'lshr_ln76_338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3135 [1/1] (0.00ns)   --->   "%or_ln76_427 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_428, i43 %lshr_ln76_338" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 3135 'bitconcatenate' 'or_ln76_427' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3136 [1/1] (0.00ns)   --->   "%trunc_ln76_429 = trunc i64 %x_429" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 3136 'trunc' 'trunc_ln76_429' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3137 [1/1] (0.00ns)   --->   "%lshr_ln76_339 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_429, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 3137 'partselect' 'lshr_ln76_339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3138 [1/1] (0.00ns)   --->   "%or_ln76_428 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_429, i62 %lshr_ln76_339" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 3138 'bitconcatenate' 'or_ln76_428' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3139 [1/1] (0.00ns)   --->   "%trunc_ln76_430 = trunc i64 %x_430" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 3139 'trunc' 'trunc_ln76_430' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3140 [1/1] (0.00ns)   --->   "%lshr_ln76_340 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_430, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 3140 'partselect' 'lshr_ln76_340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3141 [1/1] (0.00ns)   --->   "%or_ln76_429 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_430, i18 %lshr_ln76_340" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 3141 'bitconcatenate' 'or_ln76_429' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3142 [1/1] (0.00ns)   --->   "%trunc_ln76_431 = trunc i64 %x_431" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 3142 'trunc' 'trunc_ln76_431' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3143 [1/1] (0.00ns)   --->   "%lshr_ln76_341 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_431, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 3143 'partselect' 'lshr_ln76_341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3144 [1/1] (0.00ns)   --->   "%or_ln76_430 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_431, i39 %lshr_ln76_341" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 3144 'bitconcatenate' 'or_ln76_430' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3145 [1/1] (0.00ns)   --->   "%trunc_ln76_432 = trunc i64 %x_432" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 3145 'trunc' 'trunc_ln76_432' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3146 [1/1] (0.00ns)   --->   "%lshr_ln76_342 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_432, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 3146 'partselect' 'lshr_ln76_342' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3147 [1/1] (0.00ns)   --->   "%or_ln76_431 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_432, i61 %lshr_ln76_342" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 3147 'bitconcatenate' 'or_ln76_431' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3148 [1/1] (0.00ns)   --->   "%trunc_ln76_433 = trunc i64 %x_433" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 3148 'trunc' 'trunc_ln76_433' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3149 [1/1] (0.00ns)   --->   "%lshr_ln76_343 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_433, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 3149 'partselect' 'lshr_ln76_343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3150 [1/1] (0.00ns)   --->   "%or_ln76_432 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_433, i20 %lshr_ln76_343" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 3150 'bitconcatenate' 'or_ln76_432' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3151 [1/1] (0.00ns)   --->   "%trunc_ln76_434 = trunc i64 %x_434" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 3151 'trunc' 'trunc_ln76_434' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3152 [1/1] (0.00ns)   --->   "%lshr_ln76_344 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_434, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 3152 'partselect' 'lshr_ln76_344' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3153 [1/1] (0.00ns)   --->   "%or_ln76_433 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_434, i44 %lshr_ln76_344" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 3153 'bitconcatenate' 'or_ln76_433' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_673)   --->   "%xor_ln198_672 = xor i64 %or_ln76_427, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3154 'xor' 'xor_ln198_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_673)   --->   "%and_ln198_336 = and i64 %or_ln76_415, i64 %xor_ln198_672" [./sha3.hpp:198]   --->   Operation 3155 'and' 'and_ln198_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3156 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_673 = xor i64 %and_ln198_336, i64 %or_ln76_433" [./sha3.hpp:198]   --->   Operation 3156 'xor' 'xor_ln198_673' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_675)   --->   "%xor_ln198_674 = xor i64 %or_ln76_415, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3157 'xor' 'xor_ln198_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_675)   --->   "%and_ln198_337 = and i64 %or_ln76_421, i64 %xor_ln198_674" [./sha3.hpp:198]   --->   Operation 3158 'and' 'and_ln198_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3159 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_675 = xor i64 %and_ln198_337, i64 %or_ln76_427" [./sha3.hpp:198]   --->   Operation 3159 'xor' 'xor_ln198_675' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_677)   --->   "%xor_ln198_676 = xor i64 %or_ln76_421, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3160 'xor' 'xor_ln198_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_677)   --->   "%and_ln198_338 = and i64 %xor_ln123_350, i64 %xor_ln198_676" [./sha3.hpp:198]   --->   Operation 3161 'and' 'and_ln198_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3162 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_677 = xor i64 %and_ln198_338, i64 %or_ln76_415" [./sha3.hpp:198]   --->   Operation 3162 'xor' 'xor_ln198_677' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_679)   --->   "%xor_ln198_678 = xor i64 %xor_ln123_350, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3163 'xor' 'xor_ln198_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_679)   --->   "%and_ln198_339 = and i64 %or_ln76_433, i64 %xor_ln198_678" [./sha3.hpp:198]   --->   Operation 3164 'and' 'and_ln198_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3165 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_679 = xor i64 %and_ln198_339, i64 %or_ln76_421" [./sha3.hpp:198]   --->   Operation 3165 'xor' 'xor_ln198_679' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_681)   --->   "%xor_ln198_680 = xor i64 %or_ln76_432, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3166 'xor' 'xor_ln198_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_681)   --->   "%and_ln198_340 = and i64 %or_ln76_411, i64 %xor_ln198_680" [./sha3.hpp:198]   --->   Operation 3167 'and' 'and_ln198_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3168 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_681 = xor i64 %and_ln198_340, i64 %or_ln76_416" [./sha3.hpp:198]   --->   Operation 3168 'xor' 'xor_ln198_681' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_683)   --->   "%xor_ln198_682 = xor i64 %or_ln76_411, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3169 'xor' 'xor_ln198_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_683)   --->   "%and_ln198_341 = and i64 %or_ln76_418, i64 %xor_ln198_682" [./sha3.hpp:198]   --->   Operation 3170 'and' 'and_ln198_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3171 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_683 = xor i64 %and_ln198_341, i64 %or_ln76_432" [./sha3.hpp:198]   --->   Operation 3171 'xor' 'xor_ln198_683' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_685)   --->   "%xor_ln198_684 = xor i64 %or_ln76_418, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3172 'xor' 'xor_ln198_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_685)   --->   "%and_ln198_342 = and i64 %or_ln76_431, i64 %xor_ln198_684" [./sha3.hpp:198]   --->   Operation 3173 'and' 'and_ln198_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3174 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_685 = xor i64 %and_ln198_342, i64 %or_ln76_411" [./sha3.hpp:198]   --->   Operation 3174 'xor' 'xor_ln198_685' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_687)   --->   "%xor_ln198_686 = xor i64 %or_ln76_431, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3175 'xor' 'xor_ln198_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_687)   --->   "%and_ln198_343 = and i64 %or_ln76_416, i64 %xor_ln198_686" [./sha3.hpp:198]   --->   Operation 3176 'and' 'and_ln198_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3177 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_687 = xor i64 %and_ln198_343, i64 %or_ln76_418" [./sha3.hpp:198]   --->   Operation 3177 'xor' 'xor_ln198_687' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_689)   --->   "%xor_ln198_688 = xor i64 %or_ln76_416, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3178 'xor' 'xor_ln198_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_689)   --->   "%and_ln198_344 = and i64 %or_ln76_432, i64 %xor_ln198_688" [./sha3.hpp:198]   --->   Operation 3179 'and' 'and_ln198_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3180 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_689 = xor i64 %and_ln198_344, i64 %or_ln76_431" [./sha3.hpp:198]   --->   Operation 3180 'xor' 'xor_ln198_689' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_691)   --->   "%xor_ln198_690 = xor i64 %or_ln76_412, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3181 'xor' 'xor_ln198_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_691)   --->   "%and_ln198_345 = and i64 %or_ln76_426, i64 %xor_ln198_690" [./sha3.hpp:198]   --->   Operation 3182 'and' 'and_ln198_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3183 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_691 = xor i64 %and_ln198_345, i64 %or_ln76_410" [./sha3.hpp:198]   --->   Operation 3183 'xor' 'xor_ln198_691' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_693)   --->   "%xor_ln198_692 = xor i64 %or_ln76_426, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3184 'xor' 'xor_ln198_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_693)   --->   "%and_ln198_346 = and i64 %or_ln76_425, i64 %xor_ln198_692" [./sha3.hpp:198]   --->   Operation 3185 'and' 'and_ln198_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3186 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_693 = xor i64 %and_ln198_346, i64 %or_ln76_412" [./sha3.hpp:198]   --->   Operation 3186 'xor' 'xor_ln198_693' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_695)   --->   "%xor_ln198_694 = xor i64 %or_ln76_425, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3187 'xor' 'xor_ln198_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_695)   --->   "%and_ln198_347 = and i64 %or_ln76_429, i64 %xor_ln198_694" [./sha3.hpp:198]   --->   Operation 3188 'and' 'and_ln198_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3189 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_695 = xor i64 %and_ln198_347, i64 %or_ln76_426" [./sha3.hpp:198]   --->   Operation 3189 'xor' 'xor_ln198_695' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_697)   --->   "%xor_ln198_696 = xor i64 %or_ln76_429, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3190 'xor' 'xor_ln198_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_697)   --->   "%and_ln198_348 = and i64 %or_ln76_410, i64 %xor_ln198_696" [./sha3.hpp:198]   --->   Operation 3191 'and' 'and_ln198_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3192 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_697 = xor i64 %and_ln198_348, i64 %or_ln76_425" [./sha3.hpp:198]   --->   Operation 3192 'xor' 'xor_ln198_697' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_699)   --->   "%xor_ln198_698 = xor i64 %or_ln76_410, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3193 'xor' 'xor_ln198_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_699)   --->   "%and_ln198_349 = and i64 %or_ln76_412, i64 %xor_ln198_698" [./sha3.hpp:198]   --->   Operation 3194 'and' 'and_ln198_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3195 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_699 = xor i64 %and_ln198_349, i64 %or_ln76_429" [./sha3.hpp:198]   --->   Operation 3195 'xor' 'xor_ln198_699' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_701)   --->   "%xor_ln198_700 = xor i64 %or_ln76_417, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3196 'xor' 'xor_ln198_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_701)   --->   "%and_ln198_350 = and i64 %or_ln76_413, i64 %xor_ln198_700" [./sha3.hpp:198]   --->   Operation 3197 'and' 'and_ln198_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3198 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_701 = xor i64 %and_ln198_350, i64 %or_ln76_422" [./sha3.hpp:198]   --->   Operation 3198 'xor' 'xor_ln198_701' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_703)   --->   "%xor_ln198_702 = xor i64 %or_ln76_413, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3199 'xor' 'xor_ln198_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_703)   --->   "%and_ln198_351 = and i64 %or_ln76_414, i64 %xor_ln198_702" [./sha3.hpp:198]   --->   Operation 3200 'and' 'and_ln198_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3201 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_703 = xor i64 %and_ln198_351, i64 %or_ln76_417" [./sha3.hpp:198]   --->   Operation 3201 'xor' 'xor_ln198_703' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_705)   --->   "%xor_ln198_704 = xor i64 %or_ln76_414, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3202 'xor' 'xor_ln198_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_705)   --->   "%and_ln198_352 = and i64 %or_ln76_424, i64 %xor_ln198_704" [./sha3.hpp:198]   --->   Operation 3203 'and' 'and_ln198_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3204 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_705 = xor i64 %and_ln198_352, i64 %or_ln76_413" [./sha3.hpp:198]   --->   Operation 3204 'xor' 'xor_ln198_705' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_707)   --->   "%xor_ln198_706 = xor i64 %or_ln76_424, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3205 'xor' 'xor_ln198_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_707)   --->   "%and_ln198_353 = and i64 %or_ln76_422, i64 %xor_ln198_706" [./sha3.hpp:198]   --->   Operation 3206 'and' 'and_ln198_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3207 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_707 = xor i64 %and_ln198_353, i64 %or_ln76_414" [./sha3.hpp:198]   --->   Operation 3207 'xor' 'xor_ln198_707' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_709)   --->   "%xor_ln198_708 = xor i64 %or_ln76_422, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3208 'xor' 'xor_ln198_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_709)   --->   "%and_ln198_354 = and i64 %or_ln76_417, i64 %xor_ln198_708" [./sha3.hpp:198]   --->   Operation 3209 'and' 'and_ln198_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3210 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_709 = xor i64 %and_ln198_354, i64 %or_ln76_424" [./sha3.hpp:198]   --->   Operation 3210 'xor' 'xor_ln198_709' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_711)   --->   "%xor_ln198_710 = xor i64 %or_ln76_419, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3211 'xor' 'xor_ln198_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_711)   --->   "%and_ln198_355 = and i64 %or_ln76_430, i64 %xor_ln198_710" [./sha3.hpp:198]   --->   Operation 3212 'and' 'and_ln198_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3213 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_711 = xor i64 %and_ln198_355, i64 %or_ln76_428" [./sha3.hpp:198]   --->   Operation 3213 'xor' 'xor_ln198_711' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_713)   --->   "%xor_ln198_712 = xor i64 %or_ln76_430, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3214 'xor' 'xor_ln198_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_713)   --->   "%and_ln198_356 = and i64 %or_ln76_423, i64 %xor_ln198_712" [./sha3.hpp:198]   --->   Operation 3215 'and' 'and_ln198_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3216 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_713 = xor i64 %and_ln198_356, i64 %or_ln76_419" [./sha3.hpp:198]   --->   Operation 3216 'xor' 'xor_ln198_713' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3217 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_715)   --->   "%xor_ln198_714 = xor i64 %or_ln76_423, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3217 'xor' 'xor_ln198_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_715)   --->   "%and_ln198_357 = and i64 %or_ln76_420, i64 %xor_ln198_714" [./sha3.hpp:198]   --->   Operation 3218 'and' 'and_ln198_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3219 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_715 = xor i64 %and_ln198_357, i64 %or_ln76_430" [./sha3.hpp:198]   --->   Operation 3219 'xor' 'xor_ln198_715' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_717)   --->   "%xor_ln198_716 = xor i64 %or_ln76_420, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3220 'xor' 'xor_ln198_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_717)   --->   "%and_ln198_358 = and i64 %or_ln76_428, i64 %xor_ln198_716" [./sha3.hpp:198]   --->   Operation 3221 'and' 'and_ln198_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3222 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_717 = xor i64 %and_ln198_358, i64 %or_ln76_423" [./sha3.hpp:198]   --->   Operation 3222 'xor' 'xor_ln198_717' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_719)   --->   "%xor_ln198_718 = xor i64 %or_ln76_428, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3223 'xor' 'xor_ln198_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_719)   --->   "%and_ln198_359 = and i64 %or_ln76_419, i64 %xor_ln198_718" [./sha3.hpp:198]   --->   Operation 3224 'and' 'and_ln198_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3225 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_719 = xor i64 %and_ln198_359, i64 %or_ln76_420" [./sha3.hpp:198]   --->   Operation 3225 'xor' 'xor_ln198_719' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_44)   --->   "%xor_ln203_42 = xor i64 %or_ln76_433, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 3226 'xor' 'xor_ln203_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_44)   --->   "%and_ln203_14 = and i64 %or_ln76_427, i64 %xor_ln203_42" [./sha3.hpp:203]   --->   Operation 3227 'and' 'and_ln203_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_44)   --->   "%xor_ln203_43 = xor i64 %and_ln203_14, i64 9223372036854808713" [./sha3.hpp:203]   --->   Operation 3228 'xor' 'xor_ln203_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3229 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_44 = xor i64 %xor_ln203_43, i64 %xor_ln123_350" [./sha3.hpp:203]   --->   Operation 3229 'xor' 'xor_ln203_44' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node x_439)   --->   "%xor_ln113_300 = xor i64 %xor_ln198_701, i64 %xor_ln198_711" [./sha3.hpp:113]   --->   Operation 3230 'xor' 'xor_ln113_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3231 [1/1] (0.00ns) (grouped into LUT with out node x_439)   --->   "%xor_ln113_301 = xor i64 %xor_ln198_681, i64 %xor_ln203_44" [./sha3.hpp:113]   --->   Operation 3231 'xor' 'xor_ln113_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node x_439)   --->   "%xor_ln113_302 = xor i64 %xor_ln113_301, i64 %xor_ln198_691" [./sha3.hpp:113]   --->   Operation 3232 'xor' 'xor_ln113_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3233 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_439 = xor i64 %xor_ln113_302, i64 %xor_ln113_300" [./sha3.hpp:113]   --->   Operation 3233 'xor' 'x_439' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node x_435)   --->   "%xor_ln113_304 = xor i64 %xor_ln198_703, i64 %xor_ln198_713" [./sha3.hpp:113]   --->   Operation 3234 'xor' 'xor_ln113_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node x_435)   --->   "%xor_ln113_305 = xor i64 %xor_ln198_683, i64 %xor_ln198_673" [./sha3.hpp:113]   --->   Operation 3235 'xor' 'xor_ln113_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node x_435)   --->   "%xor_ln113_306 = xor i64 %xor_ln113_305, i64 %xor_ln198_693" [./sha3.hpp:113]   --->   Operation 3236 'xor' 'xor_ln113_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3237 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_435 = xor i64 %xor_ln113_306, i64 %xor_ln113_304" [./sha3.hpp:113]   --->   Operation 3237 'xor' 'x_435' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node x_436)   --->   "%xor_ln113_308 = xor i64 %xor_ln198_705, i64 %xor_ln198_715" [./sha3.hpp:113]   --->   Operation 3238 'xor' 'xor_ln113_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3239 [1/1] (0.00ns) (grouped into LUT with out node x_436)   --->   "%xor_ln113_309 = xor i64 %xor_ln198_685, i64 %xor_ln198_675" [./sha3.hpp:113]   --->   Operation 3239 'xor' 'xor_ln113_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node x_436)   --->   "%xor_ln113_310 = xor i64 %xor_ln113_309, i64 %xor_ln198_695" [./sha3.hpp:113]   --->   Operation 3240 'xor' 'xor_ln113_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3241 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_436 = xor i64 %xor_ln113_310, i64 %xor_ln113_308" [./sha3.hpp:113]   --->   Operation 3241 'xor' 'x_436' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node x_437)   --->   "%xor_ln113_312 = xor i64 %xor_ln198_707, i64 %xor_ln198_717" [./sha3.hpp:113]   --->   Operation 3242 'xor' 'xor_ln113_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node x_437)   --->   "%xor_ln113_313 = xor i64 %xor_ln198_687, i64 %xor_ln198_677" [./sha3.hpp:113]   --->   Operation 3243 'xor' 'xor_ln113_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node x_437)   --->   "%xor_ln113_314 = xor i64 %xor_ln113_313, i64 %xor_ln198_697" [./sha3.hpp:113]   --->   Operation 3244 'xor' 'xor_ln113_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3245 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_437 = xor i64 %xor_ln113_314, i64 %xor_ln113_312" [./sha3.hpp:113]   --->   Operation 3245 'xor' 'x_437' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node x_438)   --->   "%xor_ln113_316 = xor i64 %xor_ln198_709, i64 %xor_ln198_719" [./sha3.hpp:113]   --->   Operation 3246 'xor' 'xor_ln113_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node x_438)   --->   "%xor_ln113_317 = xor i64 %xor_ln198_689, i64 %xor_ln198_679" [./sha3.hpp:113]   --->   Operation 3247 'xor' 'xor_ln113_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node x_438)   --->   "%xor_ln113_318 = xor i64 %xor_ln113_317, i64 %xor_ln198_699" [./sha3.hpp:113]   --->   Operation 3248 'xor' 'xor_ln113_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3249 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_438 = xor i64 %xor_ln113_318, i64 %xor_ln113_316" [./sha3.hpp:113]   --->   Operation 3249 'xor' 'x_438' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3250 [1/1] (0.00ns)   --->   "%trunc_ln76_435 = trunc i64 %x_435" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3250 'trunc' 'trunc_ln76_435' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3251 [1/1] (0.00ns)   --->   "%tmp_738 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_435, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3251 'bitselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3252 [1/1] (0.00ns)   --->   "%or_ln76_434 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_435, i1 %tmp_738" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3252 'bitconcatenate' 'or_ln76_434' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3253 [1/1] (0.28ns)   --->   "%tmp_739 = xor i64 %or_ln76_434, i64 %x_438" [./sha3.hpp:119]   --->   Operation 3253 'xor' 'tmp_739' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3254 [1/1] (0.28ns)   --->   "%xor_ln123_375 = xor i64 %tmp_739, i64 %xor_ln203_44" [./sha3.hpp:123]   --->   Operation 3254 'xor' 'xor_ln123_375' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3255 [1/1] (0.28ns)   --->   "%x_447 = xor i64 %tmp_739, i64 %xor_ln198_681" [./sha3.hpp:123]   --->   Operation 3255 'xor' 'x_447' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3256 [1/1] (0.28ns)   --->   "%x_441 = xor i64 %tmp_739, i64 %xor_ln198_691" [./sha3.hpp:123]   --->   Operation 3256 'xor' 'x_441' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3257 [1/1] (0.28ns)   --->   "%x_453 = xor i64 %tmp_739, i64 %xor_ln198_701" [./sha3.hpp:123]   --->   Operation 3257 'xor' 'x_453' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3258 [1/1] (0.28ns)   --->   "%x_459 = xor i64 %tmp_739, i64 %xor_ln198_711" [./sha3.hpp:123]   --->   Operation 3258 'xor' 'x_459' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3259 [1/1] (0.00ns)   --->   "%trunc_ln76_436 = trunc i64 %x_436" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3259 'trunc' 'trunc_ln76_436' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3260 [1/1] (0.00ns)   --->   "%tmp_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_436, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3260 'bitselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3261 [1/1] (0.00ns)   --->   "%or_ln76_435 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_436, i1 %tmp_740" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3261 'bitconcatenate' 'or_ln76_435' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3262 [1/1] (0.28ns)   --->   "%tmp_741 = xor i64 %or_ln76_435, i64 %x_439" [./sha3.hpp:119]   --->   Operation 3262 'xor' 'tmp_741' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3263 [1/1] (0.28ns)   --->   "%x_440 = xor i64 %tmp_741, i64 %xor_ln198_673" [./sha3.hpp:123]   --->   Operation 3263 'xor' 'x_440' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3264 [1/1] (0.28ns)   --->   "%x_463 = xor i64 %tmp_741, i64 %xor_ln198_683" [./sha3.hpp:123]   --->   Operation 3264 'xor' 'x_463' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3265 [1/1] (0.28ns)   --->   "%x_443 = xor i64 %tmp_741, i64 %xor_ln198_693" [./sha3.hpp:123]   --->   Operation 3265 'xor' 'x_443' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3266 [1/1] (0.28ns)   --->   "%x_448 = xor i64 %tmp_741, i64 %xor_ln198_703" [./sha3.hpp:123]   --->   Operation 3266 'xor' 'x_448' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3267 [1/1] (0.28ns)   --->   "%x_450 = xor i64 %tmp_741, i64 %xor_ln198_713" [./sha3.hpp:123]   --->   Operation 3267 'xor' 'x_450' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3268 [1/1] (0.00ns)   --->   "%trunc_ln76_437 = trunc i64 %x_437" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3268 'trunc' 'trunc_ln76_437' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3269 [1/1] (0.00ns)   --->   "%tmp_742 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_437, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3269 'bitselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3270 [1/1] (0.00ns)   --->   "%or_ln76_436 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_437, i1 %tmp_742" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3270 'bitconcatenate' 'or_ln76_436' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3271 [1/1] (0.28ns)   --->   "%tmp_743 = xor i64 %or_ln76_436, i64 %x_435" [./sha3.hpp:119]   --->   Operation 3271 'xor' 'tmp_743' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3272 [1/1] (0.28ns)   --->   "%x_458 = xor i64 %tmp_743, i64 %xor_ln198_675" [./sha3.hpp:123]   --->   Operation 3272 'xor' 'x_458' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3273 [1/1] (0.28ns)   --->   "%x_442 = xor i64 %tmp_743, i64 %xor_ln198_685" [./sha3.hpp:123]   --->   Operation 3273 'xor' 'x_442' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3274 [1/1] (0.28ns)   --->   "%x_457 = xor i64 %tmp_743, i64 %xor_ln198_695" [./sha3.hpp:123]   --->   Operation 3274 'xor' 'x_457' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3275 [1/1] (0.28ns)   --->   "%x_444 = xor i64 %tmp_743, i64 %xor_ln198_705" [./sha3.hpp:123]   --->   Operation 3275 'xor' 'x_444' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3276 [1/1] (0.28ns)   --->   "%x_461 = xor i64 %tmp_743, i64 %xor_ln198_715" [./sha3.hpp:123]   --->   Operation 3276 'xor' 'x_461' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3277 [1/1] (0.00ns)   --->   "%trunc_ln76_438 = trunc i64 %x_438" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3277 'trunc' 'trunc_ln76_438' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3278 [1/1] (0.00ns)   --->   "%tmp_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_438, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3278 'bitselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3279 [1/1] (0.00ns)   --->   "%or_ln76_437 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_438, i1 %tmp_744" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3279 'bitconcatenate' 'or_ln76_437' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3280 [1/1] (0.28ns)   --->   "%tmp_745 = xor i64 %or_ln76_437, i64 %x_436" [./sha3.hpp:119]   --->   Operation 3280 'xor' 'tmp_745' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3281 [1/1] (0.28ns)   --->   "%x_446 = xor i64 %tmp_745, i64 %xor_ln198_677" [./sha3.hpp:123]   --->   Operation 3281 'xor' 'x_446' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3282 [1/1] (0.28ns)   --->   "%x_449 = xor i64 %tmp_745, i64 %xor_ln198_687" [./sha3.hpp:123]   --->   Operation 3282 'xor' 'x_449' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3283 [1/1] (0.28ns)   --->   "%x_456 = xor i64 %tmp_745, i64 %xor_ln198_697" [./sha3.hpp:123]   --->   Operation 3283 'xor' 'x_456' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3284 [1/1] (0.28ns)   --->   "%x_445 = xor i64 %tmp_745, i64 %xor_ln198_707" [./sha3.hpp:123]   --->   Operation 3284 'xor' 'x_445' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3285 [1/1] (0.28ns)   --->   "%x_454 = xor i64 %tmp_745, i64 %xor_ln198_717" [./sha3.hpp:123]   --->   Operation 3285 'xor' 'x_454' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3286 [1/1] (0.00ns)   --->   "%trunc_ln76_439 = trunc i64 %x_439" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3286 'trunc' 'trunc_ln76_439' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3287 [1/1] (0.00ns)   --->   "%tmp_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_439, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3287 'bitselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3288 [1/1] (0.00ns)   --->   "%or_ln76_438 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_439, i1 %tmp_746" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3288 'bitconcatenate' 'or_ln76_438' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3289 [1/1] (0.28ns)   --->   "%tmp_747 = xor i64 %or_ln76_438, i64 %x_437" [./sha3.hpp:119]   --->   Operation 3289 'xor' 'tmp_747' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3290 [1/1] (0.28ns)   --->   "%x_452 = xor i64 %tmp_747, i64 %xor_ln198_679" [./sha3.hpp:123]   --->   Operation 3290 'xor' 'x_452' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3291 [1/1] (0.28ns)   --->   "%x_462 = xor i64 %tmp_747, i64 %xor_ln198_689" [./sha3.hpp:123]   --->   Operation 3291 'xor' 'x_462' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3292 [1/1] (0.28ns)   --->   "%x_460 = xor i64 %tmp_747, i64 %xor_ln198_699" [./sha3.hpp:123]   --->   Operation 3292 'xor' 'x_460' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3293 [1/1] (0.28ns)   --->   "%x_455 = xor i64 %tmp_747, i64 %xor_ln198_709" [./sha3.hpp:123]   --->   Operation 3293 'xor' 'x_455' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3294 [1/1] (0.28ns)   --->   "%x_451 = xor i64 %tmp_747, i64 %xor_ln198_719" [./sha3.hpp:123]   --->   Operation 3294 'xor' 'x_451' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3295 [1/1] (0.00ns)   --->   "%trunc_ln76_440 = trunc i64 %x_440" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 3295 'trunc' 'trunc_ln76_440' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3296 [1/1] (0.00ns)   --->   "%tmp_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_440, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 3296 'bitselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3297 [1/1] (0.00ns)   --->   "%trunc_ln76_441 = trunc i64 %x_441" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 3297 'trunc' 'trunc_ln76_441' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3298 [1/1] (0.00ns)   --->   "%lshr_ln76_345 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_441, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 3298 'partselect' 'lshr_ln76_345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3299 [1/1] (0.00ns)   --->   "%trunc_ln76_442 = trunc i64 %x_442" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 3299 'trunc' 'trunc_ln76_442' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3300 [1/1] (0.00ns)   --->   "%lshr_ln76_346 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_442, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 3300 'partselect' 'lshr_ln76_346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3301 [1/1] (0.00ns)   --->   "%trunc_ln76_443 = trunc i64 %x_443" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 3301 'trunc' 'trunc_ln76_443' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3302 [1/1] (0.00ns)   --->   "%lshr_ln76_347 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_443, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 3302 'partselect' 'lshr_ln76_347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3303 [1/1] (0.00ns)   --->   "%or_ln76_442 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_443, i10 %lshr_ln76_347" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 3303 'bitconcatenate' 'or_ln76_442' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3304 [1/1] (0.00ns)   --->   "%trunc_ln76_444 = trunc i64 %x_444" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 3304 'trunc' 'trunc_ln76_444' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3305 [1/1] (0.00ns)   --->   "%lshr_ln76_348 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_444, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 3305 'partselect' 'lshr_ln76_348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3306 [1/1] (0.00ns)   --->   "%or_ln76_443 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_444, i15 %lshr_ln76_348" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 3306 'bitconcatenate' 'or_ln76_443' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3307 [1/1] (0.00ns)   --->   "%trunc_ln76_445 = trunc i64 %x_445" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 3307 'trunc' 'trunc_ln76_445' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3308 [1/1] (0.00ns)   --->   "%lshr_ln76_349 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_445, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 3308 'partselect' 'lshr_ln76_349' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3309 [1/1] (0.00ns)   --->   "%trunc_ln76_446 = trunc i64 %x_446" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 3309 'trunc' 'trunc_ln76_446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3310 [1/1] (0.00ns)   --->   "%lshr_ln76_350 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_446, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 3310 'partselect' 'lshr_ln76_350' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3311 [1/1] (0.00ns)   --->   "%trunc_ln76_447 = trunc i64 %x_447" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 3311 'trunc' 'trunc_ln76_447' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3312 [1/1] (0.00ns)   --->   "%lshr_ln76_351 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_447, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 3312 'partselect' 'lshr_ln76_351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3313 [1/1] (0.00ns)   --->   "%or_ln76_446 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_447, i36 %lshr_ln76_351" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 3313 'bitconcatenate' 'or_ln76_446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3314 [1/1] (0.00ns)   --->   "%trunc_ln76_448 = trunc i64 %x_448" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 3314 'trunc' 'trunc_ln76_448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3315 [1/1] (0.00ns)   --->   "%lshr_ln76_352 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_448, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 3315 'partselect' 'lshr_ln76_352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3316 [1/1] (0.00ns)   --->   "%trunc_ln76_449 = trunc i64 %x_449" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 3316 'trunc' 'trunc_ln76_449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3317 [1/1] (0.00ns)   --->   "%lshr_ln76_353 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_449, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 3317 'partselect' 'lshr_ln76_353' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3318 [1/1] (0.00ns)   --->   "%or_ln76_448 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_449, i55 %lshr_ln76_353" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 3318 'bitconcatenate' 'or_ln76_448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3319 [1/1] (0.00ns)   --->   "%trunc_ln76_450 = trunc i64 %x_450" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 3319 'trunc' 'trunc_ln76_450' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3320 [1/1] (0.00ns)   --->   "%lshr_ln76_354 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_450, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 3320 'partselect' 'lshr_ln76_354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3321 [1/1] (0.00ns)   --->   "%or_ln76_449 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_450, i2 %lshr_ln76_354" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 3321 'bitconcatenate' 'or_ln76_449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3322 [1/1] (0.00ns)   --->   "%trunc_ln76_451 = trunc i64 %x_451" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 3322 'trunc' 'trunc_ln76_451' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3323 [1/1] (0.00ns)   --->   "%lshr_ln76_355 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_451, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 3323 'partselect' 'lshr_ln76_355' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3324 [1/1] (0.00ns)   --->   "%trunc_ln76_452 = trunc i64 %x_452" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 3324 'trunc' 'trunc_ln76_452' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3325 [1/1] (0.00ns)   --->   "%lshr_ln76_356 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_452, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 3325 'partselect' 'lshr_ln76_356' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3326 [1/1] (0.00ns)   --->   "%or_ln76_451 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_452, i27 %lshr_ln76_356" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 3326 'bitconcatenate' 'or_ln76_451' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3327 [1/1] (0.00ns)   --->   "%trunc_ln76_453 = trunc i64 %x_453" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 3327 'trunc' 'trunc_ln76_453' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3328 [1/1] (0.00ns)   --->   "%lshr_ln76_357 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_453, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 3328 'partselect' 'lshr_ln76_357' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3329 [1/1] (0.00ns)   --->   "%or_ln76_452 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_453, i41 %lshr_ln76_357" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 3329 'bitconcatenate' 'or_ln76_452' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3330 [1/1] (0.00ns)   --->   "%trunc_ln76_454 = trunc i64 %x_454" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 3330 'trunc' 'trunc_ln76_454' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3331 [1/1] (0.00ns)   --->   "%lshr_ln76_358 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_454, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 3331 'partselect' 'lshr_ln76_358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3332 [1/1] (0.00ns)   --->   "%or_ln76_453 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_454, i56 %lshr_ln76_358" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 3332 'bitconcatenate' 'or_ln76_453' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3333 [1/1] (0.00ns)   --->   "%trunc_ln76_455 = trunc i64 %x_455" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 3333 'trunc' 'trunc_ln76_455' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3334 [1/1] (0.00ns)   --->   "%lshr_ln76_359 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_455, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 3334 'partselect' 'lshr_ln76_359' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3335 [1/1] (0.00ns)   --->   "%trunc_ln76_456 = trunc i64 %x_456" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 3335 'trunc' 'trunc_ln76_456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3336 [1/1] (0.00ns)   --->   "%lshr_ln76_360 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_456, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 3336 'partselect' 'lshr_ln76_360' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3337 [1/1] (0.00ns)   --->   "%trunc_ln76_457 = trunc i64 %x_457" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 3337 'trunc' 'trunc_ln76_457' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3338 [1/1] (0.00ns)   --->   "%lshr_ln76_361 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_457, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 3338 'partselect' 'lshr_ln76_361' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3339 [1/1] (0.00ns)   --->   "%trunc_ln76_458 = trunc i64 %x_458" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 3339 'trunc' 'trunc_ln76_458' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3340 [1/1] (0.00ns)   --->   "%lshr_ln76_362 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_458, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 3340 'partselect' 'lshr_ln76_362' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3341 [1/1] (0.00ns)   --->   "%or_ln76_457 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_458, i62 %lshr_ln76_362" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 3341 'bitconcatenate' 'or_ln76_457' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3342 [1/1] (0.00ns)   --->   "%trunc_ln76_459 = trunc i64 %x_459" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 3342 'trunc' 'trunc_ln76_459' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3343 [1/1] (0.00ns)   --->   "%lshr_ln76_363 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_459, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 3343 'partselect' 'lshr_ln76_363' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3344 [1/1] (0.00ns)   --->   "%trunc_ln76_460 = trunc i64 %x_460" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 3344 'trunc' 'trunc_ln76_460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3345 [1/1] (0.00ns)   --->   "%lshr_ln76_364 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_460, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 3345 'partselect' 'lshr_ln76_364' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3346 [1/1] (0.00ns)   --->   "%or_ln76_459 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_460, i39 %lshr_ln76_364" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 3346 'bitconcatenate' 'or_ln76_459' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3347 [1/1] (0.00ns)   --->   "%trunc_ln76_461 = trunc i64 %x_461" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 3347 'trunc' 'trunc_ln76_461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3348 [1/1] (0.00ns)   --->   "%lshr_ln76_365 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_461, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 3348 'partselect' 'lshr_ln76_365' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3349 [1/1] (0.00ns)   --->   "%trunc_ln76_462 = trunc i64 %x_462" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 3349 'trunc' 'trunc_ln76_462' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3350 [1/1] (0.00ns)   --->   "%lshr_ln76_366 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_462, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 3350 'partselect' 'lshr_ln76_366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3351 [1/1] (0.00ns)   --->   "%trunc_ln76_463 = trunc i64 %x_463" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 3351 'trunc' 'trunc_ln76_463' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3352 [1/1] (0.00ns)   --->   "%lshr_ln76_367 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_463, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 3352 'partselect' 'lshr_ln76_367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_749)   --->   "%xor_ln198_748 = xor i64 %or_ln76_446, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3353 'xor' 'xor_ln198_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_749)   --->   "%and_ln198_374 = and i64 %or_ln76_442, i64 %xor_ln198_748" [./sha3.hpp:198]   --->   Operation 3354 'and' 'and_ln198_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3355 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_749 = xor i64 %and_ln198_374, i64 %or_ln76_451" [./sha3.hpp:198]   --->   Operation 3355 'xor' 'xor_ln198_749' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_751)   --->   "%xor_ln198_750 = xor i64 %or_ln76_442, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3356 'xor' 'xor_ln198_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_751)   --->   "%and_ln198_375 = and i64 %or_ln76_443, i64 %xor_ln198_750" [./sha3.hpp:198]   --->   Operation 3357 'and' 'and_ln198_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3358 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_751 = xor i64 %and_ln198_375, i64 %or_ln76_446" [./sha3.hpp:198]   --->   Operation 3358 'xor' 'xor_ln198_751' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_753)   --->   "%xor_ln198_752 = xor i64 %or_ln76_443, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3359 'xor' 'xor_ln198_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_753)   --->   "%and_ln198_376 = and i64 %or_ln76_453, i64 %xor_ln198_752" [./sha3.hpp:198]   --->   Operation 3360 'and' 'and_ln198_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3361 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_753 = xor i64 %and_ln198_376, i64 %or_ln76_442" [./sha3.hpp:198]   --->   Operation 3361 'xor' 'xor_ln198_753' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_755)   --->   "%xor_ln198_754 = xor i64 %or_ln76_453, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3362 'xor' 'xor_ln198_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_755)   --->   "%and_ln198_377 = and i64 %or_ln76_451, i64 %xor_ln198_754" [./sha3.hpp:198]   --->   Operation 3363 'and' 'and_ln198_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3364 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_755 = xor i64 %and_ln198_377, i64 %or_ln76_443" [./sha3.hpp:198]   --->   Operation 3364 'xor' 'xor_ln198_755' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_757)   --->   "%xor_ln198_756 = xor i64 %or_ln76_451, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3365 'xor' 'xor_ln198_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_757)   --->   "%and_ln198_378 = and i64 %or_ln76_446, i64 %xor_ln198_756" [./sha3.hpp:198]   --->   Operation 3366 'and' 'and_ln198_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3367 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_757 = xor i64 %and_ln198_378, i64 %or_ln76_453" [./sha3.hpp:198]   --->   Operation 3367 'xor' 'xor_ln198_757' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_759)   --->   "%xor_ln198_758 = xor i64 %or_ln76_448, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3368 'xor' 'xor_ln198_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_759)   --->   "%and_ln198_379 = and i64 %or_ln76_459, i64 %xor_ln198_758" [./sha3.hpp:198]   --->   Operation 3369 'and' 'and_ln198_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3370 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_759 = xor i64 %and_ln198_379, i64 %or_ln76_457" [./sha3.hpp:198]   --->   Operation 3370 'xor' 'xor_ln198_759' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_761)   --->   "%xor_ln198_760 = xor i64 %or_ln76_459, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3371 'xor' 'xor_ln198_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_761)   --->   "%and_ln198_380 = and i64 %or_ln76_452, i64 %xor_ln198_760" [./sha3.hpp:198]   --->   Operation 3372 'and' 'and_ln198_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3373 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_761 = xor i64 %and_ln198_380, i64 %or_ln76_448" [./sha3.hpp:198]   --->   Operation 3373 'xor' 'xor_ln198_761' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_763)   --->   "%xor_ln198_762 = xor i64 %or_ln76_452, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3374 'xor' 'xor_ln198_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_763)   --->   "%and_ln198_381 = and i64 %or_ln76_449, i64 %xor_ln198_762" [./sha3.hpp:198]   --->   Operation 3375 'and' 'and_ln198_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3376 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_763 = xor i64 %and_ln198_381, i64 %or_ln76_459" [./sha3.hpp:198]   --->   Operation 3376 'xor' 'xor_ln198_763' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_765)   --->   "%xor_ln198_764 = xor i64 %or_ln76_449, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3377 'xor' 'xor_ln198_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_765)   --->   "%and_ln198_382 = and i64 %or_ln76_457, i64 %xor_ln198_764" [./sha3.hpp:198]   --->   Operation 3378 'and' 'and_ln198_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3379 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_765 = xor i64 %and_ln198_382, i64 %or_ln76_452" [./sha3.hpp:198]   --->   Operation 3379 'xor' 'xor_ln198_765' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_767)   --->   "%xor_ln198_766 = xor i64 %or_ln76_457, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3380 'xor' 'xor_ln198_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_767)   --->   "%and_ln198_383 = and i64 %or_ln76_448, i64 %xor_ln198_766" [./sha3.hpp:198]   --->   Operation 3381 'and' 'and_ln198_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3382 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_767 = xor i64 %and_ln198_383, i64 %or_ln76_449" [./sha3.hpp:198]   --->   Operation 3382 'xor' 'xor_ln198_767' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.62>
ST_5 : Operation 3383 [1/1] (0.00ns)   --->   "%or_ln76_439 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_440, i1 %tmp_748" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 3383 'bitconcatenate' 'or_ln76_439' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3384 [1/1] (0.00ns)   --->   "%or_ln76_440 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_441, i3 %lshr_ln76_345" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 3384 'bitconcatenate' 'or_ln76_440' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3385 [1/1] (0.00ns)   --->   "%or_ln76_441 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_442, i6 %lshr_ln76_346" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 3385 'bitconcatenate' 'or_ln76_441' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3386 [1/1] (0.00ns)   --->   "%or_ln76_444 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_445, i21 %lshr_ln76_349" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 3386 'bitconcatenate' 'or_ln76_444' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3387 [1/1] (0.00ns)   --->   "%or_ln76_445 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_446, i28 %lshr_ln76_350" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 3387 'bitconcatenate' 'or_ln76_445' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3388 [1/1] (0.00ns)   --->   "%or_ln76_447 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_448, i45 %lshr_ln76_352" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 3388 'bitconcatenate' 'or_ln76_447' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3389 [1/1] (0.00ns)   --->   "%or_ln76_450 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_451, i14 %lshr_ln76_355" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 3389 'bitconcatenate' 'or_ln76_450' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3390 [1/1] (0.00ns)   --->   "%or_ln76_454 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_455, i8 %lshr_ln76_359" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 3390 'bitconcatenate' 'or_ln76_454' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3391 [1/1] (0.00ns)   --->   "%or_ln76_455 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_456, i25 %lshr_ln76_360" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 3391 'bitconcatenate' 'or_ln76_455' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3392 [1/1] (0.00ns)   --->   "%or_ln76_456 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_457, i43 %lshr_ln76_361" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 3392 'bitconcatenate' 'or_ln76_456' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3393 [1/1] (0.00ns)   --->   "%or_ln76_458 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_459, i18 %lshr_ln76_363" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 3393 'bitconcatenate' 'or_ln76_458' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3394 [1/1] (0.00ns)   --->   "%or_ln76_460 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_461, i61 %lshr_ln76_365" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 3394 'bitconcatenate' 'or_ln76_460' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3395 [1/1] (0.00ns)   --->   "%or_ln76_461 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_462, i20 %lshr_ln76_366" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 3395 'bitconcatenate' 'or_ln76_461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3396 [1/1] (0.00ns)   --->   "%or_ln76_462 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_463, i44 %lshr_ln76_367" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 3396 'bitconcatenate' 'or_ln76_462' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_721)   --->   "%xor_ln198_720 = xor i64 %or_ln76_456, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3397 'xor' 'xor_ln198_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_721)   --->   "%and_ln198_360 = and i64 %or_ln76_444, i64 %xor_ln198_720" [./sha3.hpp:198]   --->   Operation 3398 'and' 'and_ln198_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3399 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_721 = xor i64 %and_ln198_360, i64 %or_ln76_462" [./sha3.hpp:198]   --->   Operation 3399 'xor' 'xor_ln198_721' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_723)   --->   "%xor_ln198_722 = xor i64 %or_ln76_444, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3400 'xor' 'xor_ln198_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_723)   --->   "%and_ln198_361 = and i64 %or_ln76_450, i64 %xor_ln198_722" [./sha3.hpp:198]   --->   Operation 3401 'and' 'and_ln198_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3402 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_723 = xor i64 %and_ln198_361, i64 %or_ln76_456" [./sha3.hpp:198]   --->   Operation 3402 'xor' 'xor_ln198_723' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_725)   --->   "%xor_ln198_724 = xor i64 %or_ln76_450, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3403 'xor' 'xor_ln198_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_725)   --->   "%and_ln198_362 = and i64 %xor_ln123_375, i64 %xor_ln198_724" [./sha3.hpp:198]   --->   Operation 3404 'and' 'and_ln198_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3405 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_725 = xor i64 %and_ln198_362, i64 %or_ln76_444" [./sha3.hpp:198]   --->   Operation 3405 'xor' 'xor_ln198_725' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_727)   --->   "%xor_ln198_726 = xor i64 %xor_ln123_375, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3406 'xor' 'xor_ln198_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_727)   --->   "%and_ln198_363 = and i64 %or_ln76_462, i64 %xor_ln198_726" [./sha3.hpp:198]   --->   Operation 3407 'and' 'and_ln198_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3408 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_727 = xor i64 %and_ln198_363, i64 %or_ln76_450" [./sha3.hpp:198]   --->   Operation 3408 'xor' 'xor_ln198_727' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_729)   --->   "%xor_ln198_728 = xor i64 %or_ln76_461, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3409 'xor' 'xor_ln198_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_729)   --->   "%and_ln198_364 = and i64 %or_ln76_440, i64 %xor_ln198_728" [./sha3.hpp:198]   --->   Operation 3410 'and' 'and_ln198_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3411 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_729 = xor i64 %and_ln198_364, i64 %or_ln76_445" [./sha3.hpp:198]   --->   Operation 3411 'xor' 'xor_ln198_729' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_731)   --->   "%xor_ln198_730 = xor i64 %or_ln76_440, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3412 'xor' 'xor_ln198_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3413 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_731)   --->   "%and_ln198_365 = and i64 %or_ln76_447, i64 %xor_ln198_730" [./sha3.hpp:198]   --->   Operation 3413 'and' 'and_ln198_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3414 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_731 = xor i64 %and_ln198_365, i64 %or_ln76_461" [./sha3.hpp:198]   --->   Operation 3414 'xor' 'xor_ln198_731' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_733)   --->   "%xor_ln198_732 = xor i64 %or_ln76_447, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3415 'xor' 'xor_ln198_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_733)   --->   "%and_ln198_366 = and i64 %or_ln76_460, i64 %xor_ln198_732" [./sha3.hpp:198]   --->   Operation 3416 'and' 'and_ln198_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3417 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_733 = xor i64 %and_ln198_366, i64 %or_ln76_440" [./sha3.hpp:198]   --->   Operation 3417 'xor' 'xor_ln198_733' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_735)   --->   "%xor_ln198_734 = xor i64 %or_ln76_460, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3418 'xor' 'xor_ln198_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_735)   --->   "%and_ln198_367 = and i64 %or_ln76_445, i64 %xor_ln198_734" [./sha3.hpp:198]   --->   Operation 3419 'and' 'and_ln198_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3420 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_735 = xor i64 %and_ln198_367, i64 %or_ln76_447" [./sha3.hpp:198]   --->   Operation 3420 'xor' 'xor_ln198_735' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3421 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_737)   --->   "%xor_ln198_736 = xor i64 %or_ln76_445, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3421 'xor' 'xor_ln198_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3422 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_737)   --->   "%and_ln198_368 = and i64 %or_ln76_461, i64 %xor_ln198_736" [./sha3.hpp:198]   --->   Operation 3422 'and' 'and_ln198_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3423 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_737 = xor i64 %and_ln198_368, i64 %or_ln76_460" [./sha3.hpp:198]   --->   Operation 3423 'xor' 'xor_ln198_737' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_739)   --->   "%xor_ln198_738 = xor i64 %or_ln76_441, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3424 'xor' 'xor_ln198_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_739)   --->   "%and_ln198_369 = and i64 %or_ln76_455, i64 %xor_ln198_738" [./sha3.hpp:198]   --->   Operation 3425 'and' 'and_ln198_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3426 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_739 = xor i64 %and_ln198_369, i64 %or_ln76_439" [./sha3.hpp:198]   --->   Operation 3426 'xor' 'xor_ln198_739' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_741)   --->   "%xor_ln198_740 = xor i64 %or_ln76_455, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3427 'xor' 'xor_ln198_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_741)   --->   "%and_ln198_370 = and i64 %or_ln76_454, i64 %xor_ln198_740" [./sha3.hpp:198]   --->   Operation 3428 'and' 'and_ln198_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3429 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_741 = xor i64 %and_ln198_370, i64 %or_ln76_441" [./sha3.hpp:198]   --->   Operation 3429 'xor' 'xor_ln198_741' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_743)   --->   "%xor_ln198_742 = xor i64 %or_ln76_454, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3430 'xor' 'xor_ln198_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_743)   --->   "%and_ln198_371 = and i64 %or_ln76_458, i64 %xor_ln198_742" [./sha3.hpp:198]   --->   Operation 3431 'and' 'and_ln198_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3432 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_743 = xor i64 %and_ln198_371, i64 %or_ln76_455" [./sha3.hpp:198]   --->   Operation 3432 'xor' 'xor_ln198_743' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_745)   --->   "%xor_ln198_744 = xor i64 %or_ln76_458, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3433 'xor' 'xor_ln198_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_745)   --->   "%and_ln198_372 = and i64 %or_ln76_439, i64 %xor_ln198_744" [./sha3.hpp:198]   --->   Operation 3434 'and' 'and_ln198_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3435 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_745 = xor i64 %and_ln198_372, i64 %or_ln76_454" [./sha3.hpp:198]   --->   Operation 3435 'xor' 'xor_ln198_745' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_747)   --->   "%xor_ln198_746 = xor i64 %or_ln76_439, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3436 'xor' 'xor_ln198_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_747)   --->   "%and_ln198_373 = and i64 %or_ln76_441, i64 %xor_ln198_746" [./sha3.hpp:198]   --->   Operation 3437 'and' 'and_ln198_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3438 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_747 = xor i64 %and_ln198_373, i64 %or_ln76_458" [./sha3.hpp:198]   --->   Operation 3438 'xor' 'xor_ln198_747' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_47)   --->   "%xor_ln203_45 = xor i64 %or_ln76_462, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 3439 'xor' 'xor_ln203_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_47)   --->   "%and_ln203_15 = and i64 %or_ln76_456, i64 %xor_ln203_45" [./sha3.hpp:203]   --->   Operation 3440 'and' 'and_ln203_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_47)   --->   "%xor_ln203_46 = xor i64 %and_ln203_15, i64 9223372036854808579" [./sha3.hpp:203]   --->   Operation 3441 'xor' 'xor_ln203_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3442 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_47 = xor i64 %xor_ln203_46, i64 %xor_ln123_375" [./sha3.hpp:203]   --->   Operation 3442 'xor' 'xor_ln203_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node x_468)   --->   "%xor_ln113_320 = xor i64 %xor_ln198_749, i64 %xor_ln198_759" [./sha3.hpp:113]   --->   Operation 3443 'xor' 'xor_ln113_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node x_468)   --->   "%xor_ln113_321 = xor i64 %xor_ln198_729, i64 %xor_ln203_47" [./sha3.hpp:113]   --->   Operation 3444 'xor' 'xor_ln113_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node x_468)   --->   "%xor_ln113_322 = xor i64 %xor_ln113_321, i64 %xor_ln198_739" [./sha3.hpp:113]   --->   Operation 3445 'xor' 'xor_ln113_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3446 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_468 = xor i64 %xor_ln113_322, i64 %xor_ln113_320" [./sha3.hpp:113]   --->   Operation 3446 'xor' 'x_468' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3447 [1/1] (0.00ns) (grouped into LUT with out node x_464)   --->   "%xor_ln113_324 = xor i64 %xor_ln198_751, i64 %xor_ln198_761" [./sha3.hpp:113]   --->   Operation 3447 'xor' 'xor_ln113_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node x_464)   --->   "%xor_ln113_325 = xor i64 %xor_ln198_731, i64 %xor_ln198_721" [./sha3.hpp:113]   --->   Operation 3448 'xor' 'xor_ln113_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node x_464)   --->   "%xor_ln113_326 = xor i64 %xor_ln113_325, i64 %xor_ln198_741" [./sha3.hpp:113]   --->   Operation 3449 'xor' 'xor_ln113_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3450 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_464 = xor i64 %xor_ln113_326, i64 %xor_ln113_324" [./sha3.hpp:113]   --->   Operation 3450 'xor' 'x_464' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node x_465)   --->   "%xor_ln113_328 = xor i64 %xor_ln198_753, i64 %xor_ln198_763" [./sha3.hpp:113]   --->   Operation 3451 'xor' 'xor_ln113_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node x_465)   --->   "%xor_ln113_329 = xor i64 %xor_ln198_733, i64 %xor_ln198_723" [./sha3.hpp:113]   --->   Operation 3452 'xor' 'xor_ln113_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node x_465)   --->   "%xor_ln113_330 = xor i64 %xor_ln113_329, i64 %xor_ln198_743" [./sha3.hpp:113]   --->   Operation 3453 'xor' 'xor_ln113_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3454 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_465 = xor i64 %xor_ln113_330, i64 %xor_ln113_328" [./sha3.hpp:113]   --->   Operation 3454 'xor' 'x_465' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node x_466)   --->   "%xor_ln113_332 = xor i64 %xor_ln198_755, i64 %xor_ln198_765" [./sha3.hpp:113]   --->   Operation 3455 'xor' 'xor_ln113_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3456 [1/1] (0.00ns) (grouped into LUT with out node x_466)   --->   "%xor_ln113_333 = xor i64 %xor_ln198_735, i64 %xor_ln198_725" [./sha3.hpp:113]   --->   Operation 3456 'xor' 'xor_ln113_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node x_466)   --->   "%xor_ln113_334 = xor i64 %xor_ln113_333, i64 %xor_ln198_745" [./sha3.hpp:113]   --->   Operation 3457 'xor' 'xor_ln113_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3458 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_466 = xor i64 %xor_ln113_334, i64 %xor_ln113_332" [./sha3.hpp:113]   --->   Operation 3458 'xor' 'x_466' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node x_467)   --->   "%xor_ln113_336 = xor i64 %xor_ln198_757, i64 %xor_ln198_767" [./sha3.hpp:113]   --->   Operation 3459 'xor' 'xor_ln113_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node x_467)   --->   "%xor_ln113_337 = xor i64 %xor_ln198_737, i64 %xor_ln198_727" [./sha3.hpp:113]   --->   Operation 3460 'xor' 'xor_ln113_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node x_467)   --->   "%xor_ln113_338 = xor i64 %xor_ln113_337, i64 %xor_ln198_747" [./sha3.hpp:113]   --->   Operation 3461 'xor' 'xor_ln113_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3462 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_467 = xor i64 %xor_ln113_338, i64 %xor_ln113_336" [./sha3.hpp:113]   --->   Operation 3462 'xor' 'x_467' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3463 [1/1] (0.00ns)   --->   "%trunc_ln76_464 = trunc i64 %x_464" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3463 'trunc' 'trunc_ln76_464' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3464 [1/1] (0.00ns)   --->   "%tmp_749 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_464, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3464 'bitselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3465 [1/1] (0.00ns)   --->   "%or_ln76_463 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_464, i1 %tmp_749" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3465 'bitconcatenate' 'or_ln76_463' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3466 [1/1] (0.28ns)   --->   "%tmp_750 = xor i64 %or_ln76_463, i64 %x_467" [./sha3.hpp:119]   --->   Operation 3466 'xor' 'tmp_750' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3467 [1/1] (0.28ns)   --->   "%xor_ln123_400 = xor i64 %tmp_750, i64 %xor_ln203_47" [./sha3.hpp:123]   --->   Operation 3467 'xor' 'xor_ln123_400' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3468 [1/1] (0.28ns)   --->   "%x_476 = xor i64 %tmp_750, i64 %xor_ln198_729" [./sha3.hpp:123]   --->   Operation 3468 'xor' 'x_476' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3469 [1/1] (0.28ns)   --->   "%x_470 = xor i64 %tmp_750, i64 %xor_ln198_739" [./sha3.hpp:123]   --->   Operation 3469 'xor' 'x_470' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3470 [1/1] (0.28ns)   --->   "%x_482 = xor i64 %tmp_750, i64 %xor_ln198_749" [./sha3.hpp:123]   --->   Operation 3470 'xor' 'x_482' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3471 [1/1] (0.28ns)   --->   "%x_488 = xor i64 %tmp_750, i64 %xor_ln198_759" [./sha3.hpp:123]   --->   Operation 3471 'xor' 'x_488' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3472 [1/1] (0.00ns)   --->   "%trunc_ln76_465 = trunc i64 %x_465" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3472 'trunc' 'trunc_ln76_465' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3473 [1/1] (0.00ns)   --->   "%tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_465, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3473 'bitselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3474 [1/1] (0.00ns)   --->   "%or_ln76_464 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_465, i1 %tmp_751" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3474 'bitconcatenate' 'or_ln76_464' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3475 [1/1] (0.28ns)   --->   "%tmp_752 = xor i64 %or_ln76_464, i64 %x_468" [./sha3.hpp:119]   --->   Operation 3475 'xor' 'tmp_752' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3476 [1/1] (0.28ns)   --->   "%x_469 = xor i64 %tmp_752, i64 %xor_ln198_721" [./sha3.hpp:123]   --->   Operation 3476 'xor' 'x_469' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3477 [1/1] (0.28ns)   --->   "%x_492 = xor i64 %tmp_752, i64 %xor_ln198_731" [./sha3.hpp:123]   --->   Operation 3477 'xor' 'x_492' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3478 [1/1] (0.28ns)   --->   "%x_472 = xor i64 %tmp_752, i64 %xor_ln198_741" [./sha3.hpp:123]   --->   Operation 3478 'xor' 'x_472' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3479 [1/1] (0.28ns)   --->   "%x_477 = xor i64 %tmp_752, i64 %xor_ln198_751" [./sha3.hpp:123]   --->   Operation 3479 'xor' 'x_477' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3480 [1/1] (0.28ns)   --->   "%x_479 = xor i64 %tmp_752, i64 %xor_ln198_761" [./sha3.hpp:123]   --->   Operation 3480 'xor' 'x_479' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3481 [1/1] (0.00ns)   --->   "%trunc_ln76_466 = trunc i64 %x_466" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3481 'trunc' 'trunc_ln76_466' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3482 [1/1] (0.00ns)   --->   "%tmp_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_466, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3482 'bitselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3483 [1/1] (0.00ns)   --->   "%or_ln76_465 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_466, i1 %tmp_753" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3483 'bitconcatenate' 'or_ln76_465' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3484 [1/1] (0.28ns)   --->   "%tmp_754 = xor i64 %or_ln76_465, i64 %x_464" [./sha3.hpp:119]   --->   Operation 3484 'xor' 'tmp_754' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3485 [1/1] (0.28ns)   --->   "%x_487 = xor i64 %tmp_754, i64 %xor_ln198_723" [./sha3.hpp:123]   --->   Operation 3485 'xor' 'x_487' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3486 [1/1] (0.28ns)   --->   "%x_471 = xor i64 %tmp_754, i64 %xor_ln198_733" [./sha3.hpp:123]   --->   Operation 3486 'xor' 'x_471' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3487 [1/1] (0.28ns)   --->   "%x_486 = xor i64 %tmp_754, i64 %xor_ln198_743" [./sha3.hpp:123]   --->   Operation 3487 'xor' 'x_486' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3488 [1/1] (0.28ns)   --->   "%x_473 = xor i64 %tmp_754, i64 %xor_ln198_753" [./sha3.hpp:123]   --->   Operation 3488 'xor' 'x_473' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3489 [1/1] (0.28ns)   --->   "%x_490 = xor i64 %tmp_754, i64 %xor_ln198_763" [./sha3.hpp:123]   --->   Operation 3489 'xor' 'x_490' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3490 [1/1] (0.00ns)   --->   "%trunc_ln76_467 = trunc i64 %x_467" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3490 'trunc' 'trunc_ln76_467' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3491 [1/1] (0.00ns)   --->   "%tmp_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_467, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3491 'bitselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3492 [1/1] (0.00ns)   --->   "%or_ln76_466 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_467, i1 %tmp_755" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3492 'bitconcatenate' 'or_ln76_466' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3493 [1/1] (0.28ns)   --->   "%tmp_756 = xor i64 %or_ln76_466, i64 %x_465" [./sha3.hpp:119]   --->   Operation 3493 'xor' 'tmp_756' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3494 [1/1] (0.28ns)   --->   "%x_475 = xor i64 %tmp_756, i64 %xor_ln198_725" [./sha3.hpp:123]   --->   Operation 3494 'xor' 'x_475' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3495 [1/1] (0.28ns)   --->   "%x_478 = xor i64 %tmp_756, i64 %xor_ln198_735" [./sha3.hpp:123]   --->   Operation 3495 'xor' 'x_478' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3496 [1/1] (0.28ns)   --->   "%x_485 = xor i64 %tmp_756, i64 %xor_ln198_745" [./sha3.hpp:123]   --->   Operation 3496 'xor' 'x_485' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3497 [1/1] (0.28ns)   --->   "%x_474 = xor i64 %tmp_756, i64 %xor_ln198_755" [./sha3.hpp:123]   --->   Operation 3497 'xor' 'x_474' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3498 [1/1] (0.28ns)   --->   "%x_483 = xor i64 %tmp_756, i64 %xor_ln198_765" [./sha3.hpp:123]   --->   Operation 3498 'xor' 'x_483' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3499 [1/1] (0.00ns)   --->   "%trunc_ln76_468 = trunc i64 %x_468" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3499 'trunc' 'trunc_ln76_468' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3500 [1/1] (0.00ns)   --->   "%tmp_758 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_468, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3500 'bitselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3501 [1/1] (0.00ns)   --->   "%or_ln76_467 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_468, i1 %tmp_758" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3501 'bitconcatenate' 'or_ln76_467' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3502 [1/1] (0.28ns)   --->   "%tmp_760 = xor i64 %or_ln76_467, i64 %x_466" [./sha3.hpp:119]   --->   Operation 3502 'xor' 'tmp_760' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3503 [1/1] (0.28ns)   --->   "%x_481 = xor i64 %tmp_760, i64 %xor_ln198_727" [./sha3.hpp:123]   --->   Operation 3503 'xor' 'x_481' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3504 [1/1] (0.28ns)   --->   "%x_491 = xor i64 %tmp_760, i64 %xor_ln198_737" [./sha3.hpp:123]   --->   Operation 3504 'xor' 'x_491' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3505 [1/1] (0.28ns)   --->   "%x_489 = xor i64 %tmp_760, i64 %xor_ln198_747" [./sha3.hpp:123]   --->   Operation 3505 'xor' 'x_489' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3506 [1/1] (0.28ns)   --->   "%x_484 = xor i64 %tmp_760, i64 %xor_ln198_757" [./sha3.hpp:123]   --->   Operation 3506 'xor' 'x_484' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3507 [1/1] (0.28ns)   --->   "%x_480 = xor i64 %tmp_760, i64 %xor_ln198_767" [./sha3.hpp:123]   --->   Operation 3507 'xor' 'x_480' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3508 [1/1] (0.00ns)   --->   "%trunc_ln76_469 = trunc i64 %x_469" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 3508 'trunc' 'trunc_ln76_469' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3509 [1/1] (0.00ns)   --->   "%tmp_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_469, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 3509 'bitselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3510 [1/1] (0.00ns)   --->   "%or_ln76_468 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_469, i1 %tmp_762" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 3510 'bitconcatenate' 'or_ln76_468' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3511 [1/1] (0.00ns)   --->   "%trunc_ln76_470 = trunc i64 %x_470" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 3511 'trunc' 'trunc_ln76_470' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3512 [1/1] (0.00ns)   --->   "%lshr_ln76_368 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_470, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 3512 'partselect' 'lshr_ln76_368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3513 [1/1] (0.00ns)   --->   "%or_ln76_469 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_470, i3 %lshr_ln76_368" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 3513 'bitconcatenate' 'or_ln76_469' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3514 [1/1] (0.00ns)   --->   "%trunc_ln76_471 = trunc i64 %x_471" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 3514 'trunc' 'trunc_ln76_471' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3515 [1/1] (0.00ns)   --->   "%lshr_ln76_369 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_471, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 3515 'partselect' 'lshr_ln76_369' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3516 [1/1] (0.00ns)   --->   "%or_ln76_470 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_471, i6 %lshr_ln76_369" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 3516 'bitconcatenate' 'or_ln76_470' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3517 [1/1] (0.00ns)   --->   "%trunc_ln76_472 = trunc i64 %x_472" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 3517 'trunc' 'trunc_ln76_472' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3518 [1/1] (0.00ns)   --->   "%lshr_ln76_370 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_472, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 3518 'partselect' 'lshr_ln76_370' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3519 [1/1] (0.00ns)   --->   "%or_ln76_471 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_472, i10 %lshr_ln76_370" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 3519 'bitconcatenate' 'or_ln76_471' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3520 [1/1] (0.00ns)   --->   "%trunc_ln76_473 = trunc i64 %x_473" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 3520 'trunc' 'trunc_ln76_473' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3521 [1/1] (0.00ns)   --->   "%lshr_ln76_371 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_473, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 3521 'partselect' 'lshr_ln76_371' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3522 [1/1] (0.00ns)   --->   "%or_ln76_472 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_473, i15 %lshr_ln76_371" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 3522 'bitconcatenate' 'or_ln76_472' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3523 [1/1] (0.00ns)   --->   "%trunc_ln76_474 = trunc i64 %x_474" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 3523 'trunc' 'trunc_ln76_474' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3524 [1/1] (0.00ns)   --->   "%lshr_ln76_372 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_474, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 3524 'partselect' 'lshr_ln76_372' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3525 [1/1] (0.00ns)   --->   "%or_ln76_473 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_474, i21 %lshr_ln76_372" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 3525 'bitconcatenate' 'or_ln76_473' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3526 [1/1] (0.00ns)   --->   "%trunc_ln76_475 = trunc i64 %x_475" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 3526 'trunc' 'trunc_ln76_475' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3527 [1/1] (0.00ns)   --->   "%lshr_ln76_373 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_475, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 3527 'partselect' 'lshr_ln76_373' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3528 [1/1] (0.00ns)   --->   "%or_ln76_474 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_475, i28 %lshr_ln76_373" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 3528 'bitconcatenate' 'or_ln76_474' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3529 [1/1] (0.00ns)   --->   "%trunc_ln76_476 = trunc i64 %x_476" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 3529 'trunc' 'trunc_ln76_476' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3530 [1/1] (0.00ns)   --->   "%lshr_ln76_374 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_476, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 3530 'partselect' 'lshr_ln76_374' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3531 [1/1] (0.00ns)   --->   "%or_ln76_475 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_476, i36 %lshr_ln76_374" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 3531 'bitconcatenate' 'or_ln76_475' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3532 [1/1] (0.00ns)   --->   "%trunc_ln76_477 = trunc i64 %x_477" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 3532 'trunc' 'trunc_ln76_477' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3533 [1/1] (0.00ns)   --->   "%lshr_ln76_375 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_477, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 3533 'partselect' 'lshr_ln76_375' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3534 [1/1] (0.00ns)   --->   "%or_ln76_476 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_477, i45 %lshr_ln76_375" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 3534 'bitconcatenate' 'or_ln76_476' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3535 [1/1] (0.00ns)   --->   "%trunc_ln76_478 = trunc i64 %x_478" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 3535 'trunc' 'trunc_ln76_478' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3536 [1/1] (0.00ns)   --->   "%lshr_ln76_376 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_478, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 3536 'partselect' 'lshr_ln76_376' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3537 [1/1] (0.00ns)   --->   "%or_ln76_477 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_478, i55 %lshr_ln76_376" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 3537 'bitconcatenate' 'or_ln76_477' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3538 [1/1] (0.00ns)   --->   "%trunc_ln76_479 = trunc i64 %x_479" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 3538 'trunc' 'trunc_ln76_479' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3539 [1/1] (0.00ns)   --->   "%lshr_ln76_377 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_479, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 3539 'partselect' 'lshr_ln76_377' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3540 [1/1] (0.00ns)   --->   "%or_ln76_478 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_479, i2 %lshr_ln76_377" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 3540 'bitconcatenate' 'or_ln76_478' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3541 [1/1] (0.00ns)   --->   "%trunc_ln76_480 = trunc i64 %x_480" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 3541 'trunc' 'trunc_ln76_480' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3542 [1/1] (0.00ns)   --->   "%lshr_ln76_378 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_480, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 3542 'partselect' 'lshr_ln76_378' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3543 [1/1] (0.00ns)   --->   "%or_ln76_479 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_480, i14 %lshr_ln76_378" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 3543 'bitconcatenate' 'or_ln76_479' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3544 [1/1] (0.00ns)   --->   "%trunc_ln76_481 = trunc i64 %x_481" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 3544 'trunc' 'trunc_ln76_481' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3545 [1/1] (0.00ns)   --->   "%lshr_ln76_379 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_481, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 3545 'partselect' 'lshr_ln76_379' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3546 [1/1] (0.00ns)   --->   "%or_ln76_480 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_481, i27 %lshr_ln76_379" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 3546 'bitconcatenate' 'or_ln76_480' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3547 [1/1] (0.00ns)   --->   "%trunc_ln76_482 = trunc i64 %x_482" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 3547 'trunc' 'trunc_ln76_482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3548 [1/1] (0.00ns)   --->   "%lshr_ln76_380 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_482, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 3548 'partselect' 'lshr_ln76_380' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3549 [1/1] (0.00ns)   --->   "%or_ln76_481 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_482, i41 %lshr_ln76_380" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 3549 'bitconcatenate' 'or_ln76_481' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3550 [1/1] (0.00ns)   --->   "%trunc_ln76_483 = trunc i64 %x_483" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 3550 'trunc' 'trunc_ln76_483' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3551 [1/1] (0.00ns)   --->   "%lshr_ln76_381 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_483, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 3551 'partselect' 'lshr_ln76_381' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3552 [1/1] (0.00ns)   --->   "%or_ln76_482 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_483, i56 %lshr_ln76_381" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 3552 'bitconcatenate' 'or_ln76_482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3553 [1/1] (0.00ns)   --->   "%trunc_ln76_484 = trunc i64 %x_484" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 3553 'trunc' 'trunc_ln76_484' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3554 [1/1] (0.00ns)   --->   "%lshr_ln76_382 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_484, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 3554 'partselect' 'lshr_ln76_382' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3555 [1/1] (0.00ns)   --->   "%or_ln76_483 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_484, i8 %lshr_ln76_382" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 3555 'bitconcatenate' 'or_ln76_483' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3556 [1/1] (0.00ns)   --->   "%trunc_ln76_485 = trunc i64 %x_485" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 3556 'trunc' 'trunc_ln76_485' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3557 [1/1] (0.00ns)   --->   "%lshr_ln76_383 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_485, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 3557 'partselect' 'lshr_ln76_383' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3558 [1/1] (0.00ns)   --->   "%or_ln76_484 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_485, i25 %lshr_ln76_383" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 3558 'bitconcatenate' 'or_ln76_484' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3559 [1/1] (0.00ns)   --->   "%trunc_ln76_486 = trunc i64 %x_486" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 3559 'trunc' 'trunc_ln76_486' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3560 [1/1] (0.00ns)   --->   "%lshr_ln76_384 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_486, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 3560 'partselect' 'lshr_ln76_384' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3561 [1/1] (0.00ns)   --->   "%or_ln76_485 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_486, i43 %lshr_ln76_384" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 3561 'bitconcatenate' 'or_ln76_485' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3562 [1/1] (0.00ns)   --->   "%trunc_ln76_487 = trunc i64 %x_487" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 3562 'trunc' 'trunc_ln76_487' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3563 [1/1] (0.00ns)   --->   "%lshr_ln76_385 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_487, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 3563 'partselect' 'lshr_ln76_385' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3564 [1/1] (0.00ns)   --->   "%or_ln76_486 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_487, i62 %lshr_ln76_385" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 3564 'bitconcatenate' 'or_ln76_486' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3565 [1/1] (0.00ns)   --->   "%trunc_ln76_488 = trunc i64 %x_488" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 3565 'trunc' 'trunc_ln76_488' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3566 [1/1] (0.00ns)   --->   "%lshr_ln76_386 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_488, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 3566 'partselect' 'lshr_ln76_386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3567 [1/1] (0.00ns)   --->   "%or_ln76_487 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_488, i18 %lshr_ln76_386" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 3567 'bitconcatenate' 'or_ln76_487' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3568 [1/1] (0.00ns)   --->   "%trunc_ln76_489 = trunc i64 %x_489" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 3568 'trunc' 'trunc_ln76_489' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3569 [1/1] (0.00ns)   --->   "%lshr_ln76_387 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_489, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 3569 'partselect' 'lshr_ln76_387' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3570 [1/1] (0.00ns)   --->   "%or_ln76_488 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_489, i39 %lshr_ln76_387" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 3570 'bitconcatenate' 'or_ln76_488' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3571 [1/1] (0.00ns)   --->   "%trunc_ln76_490 = trunc i64 %x_490" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 3571 'trunc' 'trunc_ln76_490' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3572 [1/1] (0.00ns)   --->   "%lshr_ln76_388 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_490, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 3572 'partselect' 'lshr_ln76_388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3573 [1/1] (0.00ns)   --->   "%or_ln76_489 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_490, i61 %lshr_ln76_388" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 3573 'bitconcatenate' 'or_ln76_489' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3574 [1/1] (0.00ns)   --->   "%trunc_ln76_491 = trunc i64 %x_491" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 3574 'trunc' 'trunc_ln76_491' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3575 [1/1] (0.00ns)   --->   "%lshr_ln76_389 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_491, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 3575 'partselect' 'lshr_ln76_389' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3576 [1/1] (0.00ns)   --->   "%or_ln76_490 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_491, i20 %lshr_ln76_389" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 3576 'bitconcatenate' 'or_ln76_490' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3577 [1/1] (0.00ns)   --->   "%trunc_ln76_492 = trunc i64 %x_492" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 3577 'trunc' 'trunc_ln76_492' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3578 [1/1] (0.00ns)   --->   "%lshr_ln76_390 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_492, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 3578 'partselect' 'lshr_ln76_390' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3579 [1/1] (0.00ns)   --->   "%or_ln76_491 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_492, i44 %lshr_ln76_390" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 3579 'bitconcatenate' 'or_ln76_491' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_769)   --->   "%xor_ln198_768 = xor i64 %or_ln76_485, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3580 'xor' 'xor_ln198_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_769)   --->   "%and_ln198_384 = and i64 %or_ln76_473, i64 %xor_ln198_768" [./sha3.hpp:198]   --->   Operation 3581 'and' 'and_ln198_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3582 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_769 = xor i64 %and_ln198_384, i64 %or_ln76_491" [./sha3.hpp:198]   --->   Operation 3582 'xor' 'xor_ln198_769' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_771)   --->   "%xor_ln198_770 = xor i64 %or_ln76_473, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3583 'xor' 'xor_ln198_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_771)   --->   "%and_ln198_385 = and i64 %or_ln76_479, i64 %xor_ln198_770" [./sha3.hpp:198]   --->   Operation 3584 'and' 'and_ln198_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3585 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_771 = xor i64 %and_ln198_385, i64 %or_ln76_485" [./sha3.hpp:198]   --->   Operation 3585 'xor' 'xor_ln198_771' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_773)   --->   "%xor_ln198_772 = xor i64 %or_ln76_479, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3586 'xor' 'xor_ln198_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_773)   --->   "%and_ln198_386 = and i64 %xor_ln123_400, i64 %xor_ln198_772" [./sha3.hpp:198]   --->   Operation 3587 'and' 'and_ln198_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3588 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_773 = xor i64 %and_ln198_386, i64 %or_ln76_473" [./sha3.hpp:198]   --->   Operation 3588 'xor' 'xor_ln198_773' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_775)   --->   "%xor_ln198_774 = xor i64 %xor_ln123_400, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3589 'xor' 'xor_ln198_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_775)   --->   "%and_ln198_387 = and i64 %or_ln76_491, i64 %xor_ln198_774" [./sha3.hpp:198]   --->   Operation 3590 'and' 'and_ln198_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3591 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_775 = xor i64 %and_ln198_387, i64 %or_ln76_479" [./sha3.hpp:198]   --->   Operation 3591 'xor' 'xor_ln198_775' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_777)   --->   "%xor_ln198_776 = xor i64 %or_ln76_490, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3592 'xor' 'xor_ln198_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_777)   --->   "%and_ln198_388 = and i64 %or_ln76_469, i64 %xor_ln198_776" [./sha3.hpp:198]   --->   Operation 3593 'and' 'and_ln198_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3594 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_777 = xor i64 %and_ln198_388, i64 %or_ln76_474" [./sha3.hpp:198]   --->   Operation 3594 'xor' 'xor_ln198_777' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3595 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_779)   --->   "%xor_ln198_778 = xor i64 %or_ln76_469, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3595 'xor' 'xor_ln198_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_779)   --->   "%and_ln198_389 = and i64 %or_ln76_476, i64 %xor_ln198_778" [./sha3.hpp:198]   --->   Operation 3596 'and' 'and_ln198_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3597 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_779 = xor i64 %and_ln198_389, i64 %or_ln76_490" [./sha3.hpp:198]   --->   Operation 3597 'xor' 'xor_ln198_779' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_781)   --->   "%xor_ln198_780 = xor i64 %or_ln76_476, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3598 'xor' 'xor_ln198_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_781)   --->   "%and_ln198_390 = and i64 %or_ln76_489, i64 %xor_ln198_780" [./sha3.hpp:198]   --->   Operation 3599 'and' 'and_ln198_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3600 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_781 = xor i64 %and_ln198_390, i64 %or_ln76_469" [./sha3.hpp:198]   --->   Operation 3600 'xor' 'xor_ln198_781' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3601 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_783)   --->   "%xor_ln198_782 = xor i64 %or_ln76_489, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3601 'xor' 'xor_ln198_782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_783)   --->   "%and_ln198_391 = and i64 %or_ln76_474, i64 %xor_ln198_782" [./sha3.hpp:198]   --->   Operation 3602 'and' 'and_ln198_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3603 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_783 = xor i64 %and_ln198_391, i64 %or_ln76_476" [./sha3.hpp:198]   --->   Operation 3603 'xor' 'xor_ln198_783' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_785)   --->   "%xor_ln198_784 = xor i64 %or_ln76_474, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3604 'xor' 'xor_ln198_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_785)   --->   "%and_ln198_392 = and i64 %or_ln76_490, i64 %xor_ln198_784" [./sha3.hpp:198]   --->   Operation 3605 'and' 'and_ln198_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3606 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_785 = xor i64 %and_ln198_392, i64 %or_ln76_489" [./sha3.hpp:198]   --->   Operation 3606 'xor' 'xor_ln198_785' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_787)   --->   "%xor_ln198_786 = xor i64 %or_ln76_470, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3607 'xor' 'xor_ln198_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_787)   --->   "%and_ln198_393 = and i64 %or_ln76_484, i64 %xor_ln198_786" [./sha3.hpp:198]   --->   Operation 3608 'and' 'and_ln198_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3609 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_787 = xor i64 %and_ln198_393, i64 %or_ln76_468" [./sha3.hpp:198]   --->   Operation 3609 'xor' 'xor_ln198_787' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_789)   --->   "%xor_ln198_788 = xor i64 %or_ln76_484, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3610 'xor' 'xor_ln198_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_789)   --->   "%and_ln198_394 = and i64 %or_ln76_483, i64 %xor_ln198_788" [./sha3.hpp:198]   --->   Operation 3611 'and' 'and_ln198_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3612 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_789 = xor i64 %and_ln198_394, i64 %or_ln76_470" [./sha3.hpp:198]   --->   Operation 3612 'xor' 'xor_ln198_789' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_791)   --->   "%xor_ln198_790 = xor i64 %or_ln76_483, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3613 'xor' 'xor_ln198_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_791)   --->   "%and_ln198_395 = and i64 %or_ln76_487, i64 %xor_ln198_790" [./sha3.hpp:198]   --->   Operation 3614 'and' 'and_ln198_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3615 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_791 = xor i64 %and_ln198_395, i64 %or_ln76_484" [./sha3.hpp:198]   --->   Operation 3615 'xor' 'xor_ln198_791' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3616 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_793)   --->   "%xor_ln198_792 = xor i64 %or_ln76_487, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3616 'xor' 'xor_ln198_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_793)   --->   "%and_ln198_396 = and i64 %or_ln76_468, i64 %xor_ln198_792" [./sha3.hpp:198]   --->   Operation 3617 'and' 'and_ln198_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3618 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_793 = xor i64 %and_ln198_396, i64 %or_ln76_483" [./sha3.hpp:198]   --->   Operation 3618 'xor' 'xor_ln198_793' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_795)   --->   "%xor_ln198_794 = xor i64 %or_ln76_468, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3619 'xor' 'xor_ln198_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_795)   --->   "%and_ln198_397 = and i64 %or_ln76_470, i64 %xor_ln198_794" [./sha3.hpp:198]   --->   Operation 3620 'and' 'and_ln198_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3621 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_795 = xor i64 %and_ln198_397, i64 %or_ln76_487" [./sha3.hpp:198]   --->   Operation 3621 'xor' 'xor_ln198_795' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_797)   --->   "%xor_ln198_796 = xor i64 %or_ln76_475, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3622 'xor' 'xor_ln198_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_797)   --->   "%and_ln198_398 = and i64 %or_ln76_471, i64 %xor_ln198_796" [./sha3.hpp:198]   --->   Operation 3623 'and' 'and_ln198_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3624 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_797 = xor i64 %and_ln198_398, i64 %or_ln76_480" [./sha3.hpp:198]   --->   Operation 3624 'xor' 'xor_ln198_797' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_799)   --->   "%xor_ln198_798 = xor i64 %or_ln76_471, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3625 'xor' 'xor_ln198_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_799)   --->   "%and_ln198_399 = and i64 %or_ln76_472, i64 %xor_ln198_798" [./sha3.hpp:198]   --->   Operation 3626 'and' 'and_ln198_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3627 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_799 = xor i64 %and_ln198_399, i64 %or_ln76_475" [./sha3.hpp:198]   --->   Operation 3627 'xor' 'xor_ln198_799' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_801)   --->   "%xor_ln198_800 = xor i64 %or_ln76_472, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3628 'xor' 'xor_ln198_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_801)   --->   "%and_ln198_400 = and i64 %or_ln76_482, i64 %xor_ln198_800" [./sha3.hpp:198]   --->   Operation 3629 'and' 'and_ln198_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3630 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_801 = xor i64 %and_ln198_400, i64 %or_ln76_471" [./sha3.hpp:198]   --->   Operation 3630 'xor' 'xor_ln198_801' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_803)   --->   "%xor_ln198_802 = xor i64 %or_ln76_482, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3631 'xor' 'xor_ln198_802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_803)   --->   "%and_ln198_401 = and i64 %or_ln76_480, i64 %xor_ln198_802" [./sha3.hpp:198]   --->   Operation 3632 'and' 'and_ln198_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3633 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_803 = xor i64 %and_ln198_401, i64 %or_ln76_472" [./sha3.hpp:198]   --->   Operation 3633 'xor' 'xor_ln198_803' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_805)   --->   "%xor_ln198_804 = xor i64 %or_ln76_480, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3634 'xor' 'xor_ln198_804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3635 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_805)   --->   "%and_ln198_402 = and i64 %or_ln76_475, i64 %xor_ln198_804" [./sha3.hpp:198]   --->   Operation 3635 'and' 'and_ln198_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3636 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_805 = xor i64 %and_ln198_402, i64 %or_ln76_482" [./sha3.hpp:198]   --->   Operation 3636 'xor' 'xor_ln198_805' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_807)   --->   "%xor_ln198_806 = xor i64 %or_ln76_477, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3637 'xor' 'xor_ln198_806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_807)   --->   "%and_ln198_403 = and i64 %or_ln76_488, i64 %xor_ln198_806" [./sha3.hpp:198]   --->   Operation 3638 'and' 'and_ln198_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3639 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_807 = xor i64 %and_ln198_403, i64 %or_ln76_486" [./sha3.hpp:198]   --->   Operation 3639 'xor' 'xor_ln198_807' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_809)   --->   "%xor_ln198_808 = xor i64 %or_ln76_488, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3640 'xor' 'xor_ln198_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_809)   --->   "%and_ln198_404 = and i64 %or_ln76_481, i64 %xor_ln198_808" [./sha3.hpp:198]   --->   Operation 3641 'and' 'and_ln198_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3642 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_809 = xor i64 %and_ln198_404, i64 %or_ln76_477" [./sha3.hpp:198]   --->   Operation 3642 'xor' 'xor_ln198_809' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_811)   --->   "%xor_ln198_810 = xor i64 %or_ln76_481, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3643 'xor' 'xor_ln198_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_811)   --->   "%and_ln198_405 = and i64 %or_ln76_478, i64 %xor_ln198_810" [./sha3.hpp:198]   --->   Operation 3644 'and' 'and_ln198_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3645 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_811 = xor i64 %and_ln198_405, i64 %or_ln76_488" [./sha3.hpp:198]   --->   Operation 3645 'xor' 'xor_ln198_811' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_813)   --->   "%xor_ln198_812 = xor i64 %or_ln76_478, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3646 'xor' 'xor_ln198_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_813)   --->   "%and_ln198_406 = and i64 %or_ln76_486, i64 %xor_ln198_812" [./sha3.hpp:198]   --->   Operation 3647 'and' 'and_ln198_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3648 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_813 = xor i64 %and_ln198_406, i64 %or_ln76_481" [./sha3.hpp:198]   --->   Operation 3648 'xor' 'xor_ln198_813' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_815)   --->   "%xor_ln198_814 = xor i64 %or_ln76_486, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3649 'xor' 'xor_ln198_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3650 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_815)   --->   "%and_ln198_407 = and i64 %or_ln76_477, i64 %xor_ln198_814" [./sha3.hpp:198]   --->   Operation 3650 'and' 'and_ln198_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3651 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_815 = xor i64 %and_ln198_407, i64 %or_ln76_478" [./sha3.hpp:198]   --->   Operation 3651 'xor' 'xor_ln198_815' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_50)   --->   "%xor_ln203_48 = xor i64 %or_ln76_491, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 3652 'xor' 'xor_ln203_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_50)   --->   "%and_ln203_16 = and i64 %or_ln76_485, i64 %xor_ln203_48" [./sha3.hpp:203]   --->   Operation 3653 'and' 'and_ln203_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_50)   --->   "%xor_ln203_49 = xor i64 %and_ln203_16, i64 9223372036854808578" [./sha3.hpp:203]   --->   Operation 3654 'xor' 'xor_ln203_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3655 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_50 = xor i64 %xor_ln203_49, i64 %xor_ln123_400" [./sha3.hpp:203]   --->   Operation 3655 'xor' 'xor_ln203_50' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3656 [1/1] (0.00ns) (grouped into LUT with out node x_497)   --->   "%xor_ln113_340 = xor i64 %xor_ln198_797, i64 %xor_ln198_807" [./sha3.hpp:113]   --->   Operation 3656 'xor' 'xor_ln113_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3657 [1/1] (0.00ns) (grouped into LUT with out node x_497)   --->   "%xor_ln113_341 = xor i64 %xor_ln198_777, i64 %xor_ln203_50" [./sha3.hpp:113]   --->   Operation 3657 'xor' 'xor_ln113_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3658 [1/1] (0.00ns) (grouped into LUT with out node x_497)   --->   "%xor_ln113_342 = xor i64 %xor_ln113_341, i64 %xor_ln198_787" [./sha3.hpp:113]   --->   Operation 3658 'xor' 'xor_ln113_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3659 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_497 = xor i64 %xor_ln113_342, i64 %xor_ln113_340" [./sha3.hpp:113]   --->   Operation 3659 'xor' 'x_497' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3660 [1/1] (0.00ns) (grouped into LUT with out node x_493)   --->   "%xor_ln113_344 = xor i64 %xor_ln198_799, i64 %xor_ln198_809" [./sha3.hpp:113]   --->   Operation 3660 'xor' 'xor_ln113_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node x_493)   --->   "%xor_ln113_345 = xor i64 %xor_ln198_779, i64 %xor_ln198_769" [./sha3.hpp:113]   --->   Operation 3661 'xor' 'xor_ln113_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3662 [1/1] (0.00ns) (grouped into LUT with out node x_493)   --->   "%xor_ln113_346 = xor i64 %xor_ln113_345, i64 %xor_ln198_789" [./sha3.hpp:113]   --->   Operation 3662 'xor' 'xor_ln113_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3663 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_493 = xor i64 %xor_ln113_346, i64 %xor_ln113_344" [./sha3.hpp:113]   --->   Operation 3663 'xor' 'x_493' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3664 [1/1] (0.00ns) (grouped into LUT with out node x_494)   --->   "%xor_ln113_348 = xor i64 %xor_ln198_801, i64 %xor_ln198_811" [./sha3.hpp:113]   --->   Operation 3664 'xor' 'xor_ln113_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3665 [1/1] (0.00ns) (grouped into LUT with out node x_494)   --->   "%xor_ln113_349 = xor i64 %xor_ln198_781, i64 %xor_ln198_771" [./sha3.hpp:113]   --->   Operation 3665 'xor' 'xor_ln113_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node x_494)   --->   "%xor_ln113_350 = xor i64 %xor_ln113_349, i64 %xor_ln198_791" [./sha3.hpp:113]   --->   Operation 3666 'xor' 'xor_ln113_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3667 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_494 = xor i64 %xor_ln113_350, i64 %xor_ln113_348" [./sha3.hpp:113]   --->   Operation 3667 'xor' 'x_494' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node x_495)   --->   "%xor_ln113_352 = xor i64 %xor_ln198_803, i64 %xor_ln198_813" [./sha3.hpp:113]   --->   Operation 3668 'xor' 'xor_ln113_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3669 [1/1] (0.00ns) (grouped into LUT with out node x_495)   --->   "%xor_ln113_353 = xor i64 %xor_ln198_783, i64 %xor_ln198_773" [./sha3.hpp:113]   --->   Operation 3669 'xor' 'xor_ln113_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3670 [1/1] (0.00ns) (grouped into LUT with out node x_495)   --->   "%xor_ln113_354 = xor i64 %xor_ln113_353, i64 %xor_ln198_793" [./sha3.hpp:113]   --->   Operation 3670 'xor' 'xor_ln113_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3671 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_495 = xor i64 %xor_ln113_354, i64 %xor_ln113_352" [./sha3.hpp:113]   --->   Operation 3671 'xor' 'x_495' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3672 [1/1] (0.00ns) (grouped into LUT with out node x_496)   --->   "%xor_ln113_356 = xor i64 %xor_ln198_805, i64 %xor_ln198_815" [./sha3.hpp:113]   --->   Operation 3672 'xor' 'xor_ln113_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node x_496)   --->   "%xor_ln113_357 = xor i64 %xor_ln198_785, i64 %xor_ln198_775" [./sha3.hpp:113]   --->   Operation 3673 'xor' 'xor_ln113_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node x_496)   --->   "%xor_ln113_358 = xor i64 %xor_ln113_357, i64 %xor_ln198_795" [./sha3.hpp:113]   --->   Operation 3674 'xor' 'xor_ln113_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3675 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_496 = xor i64 %xor_ln113_358, i64 %xor_ln113_356" [./sha3.hpp:113]   --->   Operation 3675 'xor' 'x_496' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3676 [1/1] (0.00ns)   --->   "%trunc_ln76_493 = trunc i64 %x_493" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3676 'trunc' 'trunc_ln76_493' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3677 [1/1] (0.00ns)   --->   "%tmp_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_493, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3677 'bitselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3678 [1/1] (0.00ns)   --->   "%or_ln76_492 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_493, i1 %tmp_764" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3678 'bitconcatenate' 'or_ln76_492' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3679 [1/1] (0.28ns)   --->   "%tmp_766 = xor i64 %or_ln76_492, i64 %x_496" [./sha3.hpp:119]   --->   Operation 3679 'xor' 'tmp_766' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3680 [1/1] (0.28ns)   --->   "%xor_ln123_425 = xor i64 %tmp_766, i64 %xor_ln203_50" [./sha3.hpp:123]   --->   Operation 3680 'xor' 'xor_ln123_425' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3681 [1/1] (0.28ns)   --->   "%x_505 = xor i64 %tmp_766, i64 %xor_ln198_777" [./sha3.hpp:123]   --->   Operation 3681 'xor' 'x_505' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3682 [1/1] (0.28ns)   --->   "%x_499 = xor i64 %tmp_766, i64 %xor_ln198_787" [./sha3.hpp:123]   --->   Operation 3682 'xor' 'x_499' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3683 [1/1] (0.28ns)   --->   "%x_511 = xor i64 %tmp_766, i64 %xor_ln198_797" [./sha3.hpp:123]   --->   Operation 3683 'xor' 'x_511' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3684 [1/1] (0.28ns)   --->   "%x_517 = xor i64 %tmp_766, i64 %xor_ln198_807" [./sha3.hpp:123]   --->   Operation 3684 'xor' 'x_517' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3685 [1/1] (0.00ns)   --->   "%trunc_ln76_494 = trunc i64 %x_494" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3685 'trunc' 'trunc_ln76_494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3686 [1/1] (0.00ns)   --->   "%tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_494, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3686 'bitselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3687 [1/1] (0.00ns)   --->   "%or_ln76_493 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_494, i1 %tmp_767" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3687 'bitconcatenate' 'or_ln76_493' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3688 [1/1] (0.28ns)   --->   "%tmp_768 = xor i64 %or_ln76_493, i64 %x_497" [./sha3.hpp:119]   --->   Operation 3688 'xor' 'tmp_768' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3689 [1/1] (0.28ns)   --->   "%x_498 = xor i64 %tmp_768, i64 %xor_ln198_769" [./sha3.hpp:123]   --->   Operation 3689 'xor' 'x_498' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3690 [1/1] (0.28ns)   --->   "%x_521 = xor i64 %tmp_768, i64 %xor_ln198_779" [./sha3.hpp:123]   --->   Operation 3690 'xor' 'x_521' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3691 [1/1] (0.28ns)   --->   "%x_501 = xor i64 %tmp_768, i64 %xor_ln198_789" [./sha3.hpp:123]   --->   Operation 3691 'xor' 'x_501' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3692 [1/1] (0.28ns)   --->   "%x_506 = xor i64 %tmp_768, i64 %xor_ln198_799" [./sha3.hpp:123]   --->   Operation 3692 'xor' 'x_506' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3693 [1/1] (0.28ns)   --->   "%x_508 = xor i64 %tmp_768, i64 %xor_ln198_809" [./sha3.hpp:123]   --->   Operation 3693 'xor' 'x_508' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3694 [1/1] (0.00ns)   --->   "%trunc_ln76_495 = trunc i64 %x_495" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3694 'trunc' 'trunc_ln76_495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3695 [1/1] (0.00ns)   --->   "%tmp_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_495, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3695 'bitselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3696 [1/1] (0.00ns)   --->   "%or_ln76_494 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_495, i1 %tmp_769" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3696 'bitconcatenate' 'or_ln76_494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3697 [1/1] (0.28ns)   --->   "%tmp_770 = xor i64 %or_ln76_494, i64 %x_493" [./sha3.hpp:119]   --->   Operation 3697 'xor' 'tmp_770' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3698 [1/1] (0.28ns)   --->   "%x_516 = xor i64 %tmp_770, i64 %xor_ln198_771" [./sha3.hpp:123]   --->   Operation 3698 'xor' 'x_516' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3699 [1/1] (0.28ns)   --->   "%x_500 = xor i64 %tmp_770, i64 %xor_ln198_781" [./sha3.hpp:123]   --->   Operation 3699 'xor' 'x_500' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3700 [1/1] (0.28ns)   --->   "%x_515 = xor i64 %tmp_770, i64 %xor_ln198_791" [./sha3.hpp:123]   --->   Operation 3700 'xor' 'x_515' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3701 [1/1] (0.28ns)   --->   "%x_502 = xor i64 %tmp_770, i64 %xor_ln198_801" [./sha3.hpp:123]   --->   Operation 3701 'xor' 'x_502' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3702 [1/1] (0.28ns)   --->   "%x_519 = xor i64 %tmp_770, i64 %xor_ln198_811" [./sha3.hpp:123]   --->   Operation 3702 'xor' 'x_519' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3703 [1/1] (0.00ns)   --->   "%trunc_ln76_496 = trunc i64 %x_496" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3703 'trunc' 'trunc_ln76_496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3704 [1/1] (0.00ns)   --->   "%tmp_771 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_496, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3704 'bitselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3705 [1/1] (0.00ns)   --->   "%or_ln76_495 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_496, i1 %tmp_771" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3705 'bitconcatenate' 'or_ln76_495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3706 [1/1] (0.28ns)   --->   "%tmp_772 = xor i64 %or_ln76_495, i64 %x_494" [./sha3.hpp:119]   --->   Operation 3706 'xor' 'tmp_772' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3707 [1/1] (0.28ns)   --->   "%x_504 = xor i64 %tmp_772, i64 %xor_ln198_773" [./sha3.hpp:123]   --->   Operation 3707 'xor' 'x_504' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3708 [1/1] (0.28ns)   --->   "%x_507 = xor i64 %tmp_772, i64 %xor_ln198_783" [./sha3.hpp:123]   --->   Operation 3708 'xor' 'x_507' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3709 [1/1] (0.28ns)   --->   "%x_514 = xor i64 %tmp_772, i64 %xor_ln198_793" [./sha3.hpp:123]   --->   Operation 3709 'xor' 'x_514' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3710 [1/1] (0.28ns)   --->   "%x_503 = xor i64 %tmp_772, i64 %xor_ln198_803" [./sha3.hpp:123]   --->   Operation 3710 'xor' 'x_503' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3711 [1/1] (0.28ns)   --->   "%x_512 = xor i64 %tmp_772, i64 %xor_ln198_813" [./sha3.hpp:123]   --->   Operation 3711 'xor' 'x_512' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3712 [1/1] (0.00ns)   --->   "%trunc_ln76_497 = trunc i64 %x_497" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3712 'trunc' 'trunc_ln76_497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3713 [1/1] (0.00ns)   --->   "%tmp_773 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_497, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3713 'bitselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3714 [1/1] (0.00ns)   --->   "%or_ln76_496 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_497, i1 %tmp_773" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3714 'bitconcatenate' 'or_ln76_496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3715 [1/1] (0.28ns)   --->   "%tmp_774 = xor i64 %or_ln76_496, i64 %x_495" [./sha3.hpp:119]   --->   Operation 3715 'xor' 'tmp_774' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3716 [1/1] (0.28ns)   --->   "%x_510 = xor i64 %tmp_774, i64 %xor_ln198_775" [./sha3.hpp:123]   --->   Operation 3716 'xor' 'x_510' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3717 [1/1] (0.28ns)   --->   "%x_520 = xor i64 %tmp_774, i64 %xor_ln198_785" [./sha3.hpp:123]   --->   Operation 3717 'xor' 'x_520' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3718 [1/1] (0.28ns)   --->   "%x_518 = xor i64 %tmp_774, i64 %xor_ln198_795" [./sha3.hpp:123]   --->   Operation 3718 'xor' 'x_518' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3719 [1/1] (0.28ns)   --->   "%x_513 = xor i64 %tmp_774, i64 %xor_ln198_805" [./sha3.hpp:123]   --->   Operation 3719 'xor' 'x_513' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3720 [1/1] (0.28ns)   --->   "%x_509 = xor i64 %tmp_774, i64 %xor_ln198_815" [./sha3.hpp:123]   --->   Operation 3720 'xor' 'x_509' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3721 [1/1] (0.00ns)   --->   "%trunc_ln76_498 = trunc i64 %x_498" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 3721 'trunc' 'trunc_ln76_498' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3722 [1/1] (0.00ns)   --->   "%tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_498, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 3722 'bitselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3723 [1/1] (0.00ns)   --->   "%or_ln76_497 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_498, i1 %tmp_775" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 3723 'bitconcatenate' 'or_ln76_497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3724 [1/1] (0.00ns)   --->   "%trunc_ln76_499 = trunc i64 %x_499" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 3724 'trunc' 'trunc_ln76_499' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3725 [1/1] (0.00ns)   --->   "%lshr_ln76_391 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_499, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 3725 'partselect' 'lshr_ln76_391' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3726 [1/1] (0.00ns)   --->   "%or_ln76_498 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_499, i3 %lshr_ln76_391" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 3726 'bitconcatenate' 'or_ln76_498' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3727 [1/1] (0.00ns)   --->   "%trunc_ln76_500 = trunc i64 %x_500" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 3727 'trunc' 'trunc_ln76_500' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3728 [1/1] (0.00ns)   --->   "%lshr_ln76_392 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_500, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 3728 'partselect' 'lshr_ln76_392' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3729 [1/1] (0.00ns)   --->   "%or_ln76_499 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_500, i6 %lshr_ln76_392" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 3729 'bitconcatenate' 'or_ln76_499' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3730 [1/1] (0.00ns)   --->   "%trunc_ln76_501 = trunc i64 %x_501" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 3730 'trunc' 'trunc_ln76_501' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3731 [1/1] (0.00ns)   --->   "%lshr_ln76_393 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_501, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 3731 'partselect' 'lshr_ln76_393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3732 [1/1] (0.00ns)   --->   "%or_ln76_500 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_501, i10 %lshr_ln76_393" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 3732 'bitconcatenate' 'or_ln76_500' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3733 [1/1] (0.00ns)   --->   "%trunc_ln76_502 = trunc i64 %x_502" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 3733 'trunc' 'trunc_ln76_502' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3734 [1/1] (0.00ns)   --->   "%lshr_ln76_394 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_502, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 3734 'partselect' 'lshr_ln76_394' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3735 [1/1] (0.00ns)   --->   "%or_ln76_501 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_502, i15 %lshr_ln76_394" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 3735 'bitconcatenate' 'or_ln76_501' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3736 [1/1] (0.00ns)   --->   "%trunc_ln76_503 = trunc i64 %x_503" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 3736 'trunc' 'trunc_ln76_503' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3737 [1/1] (0.00ns)   --->   "%lshr_ln76_395 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_503, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 3737 'partselect' 'lshr_ln76_395' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3738 [1/1] (0.00ns)   --->   "%or_ln76_502 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_503, i21 %lshr_ln76_395" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 3738 'bitconcatenate' 'or_ln76_502' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3739 [1/1] (0.00ns)   --->   "%trunc_ln76_504 = trunc i64 %x_504" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 3739 'trunc' 'trunc_ln76_504' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3740 [1/1] (0.00ns)   --->   "%lshr_ln76_396 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_504, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 3740 'partselect' 'lshr_ln76_396' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3741 [1/1] (0.00ns)   --->   "%or_ln76_503 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_504, i28 %lshr_ln76_396" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 3741 'bitconcatenate' 'or_ln76_503' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3742 [1/1] (0.00ns)   --->   "%trunc_ln76_505 = trunc i64 %x_505" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 3742 'trunc' 'trunc_ln76_505' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3743 [1/1] (0.00ns)   --->   "%lshr_ln76_397 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_505, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 3743 'partselect' 'lshr_ln76_397' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3744 [1/1] (0.00ns)   --->   "%or_ln76_504 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_505, i36 %lshr_ln76_397" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 3744 'bitconcatenate' 'or_ln76_504' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3745 [1/1] (0.00ns)   --->   "%trunc_ln76_506 = trunc i64 %x_506" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 3745 'trunc' 'trunc_ln76_506' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3746 [1/1] (0.00ns)   --->   "%lshr_ln76_398 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_506, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 3746 'partselect' 'lshr_ln76_398' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3747 [1/1] (0.00ns)   --->   "%or_ln76_505 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_506, i45 %lshr_ln76_398" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 3747 'bitconcatenate' 'or_ln76_505' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3748 [1/1] (0.00ns)   --->   "%trunc_ln76_507 = trunc i64 %x_507" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 3748 'trunc' 'trunc_ln76_507' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3749 [1/1] (0.00ns)   --->   "%lshr_ln76_399 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_507, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 3749 'partselect' 'lshr_ln76_399' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3750 [1/1] (0.00ns)   --->   "%or_ln76_506 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_507, i55 %lshr_ln76_399" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 3750 'bitconcatenate' 'or_ln76_506' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3751 [1/1] (0.00ns)   --->   "%trunc_ln76_508 = trunc i64 %x_508" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 3751 'trunc' 'trunc_ln76_508' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3752 [1/1] (0.00ns)   --->   "%lshr_ln76_400 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_508, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 3752 'partselect' 'lshr_ln76_400' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3753 [1/1] (0.00ns)   --->   "%or_ln76_507 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_508, i2 %lshr_ln76_400" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 3753 'bitconcatenate' 'or_ln76_507' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3754 [1/1] (0.00ns)   --->   "%trunc_ln76_509 = trunc i64 %x_509" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 3754 'trunc' 'trunc_ln76_509' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3755 [1/1] (0.00ns)   --->   "%lshr_ln76_401 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_509, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 3755 'partselect' 'lshr_ln76_401' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3756 [1/1] (0.00ns)   --->   "%or_ln76_508 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_509, i14 %lshr_ln76_401" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 3756 'bitconcatenate' 'or_ln76_508' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3757 [1/1] (0.00ns)   --->   "%trunc_ln76_510 = trunc i64 %x_510" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 3757 'trunc' 'trunc_ln76_510' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3758 [1/1] (0.00ns)   --->   "%lshr_ln76_402 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_510, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 3758 'partselect' 'lshr_ln76_402' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3759 [1/1] (0.00ns)   --->   "%or_ln76_509 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_510, i27 %lshr_ln76_402" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 3759 'bitconcatenate' 'or_ln76_509' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3760 [1/1] (0.00ns)   --->   "%trunc_ln76_511 = trunc i64 %x_511" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 3760 'trunc' 'trunc_ln76_511' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3761 [1/1] (0.00ns)   --->   "%lshr_ln76_403 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_511, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 3761 'partselect' 'lshr_ln76_403' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3762 [1/1] (0.00ns)   --->   "%or_ln76_510 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_511, i41 %lshr_ln76_403" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 3762 'bitconcatenate' 'or_ln76_510' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3763 [1/1] (0.00ns)   --->   "%trunc_ln76_512 = trunc i64 %x_512" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 3763 'trunc' 'trunc_ln76_512' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3764 [1/1] (0.00ns)   --->   "%lshr_ln76_404 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_512, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 3764 'partselect' 'lshr_ln76_404' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3765 [1/1] (0.00ns)   --->   "%or_ln76_511 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_512, i56 %lshr_ln76_404" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 3765 'bitconcatenate' 'or_ln76_511' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3766 [1/1] (0.00ns)   --->   "%trunc_ln76_513 = trunc i64 %x_513" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 3766 'trunc' 'trunc_ln76_513' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3767 [1/1] (0.00ns)   --->   "%lshr_ln76_405 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_513, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 3767 'partselect' 'lshr_ln76_405' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3768 [1/1] (0.00ns)   --->   "%or_ln76_512 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_513, i8 %lshr_ln76_405" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 3768 'bitconcatenate' 'or_ln76_512' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3769 [1/1] (0.00ns)   --->   "%trunc_ln76_514 = trunc i64 %x_514" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 3769 'trunc' 'trunc_ln76_514' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3770 [1/1] (0.00ns)   --->   "%lshr_ln76_406 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_514, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 3770 'partselect' 'lshr_ln76_406' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3771 [1/1] (0.00ns)   --->   "%or_ln76_513 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_514, i25 %lshr_ln76_406" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 3771 'bitconcatenate' 'or_ln76_513' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3772 [1/1] (0.00ns)   --->   "%trunc_ln76_515 = trunc i64 %x_515" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 3772 'trunc' 'trunc_ln76_515' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3773 [1/1] (0.00ns)   --->   "%lshr_ln76_407 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_515, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 3773 'partselect' 'lshr_ln76_407' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3774 [1/1] (0.00ns)   --->   "%or_ln76_514 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_515, i43 %lshr_ln76_407" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 3774 'bitconcatenate' 'or_ln76_514' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3775 [1/1] (0.00ns)   --->   "%trunc_ln76_516 = trunc i64 %x_516" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 3775 'trunc' 'trunc_ln76_516' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3776 [1/1] (0.00ns)   --->   "%lshr_ln76_408 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_516, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 3776 'partselect' 'lshr_ln76_408' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3777 [1/1] (0.00ns)   --->   "%or_ln76_515 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_516, i62 %lshr_ln76_408" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 3777 'bitconcatenate' 'or_ln76_515' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3778 [1/1] (0.00ns)   --->   "%trunc_ln76_517 = trunc i64 %x_517" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 3778 'trunc' 'trunc_ln76_517' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3779 [1/1] (0.00ns)   --->   "%lshr_ln76_409 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_517, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 3779 'partselect' 'lshr_ln76_409' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3780 [1/1] (0.00ns)   --->   "%or_ln76_516 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_517, i18 %lshr_ln76_409" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 3780 'bitconcatenate' 'or_ln76_516' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3781 [1/1] (0.00ns)   --->   "%trunc_ln76_518 = trunc i64 %x_518" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 3781 'trunc' 'trunc_ln76_518' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3782 [1/1] (0.00ns)   --->   "%lshr_ln76_410 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_518, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 3782 'partselect' 'lshr_ln76_410' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3783 [1/1] (0.00ns)   --->   "%or_ln76_517 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_518, i39 %lshr_ln76_410" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 3783 'bitconcatenate' 'or_ln76_517' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3784 [1/1] (0.00ns)   --->   "%trunc_ln76_519 = trunc i64 %x_519" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 3784 'trunc' 'trunc_ln76_519' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3785 [1/1] (0.00ns)   --->   "%lshr_ln76_411 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_519, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 3785 'partselect' 'lshr_ln76_411' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3786 [1/1] (0.00ns)   --->   "%or_ln76_518 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_519, i61 %lshr_ln76_411" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 3786 'bitconcatenate' 'or_ln76_518' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3787 [1/1] (0.00ns)   --->   "%trunc_ln76_520 = trunc i64 %x_520" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 3787 'trunc' 'trunc_ln76_520' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3788 [1/1] (0.00ns)   --->   "%lshr_ln76_412 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_520, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 3788 'partselect' 'lshr_ln76_412' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3789 [1/1] (0.00ns)   --->   "%or_ln76_519 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_520, i20 %lshr_ln76_412" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 3789 'bitconcatenate' 'or_ln76_519' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3790 [1/1] (0.00ns)   --->   "%trunc_ln76_521 = trunc i64 %x_521" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 3790 'trunc' 'trunc_ln76_521' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3791 [1/1] (0.00ns)   --->   "%lshr_ln76_413 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_521, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 3791 'partselect' 'lshr_ln76_413' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3792 [1/1] (0.00ns)   --->   "%or_ln76_520 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_521, i44 %lshr_ln76_413" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 3792 'bitconcatenate' 'or_ln76_520' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3793 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_817)   --->   "%xor_ln198_816 = xor i64 %or_ln76_514, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3793 'xor' 'xor_ln198_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_817)   --->   "%and_ln198_408 = and i64 %or_ln76_502, i64 %xor_ln198_816" [./sha3.hpp:198]   --->   Operation 3794 'and' 'and_ln198_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3795 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_817 = xor i64 %and_ln198_408, i64 %or_ln76_520" [./sha3.hpp:198]   --->   Operation 3795 'xor' 'xor_ln198_817' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3796 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_819)   --->   "%xor_ln198_818 = xor i64 %or_ln76_502, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3796 'xor' 'xor_ln198_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3797 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_819)   --->   "%and_ln198_409 = and i64 %or_ln76_508, i64 %xor_ln198_818" [./sha3.hpp:198]   --->   Operation 3797 'and' 'and_ln198_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3798 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_819 = xor i64 %and_ln198_409, i64 %or_ln76_514" [./sha3.hpp:198]   --->   Operation 3798 'xor' 'xor_ln198_819' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3799 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_821)   --->   "%xor_ln198_820 = xor i64 %or_ln76_508, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3799 'xor' 'xor_ln198_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3800 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_821)   --->   "%and_ln198_410 = and i64 %xor_ln123_425, i64 %xor_ln198_820" [./sha3.hpp:198]   --->   Operation 3800 'and' 'and_ln198_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3801 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_821 = xor i64 %and_ln198_410, i64 %or_ln76_502" [./sha3.hpp:198]   --->   Operation 3801 'xor' 'xor_ln198_821' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3802 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_823)   --->   "%xor_ln198_822 = xor i64 %xor_ln123_425, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3802 'xor' 'xor_ln198_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_823)   --->   "%and_ln198_411 = and i64 %or_ln76_520, i64 %xor_ln198_822" [./sha3.hpp:198]   --->   Operation 3803 'and' 'and_ln198_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3804 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_823 = xor i64 %and_ln198_411, i64 %or_ln76_508" [./sha3.hpp:198]   --->   Operation 3804 'xor' 'xor_ln198_823' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3805 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_825)   --->   "%xor_ln198_824 = xor i64 %or_ln76_519, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3805 'xor' 'xor_ln198_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_825)   --->   "%and_ln198_412 = and i64 %or_ln76_498, i64 %xor_ln198_824" [./sha3.hpp:198]   --->   Operation 3806 'and' 'and_ln198_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3807 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_825 = xor i64 %and_ln198_412, i64 %or_ln76_503" [./sha3.hpp:198]   --->   Operation 3807 'xor' 'xor_ln198_825' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_827)   --->   "%xor_ln198_826 = xor i64 %or_ln76_498, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3808 'xor' 'xor_ln198_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3809 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_827)   --->   "%and_ln198_413 = and i64 %or_ln76_505, i64 %xor_ln198_826" [./sha3.hpp:198]   --->   Operation 3809 'and' 'and_ln198_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3810 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_827 = xor i64 %and_ln198_413, i64 %or_ln76_519" [./sha3.hpp:198]   --->   Operation 3810 'xor' 'xor_ln198_827' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_829)   --->   "%xor_ln198_828 = xor i64 %or_ln76_505, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3811 'xor' 'xor_ln198_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_829)   --->   "%and_ln198_414 = and i64 %or_ln76_518, i64 %xor_ln198_828" [./sha3.hpp:198]   --->   Operation 3812 'and' 'and_ln198_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3813 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_829 = xor i64 %and_ln198_414, i64 %or_ln76_498" [./sha3.hpp:198]   --->   Operation 3813 'xor' 'xor_ln198_829' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_831)   --->   "%xor_ln198_830 = xor i64 %or_ln76_518, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3814 'xor' 'xor_ln198_830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_831)   --->   "%and_ln198_415 = and i64 %or_ln76_503, i64 %xor_ln198_830" [./sha3.hpp:198]   --->   Operation 3815 'and' 'and_ln198_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3816 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_831 = xor i64 %and_ln198_415, i64 %or_ln76_505" [./sha3.hpp:198]   --->   Operation 3816 'xor' 'xor_ln198_831' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3817 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_833)   --->   "%xor_ln198_832 = xor i64 %or_ln76_503, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3817 'xor' 'xor_ln198_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3818 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_833)   --->   "%and_ln198_416 = and i64 %or_ln76_519, i64 %xor_ln198_832" [./sha3.hpp:198]   --->   Operation 3818 'and' 'and_ln198_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3819 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_833 = xor i64 %and_ln198_416, i64 %or_ln76_518" [./sha3.hpp:198]   --->   Operation 3819 'xor' 'xor_ln198_833' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3820 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_835)   --->   "%xor_ln198_834 = xor i64 %or_ln76_499, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3820 'xor' 'xor_ln198_834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_835)   --->   "%and_ln198_417 = and i64 %or_ln76_513, i64 %xor_ln198_834" [./sha3.hpp:198]   --->   Operation 3821 'and' 'and_ln198_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3822 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_835 = xor i64 %and_ln198_417, i64 %or_ln76_497" [./sha3.hpp:198]   --->   Operation 3822 'xor' 'xor_ln198_835' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3823 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_837)   --->   "%xor_ln198_836 = xor i64 %or_ln76_513, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3823 'xor' 'xor_ln198_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3824 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_837)   --->   "%and_ln198_418 = and i64 %or_ln76_512, i64 %xor_ln198_836" [./sha3.hpp:198]   --->   Operation 3824 'and' 'and_ln198_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3825 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_837 = xor i64 %and_ln198_418, i64 %or_ln76_499" [./sha3.hpp:198]   --->   Operation 3825 'xor' 'xor_ln198_837' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3826 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_839)   --->   "%xor_ln198_838 = xor i64 %or_ln76_512, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3826 'xor' 'xor_ln198_838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3827 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_839)   --->   "%and_ln198_419 = and i64 %or_ln76_516, i64 %xor_ln198_838" [./sha3.hpp:198]   --->   Operation 3827 'and' 'and_ln198_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3828 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_839 = xor i64 %and_ln198_419, i64 %or_ln76_513" [./sha3.hpp:198]   --->   Operation 3828 'xor' 'xor_ln198_839' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3829 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_841)   --->   "%xor_ln198_840 = xor i64 %or_ln76_516, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3829 'xor' 'xor_ln198_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_841)   --->   "%and_ln198_420 = and i64 %or_ln76_497, i64 %xor_ln198_840" [./sha3.hpp:198]   --->   Operation 3830 'and' 'and_ln198_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3831 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_841 = xor i64 %and_ln198_420, i64 %or_ln76_512" [./sha3.hpp:198]   --->   Operation 3831 'xor' 'xor_ln198_841' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_843)   --->   "%xor_ln198_842 = xor i64 %or_ln76_497, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3832 'xor' 'xor_ln198_842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3833 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_843)   --->   "%and_ln198_421 = and i64 %or_ln76_499, i64 %xor_ln198_842" [./sha3.hpp:198]   --->   Operation 3833 'and' 'and_ln198_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3834 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_843 = xor i64 %and_ln198_421, i64 %or_ln76_516" [./sha3.hpp:198]   --->   Operation 3834 'xor' 'xor_ln198_843' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_845)   --->   "%xor_ln198_844 = xor i64 %or_ln76_504, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3835 'xor' 'xor_ln198_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3836 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_845)   --->   "%and_ln198_422 = and i64 %or_ln76_500, i64 %xor_ln198_844" [./sha3.hpp:198]   --->   Operation 3836 'and' 'and_ln198_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3837 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_845 = xor i64 %and_ln198_422, i64 %or_ln76_509" [./sha3.hpp:198]   --->   Operation 3837 'xor' 'xor_ln198_845' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3838 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_847)   --->   "%xor_ln198_846 = xor i64 %or_ln76_500, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3838 'xor' 'xor_ln198_846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3839 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_847)   --->   "%and_ln198_423 = and i64 %or_ln76_501, i64 %xor_ln198_846" [./sha3.hpp:198]   --->   Operation 3839 'and' 'and_ln198_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3840 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_847 = xor i64 %and_ln198_423, i64 %or_ln76_504" [./sha3.hpp:198]   --->   Operation 3840 'xor' 'xor_ln198_847' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3841 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_849)   --->   "%xor_ln198_848 = xor i64 %or_ln76_501, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3841 'xor' 'xor_ln198_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_849)   --->   "%and_ln198_424 = and i64 %or_ln76_511, i64 %xor_ln198_848" [./sha3.hpp:198]   --->   Operation 3842 'and' 'and_ln198_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3843 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_849 = xor i64 %and_ln198_424, i64 %or_ln76_500" [./sha3.hpp:198]   --->   Operation 3843 'xor' 'xor_ln198_849' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_851)   --->   "%xor_ln198_850 = xor i64 %or_ln76_511, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3844 'xor' 'xor_ln198_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_851)   --->   "%and_ln198_425 = and i64 %or_ln76_509, i64 %xor_ln198_850" [./sha3.hpp:198]   --->   Operation 3845 'and' 'and_ln198_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3846 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_851 = xor i64 %and_ln198_425, i64 %or_ln76_501" [./sha3.hpp:198]   --->   Operation 3846 'xor' 'xor_ln198_851' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_853)   --->   "%xor_ln198_852 = xor i64 %or_ln76_509, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3847 'xor' 'xor_ln198_852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3848 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_853)   --->   "%and_ln198_426 = and i64 %or_ln76_504, i64 %xor_ln198_852" [./sha3.hpp:198]   --->   Operation 3848 'and' 'and_ln198_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3849 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_853 = xor i64 %and_ln198_426, i64 %or_ln76_511" [./sha3.hpp:198]   --->   Operation 3849 'xor' 'xor_ln198_853' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3850 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_855)   --->   "%xor_ln198_854 = xor i64 %or_ln76_506, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3850 'xor' 'xor_ln198_854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3851 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_855)   --->   "%and_ln198_427 = and i64 %or_ln76_517, i64 %xor_ln198_854" [./sha3.hpp:198]   --->   Operation 3851 'and' 'and_ln198_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3852 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_855 = xor i64 %and_ln198_427, i64 %or_ln76_515" [./sha3.hpp:198]   --->   Operation 3852 'xor' 'xor_ln198_855' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_857)   --->   "%xor_ln198_856 = xor i64 %or_ln76_517, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3853 'xor' 'xor_ln198_856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3854 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_857)   --->   "%and_ln198_428 = and i64 %or_ln76_510, i64 %xor_ln198_856" [./sha3.hpp:198]   --->   Operation 3854 'and' 'and_ln198_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3855 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_857 = xor i64 %and_ln198_428, i64 %or_ln76_506" [./sha3.hpp:198]   --->   Operation 3855 'xor' 'xor_ln198_857' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3856 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_859)   --->   "%xor_ln198_858 = xor i64 %or_ln76_510, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3856 'xor' 'xor_ln198_858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3857 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_859)   --->   "%and_ln198_429 = and i64 %or_ln76_507, i64 %xor_ln198_858" [./sha3.hpp:198]   --->   Operation 3857 'and' 'and_ln198_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3858 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_859 = xor i64 %and_ln198_429, i64 %or_ln76_517" [./sha3.hpp:198]   --->   Operation 3858 'xor' 'xor_ln198_859' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3859 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_861)   --->   "%xor_ln198_860 = xor i64 %or_ln76_507, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3859 'xor' 'xor_ln198_860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3860 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_861)   --->   "%and_ln198_430 = and i64 %or_ln76_515, i64 %xor_ln198_860" [./sha3.hpp:198]   --->   Operation 3860 'and' 'and_ln198_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3861 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_861 = xor i64 %and_ln198_430, i64 %or_ln76_510" [./sha3.hpp:198]   --->   Operation 3861 'xor' 'xor_ln198_861' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3862 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_863)   --->   "%xor_ln198_862 = xor i64 %or_ln76_515, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 3862 'xor' 'xor_ln198_862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3863 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_863)   --->   "%and_ln198_431 = and i64 %or_ln76_506, i64 %xor_ln198_862" [./sha3.hpp:198]   --->   Operation 3863 'and' 'and_ln198_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3864 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_863 = xor i64 %and_ln198_431, i64 %or_ln76_507" [./sha3.hpp:198]   --->   Operation 3864 'xor' 'xor_ln198_863' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3865 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_53)   --->   "%xor_ln203_51 = xor i64 %or_ln76_520, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 3865 'xor' 'xor_ln203_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3866 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_53)   --->   "%and_ln203_17 = and i64 %or_ln76_514, i64 %xor_ln203_51" [./sha3.hpp:203]   --->   Operation 3866 'and' 'and_ln203_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3867 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_53)   --->   "%xor_ln203_52 = xor i64 %and_ln203_17, i64 9223372036854775936" [./sha3.hpp:203]   --->   Operation 3867 'xor' 'xor_ln203_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3868 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_53 = xor i64 %xor_ln203_52, i64 %xor_ln123_425" [./sha3.hpp:203]   --->   Operation 3868 'xor' 'xor_ln203_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3869 [1/1] (0.00ns) (grouped into LUT with out node x_526)   --->   "%xor_ln113_360 = xor i64 %xor_ln198_845, i64 %xor_ln198_855" [./sha3.hpp:113]   --->   Operation 3869 'xor' 'xor_ln113_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3870 [1/1] (0.00ns) (grouped into LUT with out node x_526)   --->   "%xor_ln113_361 = xor i64 %xor_ln198_825, i64 %xor_ln203_53" [./sha3.hpp:113]   --->   Operation 3870 'xor' 'xor_ln113_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3871 [1/1] (0.00ns) (grouped into LUT with out node x_526)   --->   "%xor_ln113_362 = xor i64 %xor_ln113_361, i64 %xor_ln198_835" [./sha3.hpp:113]   --->   Operation 3871 'xor' 'xor_ln113_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3872 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_526 = xor i64 %xor_ln113_362, i64 %xor_ln113_360" [./sha3.hpp:113]   --->   Operation 3872 'xor' 'x_526' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3873 [1/1] (0.00ns) (grouped into LUT with out node x_522)   --->   "%xor_ln113_364 = xor i64 %xor_ln198_847, i64 %xor_ln198_857" [./sha3.hpp:113]   --->   Operation 3873 'xor' 'xor_ln113_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3874 [1/1] (0.00ns) (grouped into LUT with out node x_522)   --->   "%xor_ln113_365 = xor i64 %xor_ln198_827, i64 %xor_ln198_817" [./sha3.hpp:113]   --->   Operation 3874 'xor' 'xor_ln113_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3875 [1/1] (0.00ns) (grouped into LUT with out node x_522)   --->   "%xor_ln113_366 = xor i64 %xor_ln113_365, i64 %xor_ln198_837" [./sha3.hpp:113]   --->   Operation 3875 'xor' 'xor_ln113_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3876 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_522 = xor i64 %xor_ln113_366, i64 %xor_ln113_364" [./sha3.hpp:113]   --->   Operation 3876 'xor' 'x_522' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3877 [1/1] (0.00ns) (grouped into LUT with out node x_523)   --->   "%xor_ln113_368 = xor i64 %xor_ln198_849, i64 %xor_ln198_859" [./sha3.hpp:113]   --->   Operation 3877 'xor' 'xor_ln113_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3878 [1/1] (0.00ns) (grouped into LUT with out node x_523)   --->   "%xor_ln113_369 = xor i64 %xor_ln198_829, i64 %xor_ln198_819" [./sha3.hpp:113]   --->   Operation 3878 'xor' 'xor_ln113_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3879 [1/1] (0.00ns) (grouped into LUT with out node x_523)   --->   "%xor_ln113_370 = xor i64 %xor_ln113_369, i64 %xor_ln198_839" [./sha3.hpp:113]   --->   Operation 3879 'xor' 'xor_ln113_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3880 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_523 = xor i64 %xor_ln113_370, i64 %xor_ln113_368" [./sha3.hpp:113]   --->   Operation 3880 'xor' 'x_523' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3881 [1/1] (0.00ns) (grouped into LUT with out node x_524)   --->   "%xor_ln113_372 = xor i64 %xor_ln198_851, i64 %xor_ln198_861" [./sha3.hpp:113]   --->   Operation 3881 'xor' 'xor_ln113_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node x_524)   --->   "%xor_ln113_373 = xor i64 %xor_ln198_831, i64 %xor_ln198_821" [./sha3.hpp:113]   --->   Operation 3882 'xor' 'xor_ln113_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3883 [1/1] (0.00ns) (grouped into LUT with out node x_524)   --->   "%xor_ln113_374 = xor i64 %xor_ln113_373, i64 %xor_ln198_841" [./sha3.hpp:113]   --->   Operation 3883 'xor' 'xor_ln113_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3884 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_524 = xor i64 %xor_ln113_374, i64 %xor_ln113_372" [./sha3.hpp:113]   --->   Operation 3884 'xor' 'x_524' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3885 [1/1] (0.00ns) (grouped into LUT with out node x_525)   --->   "%xor_ln113_376 = xor i64 %xor_ln198_853, i64 %xor_ln198_863" [./sha3.hpp:113]   --->   Operation 3885 'xor' 'xor_ln113_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3886 [1/1] (0.00ns) (grouped into LUT with out node x_525)   --->   "%xor_ln113_377 = xor i64 %xor_ln198_833, i64 %xor_ln198_823" [./sha3.hpp:113]   --->   Operation 3886 'xor' 'xor_ln113_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3887 [1/1] (0.00ns) (grouped into LUT with out node x_525)   --->   "%xor_ln113_378 = xor i64 %xor_ln113_377, i64 %xor_ln198_843" [./sha3.hpp:113]   --->   Operation 3887 'xor' 'xor_ln113_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3888 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_525 = xor i64 %xor_ln113_378, i64 %xor_ln113_376" [./sha3.hpp:113]   --->   Operation 3888 'xor' 'x_525' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3889 [1/1] (0.00ns)   --->   "%trunc_ln76_522 = trunc i64 %x_522" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3889 'trunc' 'trunc_ln76_522' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3890 [1/1] (0.00ns)   --->   "%tmp_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_522, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3890 'bitselect' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3891 [1/1] (0.00ns)   --->   "%or_ln76_521 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_522, i1 %tmp_776" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3891 'bitconcatenate' 'or_ln76_521' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3892 [1/1] (0.28ns)   --->   "%tmp_777 = xor i64 %or_ln76_521, i64 %x_525" [./sha3.hpp:119]   --->   Operation 3892 'xor' 'tmp_777' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3893 [1/1] (0.28ns)   --->   "%xor_ln123_450 = xor i64 %tmp_777, i64 %xor_ln203_53" [./sha3.hpp:123]   --->   Operation 3893 'xor' 'xor_ln123_450' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3894 [1/1] (0.28ns)   --->   "%x_534 = xor i64 %tmp_777, i64 %xor_ln198_825" [./sha3.hpp:123]   --->   Operation 3894 'xor' 'x_534' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3895 [1/1] (0.28ns)   --->   "%x_528 = xor i64 %tmp_777, i64 %xor_ln198_835" [./sha3.hpp:123]   --->   Operation 3895 'xor' 'x_528' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3896 [1/1] (0.28ns)   --->   "%x_540 = xor i64 %tmp_777, i64 %xor_ln198_845" [./sha3.hpp:123]   --->   Operation 3896 'xor' 'x_540' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3897 [1/1] (0.28ns)   --->   "%x_546 = xor i64 %tmp_777, i64 %xor_ln198_855" [./sha3.hpp:123]   --->   Operation 3897 'xor' 'x_546' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3898 [1/1] (0.00ns)   --->   "%trunc_ln76_523 = trunc i64 %x_523" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3898 'trunc' 'trunc_ln76_523' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3899 [1/1] (0.00ns)   --->   "%tmp_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_523, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3899 'bitselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3900 [1/1] (0.00ns)   --->   "%or_ln76_522 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_523, i1 %tmp_778" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3900 'bitconcatenate' 'or_ln76_522' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3901 [1/1] (0.28ns)   --->   "%tmp_779 = xor i64 %or_ln76_522, i64 %x_526" [./sha3.hpp:119]   --->   Operation 3901 'xor' 'tmp_779' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3902 [1/1] (0.28ns)   --->   "%x_527 = xor i64 %tmp_779, i64 %xor_ln198_817" [./sha3.hpp:123]   --->   Operation 3902 'xor' 'x_527' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3903 [1/1] (0.28ns)   --->   "%x_550 = xor i64 %tmp_779, i64 %xor_ln198_827" [./sha3.hpp:123]   --->   Operation 3903 'xor' 'x_550' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3904 [1/1] (0.28ns)   --->   "%x_530 = xor i64 %tmp_779, i64 %xor_ln198_837" [./sha3.hpp:123]   --->   Operation 3904 'xor' 'x_530' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3905 [1/1] (0.28ns)   --->   "%x_535 = xor i64 %tmp_779, i64 %xor_ln198_847" [./sha3.hpp:123]   --->   Operation 3905 'xor' 'x_535' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3906 [1/1] (0.28ns)   --->   "%x_537 = xor i64 %tmp_779, i64 %xor_ln198_857" [./sha3.hpp:123]   --->   Operation 3906 'xor' 'x_537' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3907 [1/1] (0.00ns)   --->   "%trunc_ln76_524 = trunc i64 %x_524" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3907 'trunc' 'trunc_ln76_524' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3908 [1/1] (0.00ns)   --->   "%tmp_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_524, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3908 'bitselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3909 [1/1] (0.00ns)   --->   "%or_ln76_523 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_524, i1 %tmp_780" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3909 'bitconcatenate' 'or_ln76_523' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3910 [1/1] (0.28ns)   --->   "%tmp_781 = xor i64 %or_ln76_523, i64 %x_522" [./sha3.hpp:119]   --->   Operation 3910 'xor' 'tmp_781' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3911 [1/1] (0.28ns)   --->   "%x_545 = xor i64 %tmp_781, i64 %xor_ln198_819" [./sha3.hpp:123]   --->   Operation 3911 'xor' 'x_545' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3912 [1/1] (0.28ns)   --->   "%x_529 = xor i64 %tmp_781, i64 %xor_ln198_829" [./sha3.hpp:123]   --->   Operation 3912 'xor' 'x_529' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3913 [1/1] (0.28ns)   --->   "%x_544 = xor i64 %tmp_781, i64 %xor_ln198_839" [./sha3.hpp:123]   --->   Operation 3913 'xor' 'x_544' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3914 [1/1] (0.28ns)   --->   "%x_531 = xor i64 %tmp_781, i64 %xor_ln198_849" [./sha3.hpp:123]   --->   Operation 3914 'xor' 'x_531' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3915 [1/1] (0.28ns)   --->   "%x_548 = xor i64 %tmp_781, i64 %xor_ln198_859" [./sha3.hpp:123]   --->   Operation 3915 'xor' 'x_548' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3916 [1/1] (0.00ns)   --->   "%trunc_ln76_525 = trunc i64 %x_525" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3916 'trunc' 'trunc_ln76_525' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3917 [1/1] (0.00ns)   --->   "%tmp_782 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_525, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3917 'bitselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3918 [1/1] (0.00ns)   --->   "%or_ln76_524 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_525, i1 %tmp_782" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3918 'bitconcatenate' 'or_ln76_524' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3919 [1/1] (0.28ns)   --->   "%tmp_783 = xor i64 %or_ln76_524, i64 %x_523" [./sha3.hpp:119]   --->   Operation 3919 'xor' 'tmp_783' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3920 [1/1] (0.28ns)   --->   "%x_533 = xor i64 %tmp_783, i64 %xor_ln198_821" [./sha3.hpp:123]   --->   Operation 3920 'xor' 'x_533' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3921 [1/1] (0.28ns)   --->   "%x_536 = xor i64 %tmp_783, i64 %xor_ln198_831" [./sha3.hpp:123]   --->   Operation 3921 'xor' 'x_536' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3922 [1/1] (0.28ns)   --->   "%x_543 = xor i64 %tmp_783, i64 %xor_ln198_841" [./sha3.hpp:123]   --->   Operation 3922 'xor' 'x_543' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3923 [1/1] (0.28ns)   --->   "%x_532 = xor i64 %tmp_783, i64 %xor_ln198_851" [./sha3.hpp:123]   --->   Operation 3923 'xor' 'x_532' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3924 [1/1] (0.28ns)   --->   "%x_541 = xor i64 %tmp_783, i64 %xor_ln198_861" [./sha3.hpp:123]   --->   Operation 3924 'xor' 'x_541' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3925 [1/1] (0.00ns)   --->   "%trunc_ln76_526 = trunc i64 %x_526" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3925 'trunc' 'trunc_ln76_526' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3926 [1/1] (0.00ns)   --->   "%tmp_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_526, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3926 'bitselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3927 [1/1] (0.00ns)   --->   "%or_ln76_525 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_526, i1 %tmp_784" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 3927 'bitconcatenate' 'or_ln76_525' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3928 [1/1] (0.28ns)   --->   "%tmp_785 = xor i64 %or_ln76_525, i64 %x_524" [./sha3.hpp:119]   --->   Operation 3928 'xor' 'tmp_785' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3929 [1/1] (0.28ns)   --->   "%x_539 = xor i64 %tmp_785, i64 %xor_ln198_823" [./sha3.hpp:123]   --->   Operation 3929 'xor' 'x_539' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3930 [1/1] (0.28ns)   --->   "%x_549 = xor i64 %tmp_785, i64 %xor_ln198_833" [./sha3.hpp:123]   --->   Operation 3930 'xor' 'x_549' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3931 [1/1] (0.28ns)   --->   "%x_547 = xor i64 %tmp_785, i64 %xor_ln198_843" [./sha3.hpp:123]   --->   Operation 3931 'xor' 'x_547' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3932 [1/1] (0.28ns)   --->   "%x_542 = xor i64 %tmp_785, i64 %xor_ln198_853" [./sha3.hpp:123]   --->   Operation 3932 'xor' 'x_542' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3933 [1/1] (0.28ns)   --->   "%x_538 = xor i64 %tmp_785, i64 %xor_ln198_863" [./sha3.hpp:123]   --->   Operation 3933 'xor' 'x_538' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3934 [1/1] (0.00ns)   --->   "%trunc_ln76_527 = trunc i64 %x_527" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 3934 'trunc' 'trunc_ln76_527' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3935 [1/1] (0.00ns)   --->   "%tmp_786 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_527, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 3935 'bitselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3936 [1/1] (0.00ns)   --->   "%or_ln76_526 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_527, i1 %tmp_786" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 3936 'bitconcatenate' 'or_ln76_526' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3937 [1/1] (0.00ns)   --->   "%trunc_ln76_528 = trunc i64 %x_528" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 3937 'trunc' 'trunc_ln76_528' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3938 [1/1] (0.00ns)   --->   "%lshr_ln76_414 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_528, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 3938 'partselect' 'lshr_ln76_414' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3939 [1/1] (0.00ns)   --->   "%or_ln76_527 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_528, i3 %lshr_ln76_414" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 3939 'bitconcatenate' 'or_ln76_527' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3940 [1/1] (0.00ns)   --->   "%trunc_ln76_529 = trunc i64 %x_529" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 3940 'trunc' 'trunc_ln76_529' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3941 [1/1] (0.00ns)   --->   "%lshr_ln76_415 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_529, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 3941 'partselect' 'lshr_ln76_415' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3942 [1/1] (0.00ns)   --->   "%or_ln76_528 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_529, i6 %lshr_ln76_415" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 3942 'bitconcatenate' 'or_ln76_528' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3943 [1/1] (0.00ns)   --->   "%trunc_ln76_530 = trunc i64 %x_530" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 3943 'trunc' 'trunc_ln76_530' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3944 [1/1] (0.00ns)   --->   "%lshr_ln76_416 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_530, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 3944 'partselect' 'lshr_ln76_416' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3945 [1/1] (0.00ns)   --->   "%or_ln76_529 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_530, i10 %lshr_ln76_416" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 3945 'bitconcatenate' 'or_ln76_529' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3946 [1/1] (0.00ns)   --->   "%trunc_ln76_531 = trunc i64 %x_531" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 3946 'trunc' 'trunc_ln76_531' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3947 [1/1] (0.00ns)   --->   "%lshr_ln76_417 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_531, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 3947 'partselect' 'lshr_ln76_417' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3948 [1/1] (0.00ns)   --->   "%or_ln76_530 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_531, i15 %lshr_ln76_417" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 3948 'bitconcatenate' 'or_ln76_530' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3949 [1/1] (0.00ns)   --->   "%trunc_ln76_532 = trunc i64 %x_532" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 3949 'trunc' 'trunc_ln76_532' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3950 [1/1] (0.00ns)   --->   "%lshr_ln76_418 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_532, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 3950 'partselect' 'lshr_ln76_418' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3951 [1/1] (0.00ns)   --->   "%or_ln76_531 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_532, i21 %lshr_ln76_418" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 3951 'bitconcatenate' 'or_ln76_531' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3952 [1/1] (0.00ns)   --->   "%trunc_ln76_533 = trunc i64 %x_533" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 3952 'trunc' 'trunc_ln76_533' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3953 [1/1] (0.00ns)   --->   "%lshr_ln76_419 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_533, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 3953 'partselect' 'lshr_ln76_419' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3954 [1/1] (0.00ns)   --->   "%or_ln76_532 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_533, i28 %lshr_ln76_419" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 3954 'bitconcatenate' 'or_ln76_532' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3955 [1/1] (0.00ns)   --->   "%trunc_ln76_534 = trunc i64 %x_534" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 3955 'trunc' 'trunc_ln76_534' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3956 [1/1] (0.00ns)   --->   "%lshr_ln76_420 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_534, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 3956 'partselect' 'lshr_ln76_420' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3957 [1/1] (0.00ns)   --->   "%or_ln76_533 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_534, i36 %lshr_ln76_420" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 3957 'bitconcatenate' 'or_ln76_533' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3958 [1/1] (0.00ns)   --->   "%trunc_ln76_535 = trunc i64 %x_535" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 3958 'trunc' 'trunc_ln76_535' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3959 [1/1] (0.00ns)   --->   "%lshr_ln76_421 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_535, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 3959 'partselect' 'lshr_ln76_421' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3960 [1/1] (0.00ns)   --->   "%or_ln76_534 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_535, i45 %lshr_ln76_421" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 3960 'bitconcatenate' 'or_ln76_534' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3961 [1/1] (0.00ns)   --->   "%trunc_ln76_536 = trunc i64 %x_536" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 3961 'trunc' 'trunc_ln76_536' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3962 [1/1] (0.00ns)   --->   "%lshr_ln76_422 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_536, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 3962 'partselect' 'lshr_ln76_422' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3963 [1/1] (0.00ns)   --->   "%or_ln76_535 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_536, i55 %lshr_ln76_422" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 3963 'bitconcatenate' 'or_ln76_535' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3964 [1/1] (0.00ns)   --->   "%trunc_ln76_537 = trunc i64 %x_537" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 3964 'trunc' 'trunc_ln76_537' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3965 [1/1] (0.00ns)   --->   "%lshr_ln76_423 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_537, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 3965 'partselect' 'lshr_ln76_423' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3966 [1/1] (0.00ns)   --->   "%or_ln76_536 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_537, i2 %lshr_ln76_423" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 3966 'bitconcatenate' 'or_ln76_536' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3967 [1/1] (0.00ns)   --->   "%trunc_ln76_538 = trunc i64 %x_538" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 3967 'trunc' 'trunc_ln76_538' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3968 [1/1] (0.00ns)   --->   "%lshr_ln76_424 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_538, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 3968 'partselect' 'lshr_ln76_424' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3969 [1/1] (0.00ns)   --->   "%or_ln76_537 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_538, i14 %lshr_ln76_424" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 3969 'bitconcatenate' 'or_ln76_537' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3970 [1/1] (0.00ns)   --->   "%trunc_ln76_539 = trunc i64 %x_539" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 3970 'trunc' 'trunc_ln76_539' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3971 [1/1] (0.00ns)   --->   "%lshr_ln76_425 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_539, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 3971 'partselect' 'lshr_ln76_425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3972 [1/1] (0.00ns)   --->   "%or_ln76_538 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_539, i27 %lshr_ln76_425" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 3972 'bitconcatenate' 'or_ln76_538' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3973 [1/1] (0.00ns)   --->   "%trunc_ln76_540 = trunc i64 %x_540" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 3973 'trunc' 'trunc_ln76_540' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3974 [1/1] (0.00ns)   --->   "%lshr_ln76_426 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_540, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 3974 'partselect' 'lshr_ln76_426' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3975 [1/1] (0.00ns)   --->   "%or_ln76_539 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_540, i41 %lshr_ln76_426" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 3975 'bitconcatenate' 'or_ln76_539' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3976 [1/1] (0.00ns)   --->   "%trunc_ln76_541 = trunc i64 %x_541" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 3976 'trunc' 'trunc_ln76_541' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3977 [1/1] (0.00ns)   --->   "%lshr_ln76_427 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_541, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 3977 'partselect' 'lshr_ln76_427' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3978 [1/1] (0.00ns)   --->   "%or_ln76_540 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_541, i56 %lshr_ln76_427" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 3978 'bitconcatenate' 'or_ln76_540' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3979 [1/1] (0.00ns)   --->   "%trunc_ln76_542 = trunc i64 %x_542" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 3979 'trunc' 'trunc_ln76_542' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3980 [1/1] (0.00ns)   --->   "%lshr_ln76_428 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_542, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 3980 'partselect' 'lshr_ln76_428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3981 [1/1] (0.00ns)   --->   "%or_ln76_541 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_542, i8 %lshr_ln76_428" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 3981 'bitconcatenate' 'or_ln76_541' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3982 [1/1] (0.00ns)   --->   "%trunc_ln76_543 = trunc i64 %x_543" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 3982 'trunc' 'trunc_ln76_543' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3983 [1/1] (0.00ns)   --->   "%lshr_ln76_429 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_543, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 3983 'partselect' 'lshr_ln76_429' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3984 [1/1] (0.00ns)   --->   "%or_ln76_542 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_543, i25 %lshr_ln76_429" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 3984 'bitconcatenate' 'or_ln76_542' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3985 [1/1] (0.00ns)   --->   "%trunc_ln76_544 = trunc i64 %x_544" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 3985 'trunc' 'trunc_ln76_544' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3986 [1/1] (0.00ns)   --->   "%lshr_ln76_430 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_544, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 3986 'partselect' 'lshr_ln76_430' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3987 [1/1] (0.00ns)   --->   "%or_ln76_543 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_544, i43 %lshr_ln76_430" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 3987 'bitconcatenate' 'or_ln76_543' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3988 [1/1] (0.00ns)   --->   "%trunc_ln76_545 = trunc i64 %x_545" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 3988 'trunc' 'trunc_ln76_545' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3989 [1/1] (0.00ns)   --->   "%lshr_ln76_431 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_545, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 3989 'partselect' 'lshr_ln76_431' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3990 [1/1] (0.00ns)   --->   "%or_ln76_544 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_545, i62 %lshr_ln76_431" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 3990 'bitconcatenate' 'or_ln76_544' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3991 [1/1] (0.00ns)   --->   "%trunc_ln76_546 = trunc i64 %x_546" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 3991 'trunc' 'trunc_ln76_546' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3992 [1/1] (0.00ns)   --->   "%lshr_ln76_432 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_546, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 3992 'partselect' 'lshr_ln76_432' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3993 [1/1] (0.00ns)   --->   "%or_ln76_545 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_546, i18 %lshr_ln76_432" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 3993 'bitconcatenate' 'or_ln76_545' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3994 [1/1] (0.00ns)   --->   "%trunc_ln76_547 = trunc i64 %x_547" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 3994 'trunc' 'trunc_ln76_547' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3995 [1/1] (0.00ns)   --->   "%lshr_ln76_433 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_547, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 3995 'partselect' 'lshr_ln76_433' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3996 [1/1] (0.00ns)   --->   "%or_ln76_546 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_547, i39 %lshr_ln76_433" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 3996 'bitconcatenate' 'or_ln76_546' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3997 [1/1] (0.00ns)   --->   "%trunc_ln76_548 = trunc i64 %x_548" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 3997 'trunc' 'trunc_ln76_548' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3998 [1/1] (0.00ns)   --->   "%lshr_ln76_434 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_548, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 3998 'partselect' 'lshr_ln76_434' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3999 [1/1] (0.00ns)   --->   "%or_ln76_547 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_548, i61 %lshr_ln76_434" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 3999 'bitconcatenate' 'or_ln76_547' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4000 [1/1] (0.00ns)   --->   "%trunc_ln76_549 = trunc i64 %x_549" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 4000 'trunc' 'trunc_ln76_549' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4001 [1/1] (0.00ns)   --->   "%lshr_ln76_435 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_549, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 4001 'partselect' 'lshr_ln76_435' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4002 [1/1] (0.00ns)   --->   "%or_ln76_548 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_549, i20 %lshr_ln76_435" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 4002 'bitconcatenate' 'or_ln76_548' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4003 [1/1] (0.00ns)   --->   "%trunc_ln76_550 = trunc i64 %x_550" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 4003 'trunc' 'trunc_ln76_550' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4004 [1/1] (0.00ns)   --->   "%lshr_ln76_436 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_550, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 4004 'partselect' 'lshr_ln76_436' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4005 [1/1] (0.00ns)   --->   "%or_ln76_549 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_550, i44 %lshr_ln76_436" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 4005 'bitconcatenate' 'or_ln76_549' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4006 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_865)   --->   "%xor_ln198_864 = xor i64 %or_ln76_543, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4006 'xor' 'xor_ln198_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4007 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_865)   --->   "%and_ln198_432 = and i64 %or_ln76_531, i64 %xor_ln198_864" [./sha3.hpp:198]   --->   Operation 4007 'and' 'and_ln198_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4008 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_865 = xor i64 %and_ln198_432, i64 %or_ln76_549" [./sha3.hpp:198]   --->   Operation 4008 'xor' 'xor_ln198_865' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4009 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_867)   --->   "%xor_ln198_866 = xor i64 %or_ln76_531, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4009 'xor' 'xor_ln198_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_867)   --->   "%and_ln198_433 = and i64 %or_ln76_537, i64 %xor_ln198_866" [./sha3.hpp:198]   --->   Operation 4010 'and' 'and_ln198_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4011 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_867 = xor i64 %and_ln198_433, i64 %or_ln76_543" [./sha3.hpp:198]   --->   Operation 4011 'xor' 'xor_ln198_867' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4012 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_869)   --->   "%xor_ln198_868 = xor i64 %or_ln76_537, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4012 'xor' 'xor_ln198_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4013 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_869)   --->   "%and_ln198_434 = and i64 %xor_ln123_450, i64 %xor_ln198_868" [./sha3.hpp:198]   --->   Operation 4013 'and' 'and_ln198_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4014 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_869 = xor i64 %and_ln198_434, i64 %or_ln76_531" [./sha3.hpp:198]   --->   Operation 4014 'xor' 'xor_ln198_869' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4015 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_871)   --->   "%xor_ln198_870 = xor i64 %xor_ln123_450, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4015 'xor' 'xor_ln198_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4016 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_871)   --->   "%and_ln198_435 = and i64 %or_ln76_549, i64 %xor_ln198_870" [./sha3.hpp:198]   --->   Operation 4016 'and' 'and_ln198_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4017 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_871 = xor i64 %and_ln198_435, i64 %or_ln76_537" [./sha3.hpp:198]   --->   Operation 4017 'xor' 'xor_ln198_871' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4018 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_873)   --->   "%xor_ln198_872 = xor i64 %or_ln76_548, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4018 'xor' 'xor_ln198_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4019 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_873)   --->   "%and_ln198_436 = and i64 %or_ln76_527, i64 %xor_ln198_872" [./sha3.hpp:198]   --->   Operation 4019 'and' 'and_ln198_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4020 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_873 = xor i64 %and_ln198_436, i64 %or_ln76_532" [./sha3.hpp:198]   --->   Operation 4020 'xor' 'xor_ln198_873' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4021 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_875)   --->   "%xor_ln198_874 = xor i64 %or_ln76_527, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4021 'xor' 'xor_ln198_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4022 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_875)   --->   "%and_ln198_437 = and i64 %or_ln76_534, i64 %xor_ln198_874" [./sha3.hpp:198]   --->   Operation 4022 'and' 'and_ln198_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4023 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_875 = xor i64 %and_ln198_437, i64 %or_ln76_548" [./sha3.hpp:198]   --->   Operation 4023 'xor' 'xor_ln198_875' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4024 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_877)   --->   "%xor_ln198_876 = xor i64 %or_ln76_534, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4024 'xor' 'xor_ln198_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_877)   --->   "%and_ln198_438 = and i64 %or_ln76_547, i64 %xor_ln198_876" [./sha3.hpp:198]   --->   Operation 4025 'and' 'and_ln198_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4026 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_877 = xor i64 %and_ln198_438, i64 %or_ln76_527" [./sha3.hpp:198]   --->   Operation 4026 'xor' 'xor_ln198_877' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4027 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_879)   --->   "%xor_ln198_878 = xor i64 %or_ln76_547, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4027 'xor' 'xor_ln198_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_879)   --->   "%and_ln198_439 = and i64 %or_ln76_532, i64 %xor_ln198_878" [./sha3.hpp:198]   --->   Operation 4028 'and' 'and_ln198_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4029 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_879 = xor i64 %and_ln198_439, i64 %or_ln76_534" [./sha3.hpp:198]   --->   Operation 4029 'xor' 'xor_ln198_879' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_881)   --->   "%xor_ln198_880 = xor i64 %or_ln76_532, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4030 'xor' 'xor_ln198_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_881)   --->   "%and_ln198_440 = and i64 %or_ln76_548, i64 %xor_ln198_880" [./sha3.hpp:198]   --->   Operation 4031 'and' 'and_ln198_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4032 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_881 = xor i64 %and_ln198_440, i64 %or_ln76_547" [./sha3.hpp:198]   --->   Operation 4032 'xor' 'xor_ln198_881' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_883)   --->   "%xor_ln198_882 = xor i64 %or_ln76_528, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4033 'xor' 'xor_ln198_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4034 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_883)   --->   "%and_ln198_441 = and i64 %or_ln76_542, i64 %xor_ln198_882" [./sha3.hpp:198]   --->   Operation 4034 'and' 'and_ln198_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4035 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_883 = xor i64 %and_ln198_441, i64 %or_ln76_526" [./sha3.hpp:198]   --->   Operation 4035 'xor' 'xor_ln198_883' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_885)   --->   "%xor_ln198_884 = xor i64 %or_ln76_542, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4036 'xor' 'xor_ln198_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_885)   --->   "%and_ln198_442 = and i64 %or_ln76_541, i64 %xor_ln198_884" [./sha3.hpp:198]   --->   Operation 4037 'and' 'and_ln198_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4038 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_885 = xor i64 %and_ln198_442, i64 %or_ln76_528" [./sha3.hpp:198]   --->   Operation 4038 'xor' 'xor_ln198_885' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_887)   --->   "%xor_ln198_886 = xor i64 %or_ln76_541, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4039 'xor' 'xor_ln198_886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_887)   --->   "%and_ln198_443 = and i64 %or_ln76_545, i64 %xor_ln198_886" [./sha3.hpp:198]   --->   Operation 4040 'and' 'and_ln198_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4041 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_887 = xor i64 %and_ln198_443, i64 %or_ln76_542" [./sha3.hpp:198]   --->   Operation 4041 'xor' 'xor_ln198_887' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4042 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_889)   --->   "%xor_ln198_888 = xor i64 %or_ln76_545, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4042 'xor' 'xor_ln198_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4043 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_889)   --->   "%and_ln198_444 = and i64 %or_ln76_526, i64 %xor_ln198_888" [./sha3.hpp:198]   --->   Operation 4043 'and' 'and_ln198_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4044 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_889 = xor i64 %and_ln198_444, i64 %or_ln76_541" [./sha3.hpp:198]   --->   Operation 4044 'xor' 'xor_ln198_889' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_891)   --->   "%xor_ln198_890 = xor i64 %or_ln76_526, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4045 'xor' 'xor_ln198_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_891)   --->   "%and_ln198_445 = and i64 %or_ln76_528, i64 %xor_ln198_890" [./sha3.hpp:198]   --->   Operation 4046 'and' 'and_ln198_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4047 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_891 = xor i64 %and_ln198_445, i64 %or_ln76_545" [./sha3.hpp:198]   --->   Operation 4047 'xor' 'xor_ln198_891' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_893)   --->   "%xor_ln198_892 = xor i64 %or_ln76_533, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4048 'xor' 'xor_ln198_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4049 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_893)   --->   "%and_ln198_446 = and i64 %or_ln76_529, i64 %xor_ln198_892" [./sha3.hpp:198]   --->   Operation 4049 'and' 'and_ln198_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4050 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_893 = xor i64 %and_ln198_446, i64 %or_ln76_538" [./sha3.hpp:198]   --->   Operation 4050 'xor' 'xor_ln198_893' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_895)   --->   "%xor_ln198_894 = xor i64 %or_ln76_529, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4051 'xor' 'xor_ln198_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_895)   --->   "%and_ln198_447 = and i64 %or_ln76_530, i64 %xor_ln198_894" [./sha3.hpp:198]   --->   Operation 4052 'and' 'and_ln198_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4053 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_895 = xor i64 %and_ln198_447, i64 %or_ln76_533" [./sha3.hpp:198]   --->   Operation 4053 'xor' 'xor_ln198_895' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_897)   --->   "%xor_ln198_896 = xor i64 %or_ln76_530, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4054 'xor' 'xor_ln198_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4055 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_897)   --->   "%and_ln198_448 = and i64 %or_ln76_540, i64 %xor_ln198_896" [./sha3.hpp:198]   --->   Operation 4055 'and' 'and_ln198_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4056 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_897 = xor i64 %and_ln198_448, i64 %or_ln76_529" [./sha3.hpp:198]   --->   Operation 4056 'xor' 'xor_ln198_897' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4057 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_899)   --->   "%xor_ln198_898 = xor i64 %or_ln76_540, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4057 'xor' 'xor_ln198_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_899)   --->   "%and_ln198_449 = and i64 %or_ln76_538, i64 %xor_ln198_898" [./sha3.hpp:198]   --->   Operation 4058 'and' 'and_ln198_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4059 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_899 = xor i64 %and_ln198_449, i64 %or_ln76_530" [./sha3.hpp:198]   --->   Operation 4059 'xor' 'xor_ln198_899' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_901)   --->   "%xor_ln198_900 = xor i64 %or_ln76_538, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4060 'xor' 'xor_ln198_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_901)   --->   "%and_ln198_450 = and i64 %or_ln76_533, i64 %xor_ln198_900" [./sha3.hpp:198]   --->   Operation 4061 'and' 'and_ln198_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4062 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_901 = xor i64 %and_ln198_450, i64 %or_ln76_540" [./sha3.hpp:198]   --->   Operation 4062 'xor' 'xor_ln198_901' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4063 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_903)   --->   "%xor_ln198_902 = xor i64 %or_ln76_535, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4063 'xor' 'xor_ln198_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4064 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_903)   --->   "%and_ln198_451 = and i64 %or_ln76_546, i64 %xor_ln198_902" [./sha3.hpp:198]   --->   Operation 4064 'and' 'and_ln198_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4065 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_903 = xor i64 %and_ln198_451, i64 %or_ln76_544" [./sha3.hpp:198]   --->   Operation 4065 'xor' 'xor_ln198_903' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_905)   --->   "%xor_ln198_904 = xor i64 %or_ln76_546, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4066 'xor' 'xor_ln198_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4067 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_905)   --->   "%and_ln198_452 = and i64 %or_ln76_539, i64 %xor_ln198_904" [./sha3.hpp:198]   --->   Operation 4067 'and' 'and_ln198_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4068 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_905 = xor i64 %and_ln198_452, i64 %or_ln76_535" [./sha3.hpp:198]   --->   Operation 4068 'xor' 'xor_ln198_905' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_907)   --->   "%xor_ln198_906 = xor i64 %or_ln76_539, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4069 'xor' 'xor_ln198_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4070 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_907)   --->   "%and_ln198_453 = and i64 %or_ln76_536, i64 %xor_ln198_906" [./sha3.hpp:198]   --->   Operation 4070 'and' 'and_ln198_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4071 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_907 = xor i64 %and_ln198_453, i64 %or_ln76_546" [./sha3.hpp:198]   --->   Operation 4071 'xor' 'xor_ln198_907' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4072 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_909)   --->   "%xor_ln198_908 = xor i64 %or_ln76_536, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4072 'xor' 'xor_ln198_908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4073 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_909)   --->   "%and_ln198_454 = and i64 %or_ln76_544, i64 %xor_ln198_908" [./sha3.hpp:198]   --->   Operation 4073 'and' 'and_ln198_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4074 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_909 = xor i64 %and_ln198_454, i64 %or_ln76_539" [./sha3.hpp:198]   --->   Operation 4074 'xor' 'xor_ln198_909' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_911)   --->   "%xor_ln198_910 = xor i64 %or_ln76_544, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4075 'xor' 'xor_ln198_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_911)   --->   "%and_ln198_455 = and i64 %or_ln76_535, i64 %xor_ln198_910" [./sha3.hpp:198]   --->   Operation 4076 'and' 'and_ln198_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4077 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_911 = xor i64 %and_ln198_455, i64 %or_ln76_536" [./sha3.hpp:198]   --->   Operation 4077 'xor' 'xor_ln198_911' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_56)   --->   "%xor_ln203_54 = xor i64 %or_ln76_549, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 4078 'xor' 'xor_ln203_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_56)   --->   "%and_ln203_18 = and i64 %or_ln76_543, i64 %xor_ln203_54" [./sha3.hpp:203]   --->   Operation 4079 'and' 'and_ln203_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_56)   --->   "%xor_ln203_55 = xor i64 %and_ln203_18, i64 32778" [./sha3.hpp:203]   --->   Operation 4080 'xor' 'xor_ln203_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4081 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_56 = xor i64 %xor_ln203_55, i64 %xor_ln123_450" [./sha3.hpp:203]   --->   Operation 4081 'xor' 'xor_ln203_56' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4082 [1/1] (0.00ns) (grouped into LUT with out node x_555)   --->   "%xor_ln113_380 = xor i64 %xor_ln198_893, i64 %xor_ln198_903" [./sha3.hpp:113]   --->   Operation 4082 'xor' 'xor_ln113_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node x_555)   --->   "%xor_ln113_381 = xor i64 %xor_ln198_873, i64 %xor_ln203_56" [./sha3.hpp:113]   --->   Operation 4083 'xor' 'xor_ln113_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node x_555)   --->   "%xor_ln113_382 = xor i64 %xor_ln113_381, i64 %xor_ln198_883" [./sha3.hpp:113]   --->   Operation 4084 'xor' 'xor_ln113_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4085 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_555 = xor i64 %xor_ln113_382, i64 %xor_ln113_380" [./sha3.hpp:113]   --->   Operation 4085 'xor' 'x_555' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4086 [1/1] (0.00ns) (grouped into LUT with out node x_551)   --->   "%xor_ln113_384 = xor i64 %xor_ln198_895, i64 %xor_ln198_905" [./sha3.hpp:113]   --->   Operation 4086 'xor' 'xor_ln113_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4087 [1/1] (0.00ns) (grouped into LUT with out node x_551)   --->   "%xor_ln113_385 = xor i64 %xor_ln198_875, i64 %xor_ln198_865" [./sha3.hpp:113]   --->   Operation 4087 'xor' 'xor_ln113_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node x_551)   --->   "%xor_ln113_386 = xor i64 %xor_ln113_385, i64 %xor_ln198_885" [./sha3.hpp:113]   --->   Operation 4088 'xor' 'xor_ln113_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4089 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_551 = xor i64 %xor_ln113_386, i64 %xor_ln113_384" [./sha3.hpp:113]   --->   Operation 4089 'xor' 'x_551' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node x_552)   --->   "%xor_ln113_388 = xor i64 %xor_ln198_897, i64 %xor_ln198_907" [./sha3.hpp:113]   --->   Operation 4090 'xor' 'xor_ln113_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4091 [1/1] (0.00ns) (grouped into LUT with out node x_552)   --->   "%xor_ln113_389 = xor i64 %xor_ln198_877, i64 %xor_ln198_867" [./sha3.hpp:113]   --->   Operation 4091 'xor' 'xor_ln113_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4092 [1/1] (0.00ns) (grouped into LUT with out node x_552)   --->   "%xor_ln113_390 = xor i64 %xor_ln113_389, i64 %xor_ln198_887" [./sha3.hpp:113]   --->   Operation 4092 'xor' 'xor_ln113_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4093 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_552 = xor i64 %xor_ln113_390, i64 %xor_ln113_388" [./sha3.hpp:113]   --->   Operation 4093 'xor' 'x_552' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node x_553)   --->   "%xor_ln113_392 = xor i64 %xor_ln198_899, i64 %xor_ln198_909" [./sha3.hpp:113]   --->   Operation 4094 'xor' 'xor_ln113_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4095 [1/1] (0.00ns) (grouped into LUT with out node x_553)   --->   "%xor_ln113_393 = xor i64 %xor_ln198_879, i64 %xor_ln198_869" [./sha3.hpp:113]   --->   Operation 4095 'xor' 'xor_ln113_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4096 [1/1] (0.00ns) (grouped into LUT with out node x_553)   --->   "%xor_ln113_394 = xor i64 %xor_ln113_393, i64 %xor_ln198_889" [./sha3.hpp:113]   --->   Operation 4096 'xor' 'xor_ln113_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4097 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_553 = xor i64 %xor_ln113_394, i64 %xor_ln113_392" [./sha3.hpp:113]   --->   Operation 4097 'xor' 'x_553' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4098 [1/1] (0.00ns) (grouped into LUT with out node x_554)   --->   "%xor_ln113_396 = xor i64 %xor_ln198_901, i64 %xor_ln198_911" [./sha3.hpp:113]   --->   Operation 4098 'xor' 'xor_ln113_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4099 [1/1] (0.00ns) (grouped into LUT with out node x_554)   --->   "%xor_ln113_397 = xor i64 %xor_ln198_881, i64 %xor_ln198_871" [./sha3.hpp:113]   --->   Operation 4099 'xor' 'xor_ln113_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4100 [1/1] (0.00ns) (grouped into LUT with out node x_554)   --->   "%xor_ln113_398 = xor i64 %xor_ln113_397, i64 %xor_ln198_891" [./sha3.hpp:113]   --->   Operation 4100 'xor' 'xor_ln113_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4101 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_554 = xor i64 %xor_ln113_398, i64 %xor_ln113_396" [./sha3.hpp:113]   --->   Operation 4101 'xor' 'x_554' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4102 [1/1] (0.00ns)   --->   "%trunc_ln76_551 = trunc i64 %x_551" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4102 'trunc' 'trunc_ln76_551' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4103 [1/1] (0.00ns)   --->   "%tmp_787 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_551, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4103 'bitselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4104 [1/1] (0.00ns)   --->   "%or_ln76_550 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_551, i1 %tmp_787" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4104 'bitconcatenate' 'or_ln76_550' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4105 [1/1] (0.28ns)   --->   "%tmp_788 = xor i64 %or_ln76_550, i64 %x_554" [./sha3.hpp:119]   --->   Operation 4105 'xor' 'tmp_788' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4106 [1/1] (0.28ns)   --->   "%xor_ln123_475 = xor i64 %tmp_788, i64 %xor_ln203_56" [./sha3.hpp:123]   --->   Operation 4106 'xor' 'xor_ln123_475' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4107 [1/1] (0.28ns)   --->   "%x_563 = xor i64 %tmp_788, i64 %xor_ln198_873" [./sha3.hpp:123]   --->   Operation 4107 'xor' 'x_563' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4108 [1/1] (0.28ns)   --->   "%x_557 = xor i64 %tmp_788, i64 %xor_ln198_883" [./sha3.hpp:123]   --->   Operation 4108 'xor' 'x_557' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4109 [1/1] (0.28ns)   --->   "%x_569 = xor i64 %tmp_788, i64 %xor_ln198_893" [./sha3.hpp:123]   --->   Operation 4109 'xor' 'x_569' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4110 [1/1] (0.28ns)   --->   "%x_575 = xor i64 %tmp_788, i64 %xor_ln198_903" [./sha3.hpp:123]   --->   Operation 4110 'xor' 'x_575' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4111 [1/1] (0.00ns)   --->   "%trunc_ln76_552 = trunc i64 %x_552" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4111 'trunc' 'trunc_ln76_552' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4112 [1/1] (0.00ns)   --->   "%tmp_789 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_552, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4112 'bitselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4113 [1/1] (0.00ns)   --->   "%or_ln76_551 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_552, i1 %tmp_789" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4113 'bitconcatenate' 'or_ln76_551' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4114 [1/1] (0.28ns)   --->   "%tmp_790 = xor i64 %or_ln76_551, i64 %x_555" [./sha3.hpp:119]   --->   Operation 4114 'xor' 'tmp_790' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4115 [1/1] (0.28ns)   --->   "%x_556 = xor i64 %tmp_790, i64 %xor_ln198_865" [./sha3.hpp:123]   --->   Operation 4115 'xor' 'x_556' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4116 [1/1] (0.28ns)   --->   "%x_579 = xor i64 %tmp_790, i64 %xor_ln198_875" [./sha3.hpp:123]   --->   Operation 4116 'xor' 'x_579' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4117 [1/1] (0.28ns)   --->   "%x_559 = xor i64 %tmp_790, i64 %xor_ln198_885" [./sha3.hpp:123]   --->   Operation 4117 'xor' 'x_559' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4118 [1/1] (0.28ns)   --->   "%x_564 = xor i64 %tmp_790, i64 %xor_ln198_895" [./sha3.hpp:123]   --->   Operation 4118 'xor' 'x_564' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4119 [1/1] (0.28ns)   --->   "%x_566 = xor i64 %tmp_790, i64 %xor_ln198_905" [./sha3.hpp:123]   --->   Operation 4119 'xor' 'x_566' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4120 [1/1] (0.00ns)   --->   "%trunc_ln76_553 = trunc i64 %x_553" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4120 'trunc' 'trunc_ln76_553' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4121 [1/1] (0.00ns)   --->   "%tmp_791 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_553, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4121 'bitselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4122 [1/1] (0.00ns)   --->   "%or_ln76_552 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_553, i1 %tmp_791" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4122 'bitconcatenate' 'or_ln76_552' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4123 [1/1] (0.28ns)   --->   "%tmp_792 = xor i64 %or_ln76_552, i64 %x_551" [./sha3.hpp:119]   --->   Operation 4123 'xor' 'tmp_792' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4124 [1/1] (0.28ns)   --->   "%x_574 = xor i64 %tmp_792, i64 %xor_ln198_867" [./sha3.hpp:123]   --->   Operation 4124 'xor' 'x_574' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4125 [1/1] (0.28ns)   --->   "%x_558 = xor i64 %tmp_792, i64 %xor_ln198_877" [./sha3.hpp:123]   --->   Operation 4125 'xor' 'x_558' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4126 [1/1] (0.28ns)   --->   "%x_573 = xor i64 %tmp_792, i64 %xor_ln198_887" [./sha3.hpp:123]   --->   Operation 4126 'xor' 'x_573' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4127 [1/1] (0.28ns)   --->   "%x_560 = xor i64 %tmp_792, i64 %xor_ln198_897" [./sha3.hpp:123]   --->   Operation 4127 'xor' 'x_560' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4128 [1/1] (0.28ns)   --->   "%x_577 = xor i64 %tmp_792, i64 %xor_ln198_907" [./sha3.hpp:123]   --->   Operation 4128 'xor' 'x_577' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4129 [1/1] (0.00ns)   --->   "%trunc_ln76_554 = trunc i64 %x_554" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4129 'trunc' 'trunc_ln76_554' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4130 [1/1] (0.00ns)   --->   "%tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_554, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4130 'bitselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4131 [1/1] (0.00ns)   --->   "%or_ln76_553 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_554, i1 %tmp_793" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4131 'bitconcatenate' 'or_ln76_553' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4132 [1/1] (0.28ns)   --->   "%tmp_794 = xor i64 %or_ln76_553, i64 %x_552" [./sha3.hpp:119]   --->   Operation 4132 'xor' 'tmp_794' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4133 [1/1] (0.28ns)   --->   "%x_562 = xor i64 %tmp_794, i64 %xor_ln198_869" [./sha3.hpp:123]   --->   Operation 4133 'xor' 'x_562' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4134 [1/1] (0.28ns)   --->   "%x_565 = xor i64 %tmp_794, i64 %xor_ln198_879" [./sha3.hpp:123]   --->   Operation 4134 'xor' 'x_565' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4135 [1/1] (0.28ns)   --->   "%x_572 = xor i64 %tmp_794, i64 %xor_ln198_889" [./sha3.hpp:123]   --->   Operation 4135 'xor' 'x_572' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4136 [1/1] (0.28ns)   --->   "%x_561 = xor i64 %tmp_794, i64 %xor_ln198_899" [./sha3.hpp:123]   --->   Operation 4136 'xor' 'x_561' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4137 [1/1] (0.28ns)   --->   "%x_570 = xor i64 %tmp_794, i64 %xor_ln198_909" [./sha3.hpp:123]   --->   Operation 4137 'xor' 'x_570' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4138 [1/1] (0.00ns)   --->   "%trunc_ln76_555 = trunc i64 %x_555" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4138 'trunc' 'trunc_ln76_555' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4139 [1/1] (0.00ns)   --->   "%tmp_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_555, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4139 'bitselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4140 [1/1] (0.00ns)   --->   "%or_ln76_554 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_555, i1 %tmp_795" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4140 'bitconcatenate' 'or_ln76_554' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4141 [1/1] (0.28ns)   --->   "%tmp_796 = xor i64 %or_ln76_554, i64 %x_553" [./sha3.hpp:119]   --->   Operation 4141 'xor' 'tmp_796' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4142 [1/1] (0.28ns)   --->   "%x_568 = xor i64 %tmp_796, i64 %xor_ln198_871" [./sha3.hpp:123]   --->   Operation 4142 'xor' 'x_568' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4143 [1/1] (0.28ns)   --->   "%x_578 = xor i64 %tmp_796, i64 %xor_ln198_881" [./sha3.hpp:123]   --->   Operation 4143 'xor' 'x_578' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4144 [1/1] (0.28ns)   --->   "%x_576 = xor i64 %tmp_796, i64 %xor_ln198_891" [./sha3.hpp:123]   --->   Operation 4144 'xor' 'x_576' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4145 [1/1] (0.28ns)   --->   "%x_571 = xor i64 %tmp_796, i64 %xor_ln198_901" [./sha3.hpp:123]   --->   Operation 4145 'xor' 'x_571' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4146 [1/1] (0.28ns)   --->   "%x_567 = xor i64 %tmp_796, i64 %xor_ln198_911" [./sha3.hpp:123]   --->   Operation 4146 'xor' 'x_567' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4147 [1/1] (0.00ns)   --->   "%trunc_ln76_556 = trunc i64 %x_556" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 4147 'trunc' 'trunc_ln76_556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4148 [1/1] (0.00ns)   --->   "%tmp_797 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_556, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 4148 'bitselect' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4149 [1/1] (0.00ns)   --->   "%trunc_ln76_557 = trunc i64 %x_557" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 4149 'trunc' 'trunc_ln76_557' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4150 [1/1] (0.00ns)   --->   "%lshr_ln76_437 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_557, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 4150 'partselect' 'lshr_ln76_437' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4151 [1/1] (0.00ns)   --->   "%trunc_ln76_558 = trunc i64 %x_558" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 4151 'trunc' 'trunc_ln76_558' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4152 [1/1] (0.00ns)   --->   "%lshr_ln76_438 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_558, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 4152 'partselect' 'lshr_ln76_438' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4153 [1/1] (0.00ns)   --->   "%trunc_ln76_559 = trunc i64 %x_559" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 4153 'trunc' 'trunc_ln76_559' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4154 [1/1] (0.00ns)   --->   "%lshr_ln76_439 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_559, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 4154 'partselect' 'lshr_ln76_439' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4155 [1/1] (0.00ns)   --->   "%trunc_ln76_560 = trunc i64 %x_560" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 4155 'trunc' 'trunc_ln76_560' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4156 [1/1] (0.00ns)   --->   "%lshr_ln76_440 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_560, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 4156 'partselect' 'lshr_ln76_440' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4157 [1/1] (0.00ns)   --->   "%trunc_ln76_561 = trunc i64 %x_561" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 4157 'trunc' 'trunc_ln76_561' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4158 [1/1] (0.00ns)   --->   "%lshr_ln76_441 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_561, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 4158 'partselect' 'lshr_ln76_441' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4159 [1/1] (0.00ns)   --->   "%trunc_ln76_562 = trunc i64 %x_562" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 4159 'trunc' 'trunc_ln76_562' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4160 [1/1] (0.00ns)   --->   "%lshr_ln76_442 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_562, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 4160 'partselect' 'lshr_ln76_442' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4161 [1/1] (0.00ns)   --->   "%trunc_ln76_563 = trunc i64 %x_563" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 4161 'trunc' 'trunc_ln76_563' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4162 [1/1] (0.00ns)   --->   "%lshr_ln76_443 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_563, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 4162 'partselect' 'lshr_ln76_443' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4163 [1/1] (0.00ns)   --->   "%trunc_ln76_564 = trunc i64 %x_564" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 4163 'trunc' 'trunc_ln76_564' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4164 [1/1] (0.00ns)   --->   "%lshr_ln76_444 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_564, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 4164 'partselect' 'lshr_ln76_444' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4165 [1/1] (0.00ns)   --->   "%trunc_ln76_565 = trunc i64 %x_565" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 4165 'trunc' 'trunc_ln76_565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4166 [1/1] (0.00ns)   --->   "%lshr_ln76_445 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_565, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 4166 'partselect' 'lshr_ln76_445' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4167 [1/1] (0.00ns)   --->   "%trunc_ln76_566 = trunc i64 %x_566" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 4167 'trunc' 'trunc_ln76_566' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4168 [1/1] (0.00ns)   --->   "%lshr_ln76_446 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_566, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 4168 'partselect' 'lshr_ln76_446' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4169 [1/1] (0.00ns)   --->   "%trunc_ln76_567 = trunc i64 %x_567" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 4169 'trunc' 'trunc_ln76_567' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4170 [1/1] (0.00ns)   --->   "%lshr_ln76_447 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_567, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 4170 'partselect' 'lshr_ln76_447' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4171 [1/1] (0.00ns)   --->   "%trunc_ln76_568 = trunc i64 %x_568" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 4171 'trunc' 'trunc_ln76_568' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4172 [1/1] (0.00ns)   --->   "%lshr_ln76_448 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_568, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 4172 'partselect' 'lshr_ln76_448' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4173 [1/1] (0.00ns)   --->   "%trunc_ln76_569 = trunc i64 %x_569" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 4173 'trunc' 'trunc_ln76_569' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4174 [1/1] (0.00ns)   --->   "%lshr_ln76_449 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_569, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 4174 'partselect' 'lshr_ln76_449' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4175 [1/1] (0.00ns)   --->   "%trunc_ln76_570 = trunc i64 %x_570" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 4175 'trunc' 'trunc_ln76_570' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4176 [1/1] (0.00ns)   --->   "%lshr_ln76_450 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_570, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 4176 'partselect' 'lshr_ln76_450' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4177 [1/1] (0.00ns)   --->   "%trunc_ln76_571 = trunc i64 %x_571" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 4177 'trunc' 'trunc_ln76_571' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4178 [1/1] (0.00ns)   --->   "%lshr_ln76_451 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_571, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 4178 'partselect' 'lshr_ln76_451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4179 [1/1] (0.00ns)   --->   "%trunc_ln76_572 = trunc i64 %x_572" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 4179 'trunc' 'trunc_ln76_572' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4180 [1/1] (0.00ns)   --->   "%lshr_ln76_452 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_572, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 4180 'partselect' 'lshr_ln76_452' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4181 [1/1] (0.00ns)   --->   "%trunc_ln76_573 = trunc i64 %x_573" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 4181 'trunc' 'trunc_ln76_573' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4182 [1/1] (0.00ns)   --->   "%lshr_ln76_453 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_573, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 4182 'partselect' 'lshr_ln76_453' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4183 [1/1] (0.00ns)   --->   "%trunc_ln76_574 = trunc i64 %x_574" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 4183 'trunc' 'trunc_ln76_574' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4184 [1/1] (0.00ns)   --->   "%lshr_ln76_454 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_574, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 4184 'partselect' 'lshr_ln76_454' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4185 [1/1] (0.00ns)   --->   "%trunc_ln76_575 = trunc i64 %x_575" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 4185 'trunc' 'trunc_ln76_575' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4186 [1/1] (0.00ns)   --->   "%lshr_ln76_455 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_575, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 4186 'partselect' 'lshr_ln76_455' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4187 [1/1] (0.00ns)   --->   "%trunc_ln76_576 = trunc i64 %x_576" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 4187 'trunc' 'trunc_ln76_576' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4188 [1/1] (0.00ns)   --->   "%lshr_ln76_456 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_576, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 4188 'partselect' 'lshr_ln76_456' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4189 [1/1] (0.00ns)   --->   "%trunc_ln76_577 = trunc i64 %x_577" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 4189 'trunc' 'trunc_ln76_577' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4190 [1/1] (0.00ns)   --->   "%lshr_ln76_457 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_577, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 4190 'partselect' 'lshr_ln76_457' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4191 [1/1] (0.00ns)   --->   "%trunc_ln76_578 = trunc i64 %x_578" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 4191 'trunc' 'trunc_ln76_578' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4192 [1/1] (0.00ns)   --->   "%lshr_ln76_458 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_578, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 4192 'partselect' 'lshr_ln76_458' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4193 [1/1] (0.00ns)   --->   "%trunc_ln76_579 = trunc i64 %x_579" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 4193 'trunc' 'trunc_ln76_579' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4194 [1/1] (0.00ns)   --->   "%lshr_ln76_459 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_579, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 4194 'partselect' 'lshr_ln76_459' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.91>
ST_6 : Operation 4195 [1/1] (0.00ns)   --->   "%or_ln76_555 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_556, i1 %tmp_797" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 4195 'bitconcatenate' 'or_ln76_555' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4196 [1/1] (0.00ns)   --->   "%or_ln76_556 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_557, i3 %lshr_ln76_437" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 4196 'bitconcatenate' 'or_ln76_556' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4197 [1/1] (0.00ns)   --->   "%or_ln76_557 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_558, i6 %lshr_ln76_438" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 4197 'bitconcatenate' 'or_ln76_557' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4198 [1/1] (0.00ns)   --->   "%or_ln76_558 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_559, i10 %lshr_ln76_439" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 4198 'bitconcatenate' 'or_ln76_558' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4199 [1/1] (0.00ns)   --->   "%or_ln76_559 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_560, i15 %lshr_ln76_440" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 4199 'bitconcatenate' 'or_ln76_559' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4200 [1/1] (0.00ns)   --->   "%or_ln76_560 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_561, i21 %lshr_ln76_441" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 4200 'bitconcatenate' 'or_ln76_560' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4201 [1/1] (0.00ns)   --->   "%or_ln76_561 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_562, i28 %lshr_ln76_442" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 4201 'bitconcatenate' 'or_ln76_561' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4202 [1/1] (0.00ns)   --->   "%or_ln76_562 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_563, i36 %lshr_ln76_443" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 4202 'bitconcatenate' 'or_ln76_562' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4203 [1/1] (0.00ns)   --->   "%or_ln76_563 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_564, i45 %lshr_ln76_444" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 4203 'bitconcatenate' 'or_ln76_563' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4204 [1/1] (0.00ns)   --->   "%or_ln76_564 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_565, i55 %lshr_ln76_445" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 4204 'bitconcatenate' 'or_ln76_564' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4205 [1/1] (0.00ns)   --->   "%or_ln76_565 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_566, i2 %lshr_ln76_446" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 4205 'bitconcatenate' 'or_ln76_565' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4206 [1/1] (0.00ns)   --->   "%or_ln76_566 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_567, i14 %lshr_ln76_447" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 4206 'bitconcatenate' 'or_ln76_566' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4207 [1/1] (0.00ns)   --->   "%or_ln76_567 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_568, i27 %lshr_ln76_448" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 4207 'bitconcatenate' 'or_ln76_567' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4208 [1/1] (0.00ns)   --->   "%or_ln76_568 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_569, i41 %lshr_ln76_449" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 4208 'bitconcatenate' 'or_ln76_568' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4209 [1/1] (0.00ns)   --->   "%or_ln76_569 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_570, i56 %lshr_ln76_450" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 4209 'bitconcatenate' 'or_ln76_569' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4210 [1/1] (0.00ns)   --->   "%or_ln76_570 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_571, i8 %lshr_ln76_451" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 4210 'bitconcatenate' 'or_ln76_570' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4211 [1/1] (0.00ns)   --->   "%or_ln76_571 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_572, i25 %lshr_ln76_452" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 4211 'bitconcatenate' 'or_ln76_571' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4212 [1/1] (0.00ns)   --->   "%or_ln76_572 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_573, i43 %lshr_ln76_453" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 4212 'bitconcatenate' 'or_ln76_572' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4213 [1/1] (0.00ns)   --->   "%or_ln76_573 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_574, i62 %lshr_ln76_454" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 4213 'bitconcatenate' 'or_ln76_573' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4214 [1/1] (0.00ns)   --->   "%or_ln76_574 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_575, i18 %lshr_ln76_455" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 4214 'bitconcatenate' 'or_ln76_574' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4215 [1/1] (0.00ns)   --->   "%or_ln76_575 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_576, i39 %lshr_ln76_456" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 4215 'bitconcatenate' 'or_ln76_575' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4216 [1/1] (0.00ns)   --->   "%or_ln76_576 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_577, i61 %lshr_ln76_457" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 4216 'bitconcatenate' 'or_ln76_576' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4217 [1/1] (0.00ns)   --->   "%or_ln76_577 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_578, i20 %lshr_ln76_458" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 4217 'bitconcatenate' 'or_ln76_577' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4218 [1/1] (0.00ns)   --->   "%or_ln76_578 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_579, i44 %lshr_ln76_459" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 4218 'bitconcatenate' 'or_ln76_578' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_913)   --->   "%xor_ln198_912 = xor i64 %or_ln76_572, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4219 'xor' 'xor_ln198_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_913)   --->   "%and_ln198_456 = and i64 %or_ln76_560, i64 %xor_ln198_912" [./sha3.hpp:198]   --->   Operation 4220 'and' 'and_ln198_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4221 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_913 = xor i64 %and_ln198_456, i64 %or_ln76_578" [./sha3.hpp:198]   --->   Operation 4221 'xor' 'xor_ln198_913' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_915)   --->   "%xor_ln198_914 = xor i64 %or_ln76_560, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4222 'xor' 'xor_ln198_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_915)   --->   "%and_ln198_457 = and i64 %or_ln76_566, i64 %xor_ln198_914" [./sha3.hpp:198]   --->   Operation 4223 'and' 'and_ln198_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4224 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_915 = xor i64 %and_ln198_457, i64 %or_ln76_572" [./sha3.hpp:198]   --->   Operation 4224 'xor' 'xor_ln198_915' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_917)   --->   "%xor_ln198_916 = xor i64 %or_ln76_566, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4225 'xor' 'xor_ln198_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_917)   --->   "%and_ln198_458 = and i64 %xor_ln123_475, i64 %xor_ln198_916" [./sha3.hpp:198]   --->   Operation 4226 'and' 'and_ln198_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4227 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_917 = xor i64 %and_ln198_458, i64 %or_ln76_560" [./sha3.hpp:198]   --->   Operation 4227 'xor' 'xor_ln198_917' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_919)   --->   "%xor_ln198_918 = xor i64 %xor_ln123_475, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4228 'xor' 'xor_ln198_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_919)   --->   "%and_ln198_459 = and i64 %or_ln76_578, i64 %xor_ln198_918" [./sha3.hpp:198]   --->   Operation 4229 'and' 'and_ln198_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4230 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_919 = xor i64 %and_ln198_459, i64 %or_ln76_566" [./sha3.hpp:198]   --->   Operation 4230 'xor' 'xor_ln198_919' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_921)   --->   "%xor_ln198_920 = xor i64 %or_ln76_577, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4231 'xor' 'xor_ln198_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_921)   --->   "%and_ln198_460 = and i64 %or_ln76_556, i64 %xor_ln198_920" [./sha3.hpp:198]   --->   Operation 4232 'and' 'and_ln198_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4233 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_921 = xor i64 %and_ln198_460, i64 %or_ln76_561" [./sha3.hpp:198]   --->   Operation 4233 'xor' 'xor_ln198_921' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_923)   --->   "%xor_ln198_922 = xor i64 %or_ln76_556, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4234 'xor' 'xor_ln198_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_923)   --->   "%and_ln198_461 = and i64 %or_ln76_563, i64 %xor_ln198_922" [./sha3.hpp:198]   --->   Operation 4235 'and' 'and_ln198_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4236 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_923 = xor i64 %and_ln198_461, i64 %or_ln76_577" [./sha3.hpp:198]   --->   Operation 4236 'xor' 'xor_ln198_923' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_925)   --->   "%xor_ln198_924 = xor i64 %or_ln76_563, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4237 'xor' 'xor_ln198_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_925)   --->   "%and_ln198_462 = and i64 %or_ln76_576, i64 %xor_ln198_924" [./sha3.hpp:198]   --->   Operation 4238 'and' 'and_ln198_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4239 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_925 = xor i64 %and_ln198_462, i64 %or_ln76_556" [./sha3.hpp:198]   --->   Operation 4239 'xor' 'xor_ln198_925' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_927)   --->   "%xor_ln198_926 = xor i64 %or_ln76_576, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4240 'xor' 'xor_ln198_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_927)   --->   "%and_ln198_463 = and i64 %or_ln76_561, i64 %xor_ln198_926" [./sha3.hpp:198]   --->   Operation 4241 'and' 'and_ln198_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4242 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_927 = xor i64 %and_ln198_463, i64 %or_ln76_563" [./sha3.hpp:198]   --->   Operation 4242 'xor' 'xor_ln198_927' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_929)   --->   "%xor_ln198_928 = xor i64 %or_ln76_561, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4243 'xor' 'xor_ln198_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_929)   --->   "%and_ln198_464 = and i64 %or_ln76_577, i64 %xor_ln198_928" [./sha3.hpp:198]   --->   Operation 4244 'and' 'and_ln198_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4245 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_929 = xor i64 %and_ln198_464, i64 %or_ln76_576" [./sha3.hpp:198]   --->   Operation 4245 'xor' 'xor_ln198_929' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_931)   --->   "%xor_ln198_930 = xor i64 %or_ln76_557, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4246 'xor' 'xor_ln198_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_931)   --->   "%and_ln198_465 = and i64 %or_ln76_571, i64 %xor_ln198_930" [./sha3.hpp:198]   --->   Operation 4247 'and' 'and_ln198_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4248 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_931 = xor i64 %and_ln198_465, i64 %or_ln76_555" [./sha3.hpp:198]   --->   Operation 4248 'xor' 'xor_ln198_931' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_933)   --->   "%xor_ln198_932 = xor i64 %or_ln76_571, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4249 'xor' 'xor_ln198_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_933)   --->   "%and_ln198_466 = and i64 %or_ln76_570, i64 %xor_ln198_932" [./sha3.hpp:198]   --->   Operation 4250 'and' 'and_ln198_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4251 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_933 = xor i64 %and_ln198_466, i64 %or_ln76_557" [./sha3.hpp:198]   --->   Operation 4251 'xor' 'xor_ln198_933' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_935)   --->   "%xor_ln198_934 = xor i64 %or_ln76_570, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4252 'xor' 'xor_ln198_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_935)   --->   "%and_ln198_467 = and i64 %or_ln76_574, i64 %xor_ln198_934" [./sha3.hpp:198]   --->   Operation 4253 'and' 'and_ln198_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4254 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_935 = xor i64 %and_ln198_467, i64 %or_ln76_571" [./sha3.hpp:198]   --->   Operation 4254 'xor' 'xor_ln198_935' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_937)   --->   "%xor_ln198_936 = xor i64 %or_ln76_574, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4255 'xor' 'xor_ln198_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_937)   --->   "%and_ln198_468 = and i64 %or_ln76_555, i64 %xor_ln198_936" [./sha3.hpp:198]   --->   Operation 4256 'and' 'and_ln198_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4257 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_937 = xor i64 %and_ln198_468, i64 %or_ln76_570" [./sha3.hpp:198]   --->   Operation 4257 'xor' 'xor_ln198_937' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_939)   --->   "%xor_ln198_938 = xor i64 %or_ln76_555, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4258 'xor' 'xor_ln198_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_939)   --->   "%and_ln198_469 = and i64 %or_ln76_557, i64 %xor_ln198_938" [./sha3.hpp:198]   --->   Operation 4259 'and' 'and_ln198_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4260 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_939 = xor i64 %and_ln198_469, i64 %or_ln76_574" [./sha3.hpp:198]   --->   Operation 4260 'xor' 'xor_ln198_939' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_941)   --->   "%xor_ln198_940 = xor i64 %or_ln76_562, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4261 'xor' 'xor_ln198_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_941)   --->   "%and_ln198_470 = and i64 %or_ln76_558, i64 %xor_ln198_940" [./sha3.hpp:198]   --->   Operation 4262 'and' 'and_ln198_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4263 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_941 = xor i64 %and_ln198_470, i64 %or_ln76_567" [./sha3.hpp:198]   --->   Operation 4263 'xor' 'xor_ln198_941' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_943)   --->   "%xor_ln198_942 = xor i64 %or_ln76_558, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4264 'xor' 'xor_ln198_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_943)   --->   "%and_ln198_471 = and i64 %or_ln76_559, i64 %xor_ln198_942" [./sha3.hpp:198]   --->   Operation 4265 'and' 'and_ln198_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4266 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_943 = xor i64 %and_ln198_471, i64 %or_ln76_562" [./sha3.hpp:198]   --->   Operation 4266 'xor' 'xor_ln198_943' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_945)   --->   "%xor_ln198_944 = xor i64 %or_ln76_559, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4267 'xor' 'xor_ln198_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_945)   --->   "%and_ln198_472 = and i64 %or_ln76_569, i64 %xor_ln198_944" [./sha3.hpp:198]   --->   Operation 4268 'and' 'and_ln198_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4269 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_945 = xor i64 %and_ln198_472, i64 %or_ln76_558" [./sha3.hpp:198]   --->   Operation 4269 'xor' 'xor_ln198_945' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_947)   --->   "%xor_ln198_946 = xor i64 %or_ln76_569, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4270 'xor' 'xor_ln198_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_947)   --->   "%and_ln198_473 = and i64 %or_ln76_567, i64 %xor_ln198_946" [./sha3.hpp:198]   --->   Operation 4271 'and' 'and_ln198_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4272 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_947 = xor i64 %and_ln198_473, i64 %or_ln76_559" [./sha3.hpp:198]   --->   Operation 4272 'xor' 'xor_ln198_947' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_949)   --->   "%xor_ln198_948 = xor i64 %or_ln76_567, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4273 'xor' 'xor_ln198_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_949)   --->   "%and_ln198_474 = and i64 %or_ln76_562, i64 %xor_ln198_948" [./sha3.hpp:198]   --->   Operation 4274 'and' 'and_ln198_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4275 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_949 = xor i64 %and_ln198_474, i64 %or_ln76_569" [./sha3.hpp:198]   --->   Operation 4275 'xor' 'xor_ln198_949' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_951)   --->   "%xor_ln198_950 = xor i64 %or_ln76_564, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4276 'xor' 'xor_ln198_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_951)   --->   "%and_ln198_475 = and i64 %or_ln76_575, i64 %xor_ln198_950" [./sha3.hpp:198]   --->   Operation 4277 'and' 'and_ln198_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4278 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_951 = xor i64 %and_ln198_475, i64 %or_ln76_573" [./sha3.hpp:198]   --->   Operation 4278 'xor' 'xor_ln198_951' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_953)   --->   "%xor_ln198_952 = xor i64 %or_ln76_575, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4279 'xor' 'xor_ln198_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_953)   --->   "%and_ln198_476 = and i64 %or_ln76_568, i64 %xor_ln198_952" [./sha3.hpp:198]   --->   Operation 4280 'and' 'and_ln198_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4281 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_953 = xor i64 %and_ln198_476, i64 %or_ln76_564" [./sha3.hpp:198]   --->   Operation 4281 'xor' 'xor_ln198_953' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_955)   --->   "%xor_ln198_954 = xor i64 %or_ln76_568, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4282 'xor' 'xor_ln198_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_955)   --->   "%and_ln198_477 = and i64 %or_ln76_565, i64 %xor_ln198_954" [./sha3.hpp:198]   --->   Operation 4283 'and' 'and_ln198_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4284 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_955 = xor i64 %and_ln198_477, i64 %or_ln76_575" [./sha3.hpp:198]   --->   Operation 4284 'xor' 'xor_ln198_955' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_957)   --->   "%xor_ln198_956 = xor i64 %or_ln76_565, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4285 'xor' 'xor_ln198_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_957)   --->   "%and_ln198_478 = and i64 %or_ln76_573, i64 %xor_ln198_956" [./sha3.hpp:198]   --->   Operation 4286 'and' 'and_ln198_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4287 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_957 = xor i64 %and_ln198_478, i64 %or_ln76_568" [./sha3.hpp:198]   --->   Operation 4287 'xor' 'xor_ln198_957' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_959)   --->   "%xor_ln198_958 = xor i64 %or_ln76_573, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4288 'xor' 'xor_ln198_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_959)   --->   "%and_ln198_479 = and i64 %or_ln76_564, i64 %xor_ln198_958" [./sha3.hpp:198]   --->   Operation 4289 'and' 'and_ln198_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4290 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_959 = xor i64 %and_ln198_479, i64 %or_ln76_565" [./sha3.hpp:198]   --->   Operation 4290 'xor' 'xor_ln198_959' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_59)   --->   "%xor_ln203_57 = xor i64 %or_ln76_578, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 4291 'xor' 'xor_ln203_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_59)   --->   "%and_ln203_19 = and i64 %or_ln76_572, i64 %xor_ln203_57" [./sha3.hpp:203]   --->   Operation 4292 'and' 'and_ln203_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_59)   --->   "%xor_ln203_58 = xor i64 %and_ln203_19, i64 9223372039002259466" [./sha3.hpp:203]   --->   Operation 4293 'xor' 'xor_ln203_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4294 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_59 = xor i64 %xor_ln203_58, i64 %xor_ln123_475" [./sha3.hpp:203]   --->   Operation 4294 'xor' 'xor_ln203_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4295 [1/1] (0.00ns) (grouped into LUT with out node x_584)   --->   "%xor_ln113_400 = xor i64 %xor_ln198_941, i64 %xor_ln198_951" [./sha3.hpp:113]   --->   Operation 4295 'xor' 'xor_ln113_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4296 [1/1] (0.00ns) (grouped into LUT with out node x_584)   --->   "%xor_ln113_401 = xor i64 %xor_ln198_921, i64 %xor_ln203_59" [./sha3.hpp:113]   --->   Operation 4296 'xor' 'xor_ln113_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4297 [1/1] (0.00ns) (grouped into LUT with out node x_584)   --->   "%xor_ln113_402 = xor i64 %xor_ln113_401, i64 %xor_ln198_931" [./sha3.hpp:113]   --->   Operation 4297 'xor' 'xor_ln113_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4298 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_584 = xor i64 %xor_ln113_402, i64 %xor_ln113_400" [./sha3.hpp:113]   --->   Operation 4298 'xor' 'x_584' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node x_580)   --->   "%xor_ln113_404 = xor i64 %xor_ln198_943, i64 %xor_ln198_953" [./sha3.hpp:113]   --->   Operation 4299 'xor' 'xor_ln113_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node x_580)   --->   "%xor_ln113_405 = xor i64 %xor_ln198_923, i64 %xor_ln198_913" [./sha3.hpp:113]   --->   Operation 4300 'xor' 'xor_ln113_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node x_580)   --->   "%xor_ln113_406 = xor i64 %xor_ln113_405, i64 %xor_ln198_933" [./sha3.hpp:113]   --->   Operation 4301 'xor' 'xor_ln113_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4302 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_580 = xor i64 %xor_ln113_406, i64 %xor_ln113_404" [./sha3.hpp:113]   --->   Operation 4302 'xor' 'x_580' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4303 [1/1] (0.00ns) (grouped into LUT with out node x_581)   --->   "%xor_ln113_408 = xor i64 %xor_ln198_945, i64 %xor_ln198_955" [./sha3.hpp:113]   --->   Operation 4303 'xor' 'xor_ln113_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4304 [1/1] (0.00ns) (grouped into LUT with out node x_581)   --->   "%xor_ln113_409 = xor i64 %xor_ln198_925, i64 %xor_ln198_915" [./sha3.hpp:113]   --->   Operation 4304 'xor' 'xor_ln113_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node x_581)   --->   "%xor_ln113_410 = xor i64 %xor_ln113_409, i64 %xor_ln198_935" [./sha3.hpp:113]   --->   Operation 4305 'xor' 'xor_ln113_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4306 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_581 = xor i64 %xor_ln113_410, i64 %xor_ln113_408" [./sha3.hpp:113]   --->   Operation 4306 'xor' 'x_581' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4307 [1/1] (0.00ns) (grouped into LUT with out node x_582)   --->   "%xor_ln113_412 = xor i64 %xor_ln198_947, i64 %xor_ln198_957" [./sha3.hpp:113]   --->   Operation 4307 'xor' 'xor_ln113_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4308 [1/1] (0.00ns) (grouped into LUT with out node x_582)   --->   "%xor_ln113_413 = xor i64 %xor_ln198_927, i64 %xor_ln198_917" [./sha3.hpp:113]   --->   Operation 4308 'xor' 'xor_ln113_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node x_582)   --->   "%xor_ln113_414 = xor i64 %xor_ln113_413, i64 %xor_ln198_937" [./sha3.hpp:113]   --->   Operation 4309 'xor' 'xor_ln113_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4310 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_582 = xor i64 %xor_ln113_414, i64 %xor_ln113_412" [./sha3.hpp:113]   --->   Operation 4310 'xor' 'x_582' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4311 [1/1] (0.00ns) (grouped into LUT with out node x_583)   --->   "%xor_ln113_416 = xor i64 %xor_ln198_949, i64 %xor_ln198_959" [./sha3.hpp:113]   --->   Operation 4311 'xor' 'xor_ln113_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4312 [1/1] (0.00ns) (grouped into LUT with out node x_583)   --->   "%xor_ln113_417 = xor i64 %xor_ln198_929, i64 %xor_ln198_919" [./sha3.hpp:113]   --->   Operation 4312 'xor' 'xor_ln113_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node x_583)   --->   "%xor_ln113_418 = xor i64 %xor_ln113_417, i64 %xor_ln198_939" [./sha3.hpp:113]   --->   Operation 4313 'xor' 'xor_ln113_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4314 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_583 = xor i64 %xor_ln113_418, i64 %xor_ln113_416" [./sha3.hpp:113]   --->   Operation 4314 'xor' 'x_583' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4315 [1/1] (0.00ns)   --->   "%trunc_ln76_580 = trunc i64 %x_580" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4315 'trunc' 'trunc_ln76_580' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4316 [1/1] (0.00ns)   --->   "%tmp_798 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_580, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4316 'bitselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4317 [1/1] (0.00ns)   --->   "%or_ln76_579 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_580, i1 %tmp_798" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4317 'bitconcatenate' 'or_ln76_579' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4318 [1/1] (0.28ns)   --->   "%tmp_799 = xor i64 %or_ln76_579, i64 %x_583" [./sha3.hpp:119]   --->   Operation 4318 'xor' 'tmp_799' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4319 [1/1] (0.28ns)   --->   "%xor_ln123_500 = xor i64 %tmp_799, i64 %xor_ln203_59" [./sha3.hpp:123]   --->   Operation 4319 'xor' 'xor_ln123_500' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4320 [1/1] (0.28ns)   --->   "%x_592 = xor i64 %tmp_799, i64 %xor_ln198_921" [./sha3.hpp:123]   --->   Operation 4320 'xor' 'x_592' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4321 [1/1] (0.28ns)   --->   "%x_586 = xor i64 %tmp_799, i64 %xor_ln198_931" [./sha3.hpp:123]   --->   Operation 4321 'xor' 'x_586' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4322 [1/1] (0.28ns)   --->   "%x_598 = xor i64 %tmp_799, i64 %xor_ln198_941" [./sha3.hpp:123]   --->   Operation 4322 'xor' 'x_598' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4323 [1/1] (0.28ns)   --->   "%x_604 = xor i64 %tmp_799, i64 %xor_ln198_951" [./sha3.hpp:123]   --->   Operation 4323 'xor' 'x_604' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4324 [1/1] (0.00ns)   --->   "%trunc_ln76_581 = trunc i64 %x_581" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4324 'trunc' 'trunc_ln76_581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4325 [1/1] (0.00ns)   --->   "%tmp_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_581, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4325 'bitselect' 'tmp_800' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4326 [1/1] (0.00ns)   --->   "%or_ln76_580 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_581, i1 %tmp_800" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4326 'bitconcatenate' 'or_ln76_580' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4327 [1/1] (0.28ns)   --->   "%tmp_801 = xor i64 %or_ln76_580, i64 %x_584" [./sha3.hpp:119]   --->   Operation 4327 'xor' 'tmp_801' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4328 [1/1] (0.28ns)   --->   "%x_585 = xor i64 %tmp_801, i64 %xor_ln198_913" [./sha3.hpp:123]   --->   Operation 4328 'xor' 'x_585' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4329 [1/1] (0.28ns)   --->   "%x_608 = xor i64 %tmp_801, i64 %xor_ln198_923" [./sha3.hpp:123]   --->   Operation 4329 'xor' 'x_608' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4330 [1/1] (0.28ns)   --->   "%x_588 = xor i64 %tmp_801, i64 %xor_ln198_933" [./sha3.hpp:123]   --->   Operation 4330 'xor' 'x_588' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4331 [1/1] (0.28ns)   --->   "%x_593 = xor i64 %tmp_801, i64 %xor_ln198_943" [./sha3.hpp:123]   --->   Operation 4331 'xor' 'x_593' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4332 [1/1] (0.28ns)   --->   "%x_595 = xor i64 %tmp_801, i64 %xor_ln198_953" [./sha3.hpp:123]   --->   Operation 4332 'xor' 'x_595' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4333 [1/1] (0.00ns)   --->   "%trunc_ln76_582 = trunc i64 %x_582" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4333 'trunc' 'trunc_ln76_582' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4334 [1/1] (0.00ns)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_582, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4334 'bitselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4335 [1/1] (0.00ns)   --->   "%or_ln76_581 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_582, i1 %tmp_802" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4335 'bitconcatenate' 'or_ln76_581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4336 [1/1] (0.28ns)   --->   "%tmp_803 = xor i64 %or_ln76_581, i64 %x_580" [./sha3.hpp:119]   --->   Operation 4336 'xor' 'tmp_803' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4337 [1/1] (0.28ns)   --->   "%x_603 = xor i64 %tmp_803, i64 %xor_ln198_915" [./sha3.hpp:123]   --->   Operation 4337 'xor' 'x_603' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4338 [1/1] (0.28ns)   --->   "%x_587 = xor i64 %tmp_803, i64 %xor_ln198_925" [./sha3.hpp:123]   --->   Operation 4338 'xor' 'x_587' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4339 [1/1] (0.28ns)   --->   "%x_602 = xor i64 %tmp_803, i64 %xor_ln198_935" [./sha3.hpp:123]   --->   Operation 4339 'xor' 'x_602' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4340 [1/1] (0.28ns)   --->   "%x_589 = xor i64 %tmp_803, i64 %xor_ln198_945" [./sha3.hpp:123]   --->   Operation 4340 'xor' 'x_589' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4341 [1/1] (0.28ns)   --->   "%x_606 = xor i64 %tmp_803, i64 %xor_ln198_955" [./sha3.hpp:123]   --->   Operation 4341 'xor' 'x_606' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4342 [1/1] (0.00ns)   --->   "%trunc_ln76_583 = trunc i64 %x_583" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4342 'trunc' 'trunc_ln76_583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4343 [1/1] (0.00ns)   --->   "%tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_583, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4343 'bitselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4344 [1/1] (0.00ns)   --->   "%or_ln76_582 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_583, i1 %tmp_804" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4344 'bitconcatenate' 'or_ln76_582' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4345 [1/1] (0.28ns)   --->   "%tmp_805 = xor i64 %or_ln76_582, i64 %x_581" [./sha3.hpp:119]   --->   Operation 4345 'xor' 'tmp_805' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4346 [1/1] (0.28ns)   --->   "%x_591 = xor i64 %tmp_805, i64 %xor_ln198_917" [./sha3.hpp:123]   --->   Operation 4346 'xor' 'x_591' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4347 [1/1] (0.28ns)   --->   "%x_594 = xor i64 %tmp_805, i64 %xor_ln198_927" [./sha3.hpp:123]   --->   Operation 4347 'xor' 'x_594' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4348 [1/1] (0.28ns)   --->   "%x_601 = xor i64 %tmp_805, i64 %xor_ln198_937" [./sha3.hpp:123]   --->   Operation 4348 'xor' 'x_601' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4349 [1/1] (0.28ns)   --->   "%x_590 = xor i64 %tmp_805, i64 %xor_ln198_947" [./sha3.hpp:123]   --->   Operation 4349 'xor' 'x_590' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4350 [1/1] (0.28ns)   --->   "%x_599 = xor i64 %tmp_805, i64 %xor_ln198_957" [./sha3.hpp:123]   --->   Operation 4350 'xor' 'x_599' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4351 [1/1] (0.00ns)   --->   "%trunc_ln76_584 = trunc i64 %x_584" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4351 'trunc' 'trunc_ln76_584' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4352 [1/1] (0.00ns)   --->   "%tmp_806 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_584, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4352 'bitselect' 'tmp_806' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4353 [1/1] (0.00ns)   --->   "%or_ln76_583 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_584, i1 %tmp_806" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4353 'bitconcatenate' 'or_ln76_583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4354 [1/1] (0.28ns)   --->   "%tmp_807 = xor i64 %or_ln76_583, i64 %x_582" [./sha3.hpp:119]   --->   Operation 4354 'xor' 'tmp_807' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4355 [1/1] (0.28ns)   --->   "%x_597 = xor i64 %tmp_807, i64 %xor_ln198_919" [./sha3.hpp:123]   --->   Operation 4355 'xor' 'x_597' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4356 [1/1] (0.28ns)   --->   "%x_607 = xor i64 %tmp_807, i64 %xor_ln198_929" [./sha3.hpp:123]   --->   Operation 4356 'xor' 'x_607' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4357 [1/1] (0.28ns)   --->   "%x_605 = xor i64 %tmp_807, i64 %xor_ln198_939" [./sha3.hpp:123]   --->   Operation 4357 'xor' 'x_605' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4358 [1/1] (0.28ns)   --->   "%x_600 = xor i64 %tmp_807, i64 %xor_ln198_949" [./sha3.hpp:123]   --->   Operation 4358 'xor' 'x_600' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4359 [1/1] (0.28ns)   --->   "%x_596 = xor i64 %tmp_807, i64 %xor_ln198_959" [./sha3.hpp:123]   --->   Operation 4359 'xor' 'x_596' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4360 [1/1] (0.00ns)   --->   "%trunc_ln76_585 = trunc i64 %x_585" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 4360 'trunc' 'trunc_ln76_585' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4361 [1/1] (0.00ns)   --->   "%tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_585, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 4361 'bitselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4362 [1/1] (0.00ns)   --->   "%or_ln76_584 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_585, i1 %tmp_808" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 4362 'bitconcatenate' 'or_ln76_584' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4363 [1/1] (0.00ns)   --->   "%trunc_ln76_586 = trunc i64 %x_586" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 4363 'trunc' 'trunc_ln76_586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4364 [1/1] (0.00ns)   --->   "%lshr_ln76_460 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_586, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 4364 'partselect' 'lshr_ln76_460' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4365 [1/1] (0.00ns)   --->   "%or_ln76_585 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_586, i3 %lshr_ln76_460" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 4365 'bitconcatenate' 'or_ln76_585' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4366 [1/1] (0.00ns)   --->   "%trunc_ln76_587 = trunc i64 %x_587" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 4366 'trunc' 'trunc_ln76_587' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4367 [1/1] (0.00ns)   --->   "%lshr_ln76_461 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_587, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 4367 'partselect' 'lshr_ln76_461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4368 [1/1] (0.00ns)   --->   "%or_ln76_586 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_587, i6 %lshr_ln76_461" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 4368 'bitconcatenate' 'or_ln76_586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4369 [1/1] (0.00ns)   --->   "%trunc_ln76_588 = trunc i64 %x_588" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 4369 'trunc' 'trunc_ln76_588' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4370 [1/1] (0.00ns)   --->   "%lshr_ln76_462 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_588, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 4370 'partselect' 'lshr_ln76_462' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4371 [1/1] (0.00ns)   --->   "%or_ln76_587 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_588, i10 %lshr_ln76_462" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 4371 'bitconcatenate' 'or_ln76_587' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4372 [1/1] (0.00ns)   --->   "%trunc_ln76_589 = trunc i64 %x_589" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 4372 'trunc' 'trunc_ln76_589' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4373 [1/1] (0.00ns)   --->   "%lshr_ln76_463 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_589, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 4373 'partselect' 'lshr_ln76_463' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4374 [1/1] (0.00ns)   --->   "%or_ln76_588 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_589, i15 %lshr_ln76_463" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 4374 'bitconcatenate' 'or_ln76_588' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4375 [1/1] (0.00ns)   --->   "%trunc_ln76_590 = trunc i64 %x_590" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 4375 'trunc' 'trunc_ln76_590' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4376 [1/1] (0.00ns)   --->   "%lshr_ln76_464 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_590, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 4376 'partselect' 'lshr_ln76_464' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4377 [1/1] (0.00ns)   --->   "%or_ln76_589 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_590, i21 %lshr_ln76_464" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 4377 'bitconcatenate' 'or_ln76_589' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4378 [1/1] (0.00ns)   --->   "%trunc_ln76_591 = trunc i64 %x_591" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 4378 'trunc' 'trunc_ln76_591' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4379 [1/1] (0.00ns)   --->   "%lshr_ln76_465 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_591, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 4379 'partselect' 'lshr_ln76_465' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4380 [1/1] (0.00ns)   --->   "%or_ln76_590 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_591, i28 %lshr_ln76_465" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 4380 'bitconcatenate' 'or_ln76_590' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4381 [1/1] (0.00ns)   --->   "%trunc_ln76_592 = trunc i64 %x_592" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 4381 'trunc' 'trunc_ln76_592' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4382 [1/1] (0.00ns)   --->   "%lshr_ln76_466 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_592, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 4382 'partselect' 'lshr_ln76_466' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4383 [1/1] (0.00ns)   --->   "%or_ln76_591 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_592, i36 %lshr_ln76_466" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 4383 'bitconcatenate' 'or_ln76_591' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4384 [1/1] (0.00ns)   --->   "%trunc_ln76_593 = trunc i64 %x_593" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 4384 'trunc' 'trunc_ln76_593' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4385 [1/1] (0.00ns)   --->   "%lshr_ln76_467 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_593, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 4385 'partselect' 'lshr_ln76_467' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4386 [1/1] (0.00ns)   --->   "%or_ln76_592 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_593, i45 %lshr_ln76_467" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 4386 'bitconcatenate' 'or_ln76_592' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4387 [1/1] (0.00ns)   --->   "%trunc_ln76_594 = trunc i64 %x_594" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 4387 'trunc' 'trunc_ln76_594' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4388 [1/1] (0.00ns)   --->   "%lshr_ln76_468 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_594, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 4388 'partselect' 'lshr_ln76_468' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4389 [1/1] (0.00ns)   --->   "%or_ln76_593 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_594, i55 %lshr_ln76_468" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 4389 'bitconcatenate' 'or_ln76_593' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4390 [1/1] (0.00ns)   --->   "%trunc_ln76_595 = trunc i64 %x_595" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 4390 'trunc' 'trunc_ln76_595' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4391 [1/1] (0.00ns)   --->   "%lshr_ln76_469 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_595, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 4391 'partselect' 'lshr_ln76_469' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4392 [1/1] (0.00ns)   --->   "%or_ln76_594 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_595, i2 %lshr_ln76_469" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 4392 'bitconcatenate' 'or_ln76_594' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4393 [1/1] (0.00ns)   --->   "%trunc_ln76_596 = trunc i64 %x_596" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 4393 'trunc' 'trunc_ln76_596' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4394 [1/1] (0.00ns)   --->   "%lshr_ln76_470 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_596, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 4394 'partselect' 'lshr_ln76_470' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4395 [1/1] (0.00ns)   --->   "%or_ln76_595 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_596, i14 %lshr_ln76_470" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 4395 'bitconcatenate' 'or_ln76_595' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4396 [1/1] (0.00ns)   --->   "%trunc_ln76_597 = trunc i64 %x_597" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 4396 'trunc' 'trunc_ln76_597' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4397 [1/1] (0.00ns)   --->   "%lshr_ln76_471 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_597, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 4397 'partselect' 'lshr_ln76_471' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4398 [1/1] (0.00ns)   --->   "%or_ln76_596 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_597, i27 %lshr_ln76_471" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 4398 'bitconcatenate' 'or_ln76_596' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4399 [1/1] (0.00ns)   --->   "%trunc_ln76_598 = trunc i64 %x_598" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 4399 'trunc' 'trunc_ln76_598' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4400 [1/1] (0.00ns)   --->   "%lshr_ln76_472 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_598, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 4400 'partselect' 'lshr_ln76_472' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4401 [1/1] (0.00ns)   --->   "%or_ln76_597 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_598, i41 %lshr_ln76_472" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 4401 'bitconcatenate' 'or_ln76_597' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4402 [1/1] (0.00ns)   --->   "%trunc_ln76_599 = trunc i64 %x_599" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 4402 'trunc' 'trunc_ln76_599' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4403 [1/1] (0.00ns)   --->   "%lshr_ln76_473 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_599, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 4403 'partselect' 'lshr_ln76_473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4404 [1/1] (0.00ns)   --->   "%or_ln76_598 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_599, i56 %lshr_ln76_473" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 4404 'bitconcatenate' 'or_ln76_598' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4405 [1/1] (0.00ns)   --->   "%trunc_ln76_600 = trunc i64 %x_600" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 4405 'trunc' 'trunc_ln76_600' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4406 [1/1] (0.00ns)   --->   "%lshr_ln76_474 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_600, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 4406 'partselect' 'lshr_ln76_474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4407 [1/1] (0.00ns)   --->   "%or_ln76_599 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_600, i8 %lshr_ln76_474" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 4407 'bitconcatenate' 'or_ln76_599' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4408 [1/1] (0.00ns)   --->   "%trunc_ln76_601 = trunc i64 %x_601" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 4408 'trunc' 'trunc_ln76_601' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4409 [1/1] (0.00ns)   --->   "%lshr_ln76_475 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_601, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 4409 'partselect' 'lshr_ln76_475' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4410 [1/1] (0.00ns)   --->   "%or_ln76_600 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_601, i25 %lshr_ln76_475" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 4410 'bitconcatenate' 'or_ln76_600' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4411 [1/1] (0.00ns)   --->   "%trunc_ln76_602 = trunc i64 %x_602" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 4411 'trunc' 'trunc_ln76_602' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4412 [1/1] (0.00ns)   --->   "%lshr_ln76_476 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_602, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 4412 'partselect' 'lshr_ln76_476' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4413 [1/1] (0.00ns)   --->   "%or_ln76_601 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_602, i43 %lshr_ln76_476" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 4413 'bitconcatenate' 'or_ln76_601' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4414 [1/1] (0.00ns)   --->   "%trunc_ln76_603 = trunc i64 %x_603" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 4414 'trunc' 'trunc_ln76_603' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4415 [1/1] (0.00ns)   --->   "%lshr_ln76_477 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_603, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 4415 'partselect' 'lshr_ln76_477' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4416 [1/1] (0.00ns)   --->   "%or_ln76_602 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_603, i62 %lshr_ln76_477" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 4416 'bitconcatenate' 'or_ln76_602' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4417 [1/1] (0.00ns)   --->   "%trunc_ln76_604 = trunc i64 %x_604" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 4417 'trunc' 'trunc_ln76_604' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4418 [1/1] (0.00ns)   --->   "%lshr_ln76_478 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_604, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 4418 'partselect' 'lshr_ln76_478' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4419 [1/1] (0.00ns)   --->   "%or_ln76_603 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_604, i18 %lshr_ln76_478" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 4419 'bitconcatenate' 'or_ln76_603' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4420 [1/1] (0.00ns)   --->   "%trunc_ln76_605 = trunc i64 %x_605" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 4420 'trunc' 'trunc_ln76_605' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4421 [1/1] (0.00ns)   --->   "%lshr_ln76_479 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_605, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 4421 'partselect' 'lshr_ln76_479' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4422 [1/1] (0.00ns)   --->   "%or_ln76_604 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_605, i39 %lshr_ln76_479" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 4422 'bitconcatenate' 'or_ln76_604' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4423 [1/1] (0.00ns)   --->   "%trunc_ln76_606 = trunc i64 %x_606" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 4423 'trunc' 'trunc_ln76_606' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4424 [1/1] (0.00ns)   --->   "%lshr_ln76_480 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_606, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 4424 'partselect' 'lshr_ln76_480' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4425 [1/1] (0.00ns)   --->   "%or_ln76_605 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_606, i61 %lshr_ln76_480" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 4425 'bitconcatenate' 'or_ln76_605' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4426 [1/1] (0.00ns)   --->   "%trunc_ln76_607 = trunc i64 %x_607" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 4426 'trunc' 'trunc_ln76_607' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4427 [1/1] (0.00ns)   --->   "%lshr_ln76_481 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_607, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 4427 'partselect' 'lshr_ln76_481' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4428 [1/1] (0.00ns)   --->   "%or_ln76_606 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_607, i20 %lshr_ln76_481" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 4428 'bitconcatenate' 'or_ln76_606' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4429 [1/1] (0.00ns)   --->   "%trunc_ln76_608 = trunc i64 %x_608" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 4429 'trunc' 'trunc_ln76_608' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4430 [1/1] (0.00ns)   --->   "%lshr_ln76_482 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_608, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 4430 'partselect' 'lshr_ln76_482' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4431 [1/1] (0.00ns)   --->   "%or_ln76_607 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_608, i44 %lshr_ln76_482" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 4431 'bitconcatenate' 'or_ln76_607' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_961)   --->   "%xor_ln198_960 = xor i64 %or_ln76_601, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4432 'xor' 'xor_ln198_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_961)   --->   "%and_ln198_480 = and i64 %or_ln76_589, i64 %xor_ln198_960" [./sha3.hpp:198]   --->   Operation 4433 'and' 'and_ln198_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4434 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_961 = xor i64 %and_ln198_480, i64 %or_ln76_607" [./sha3.hpp:198]   --->   Operation 4434 'xor' 'xor_ln198_961' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_963)   --->   "%xor_ln198_962 = xor i64 %or_ln76_589, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4435 'xor' 'xor_ln198_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_963)   --->   "%and_ln198_481 = and i64 %or_ln76_595, i64 %xor_ln198_962" [./sha3.hpp:198]   --->   Operation 4436 'and' 'and_ln198_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4437 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_963 = xor i64 %and_ln198_481, i64 %or_ln76_601" [./sha3.hpp:198]   --->   Operation 4437 'xor' 'xor_ln198_963' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_965)   --->   "%xor_ln198_964 = xor i64 %or_ln76_595, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4438 'xor' 'xor_ln198_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_965)   --->   "%and_ln198_482 = and i64 %xor_ln123_500, i64 %xor_ln198_964" [./sha3.hpp:198]   --->   Operation 4439 'and' 'and_ln198_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4440 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_965 = xor i64 %and_ln198_482, i64 %or_ln76_589" [./sha3.hpp:198]   --->   Operation 4440 'xor' 'xor_ln198_965' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_967)   --->   "%xor_ln198_966 = xor i64 %xor_ln123_500, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4441 'xor' 'xor_ln198_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_967)   --->   "%and_ln198_483 = and i64 %or_ln76_607, i64 %xor_ln198_966" [./sha3.hpp:198]   --->   Operation 4442 'and' 'and_ln198_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4443 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_967 = xor i64 %and_ln198_483, i64 %or_ln76_595" [./sha3.hpp:198]   --->   Operation 4443 'xor' 'xor_ln198_967' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_969)   --->   "%xor_ln198_968 = xor i64 %or_ln76_606, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4444 'xor' 'xor_ln198_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_969)   --->   "%and_ln198_484 = and i64 %or_ln76_585, i64 %xor_ln198_968" [./sha3.hpp:198]   --->   Operation 4445 'and' 'and_ln198_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4446 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_969 = xor i64 %and_ln198_484, i64 %or_ln76_590" [./sha3.hpp:198]   --->   Operation 4446 'xor' 'xor_ln198_969' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_971)   --->   "%xor_ln198_970 = xor i64 %or_ln76_585, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4447 'xor' 'xor_ln198_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_971)   --->   "%and_ln198_485 = and i64 %or_ln76_592, i64 %xor_ln198_970" [./sha3.hpp:198]   --->   Operation 4448 'and' 'and_ln198_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4449 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_971 = xor i64 %and_ln198_485, i64 %or_ln76_606" [./sha3.hpp:198]   --->   Operation 4449 'xor' 'xor_ln198_971' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_973)   --->   "%xor_ln198_972 = xor i64 %or_ln76_592, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4450 'xor' 'xor_ln198_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_973)   --->   "%and_ln198_486 = and i64 %or_ln76_605, i64 %xor_ln198_972" [./sha3.hpp:198]   --->   Operation 4451 'and' 'and_ln198_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4452 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_973 = xor i64 %and_ln198_486, i64 %or_ln76_585" [./sha3.hpp:198]   --->   Operation 4452 'xor' 'xor_ln198_973' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_975)   --->   "%xor_ln198_974 = xor i64 %or_ln76_605, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4453 'xor' 'xor_ln198_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_975)   --->   "%and_ln198_487 = and i64 %or_ln76_590, i64 %xor_ln198_974" [./sha3.hpp:198]   --->   Operation 4454 'and' 'and_ln198_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4455 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_975 = xor i64 %and_ln198_487, i64 %or_ln76_592" [./sha3.hpp:198]   --->   Operation 4455 'xor' 'xor_ln198_975' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_977)   --->   "%xor_ln198_976 = xor i64 %or_ln76_590, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4456 'xor' 'xor_ln198_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_977)   --->   "%and_ln198_488 = and i64 %or_ln76_606, i64 %xor_ln198_976" [./sha3.hpp:198]   --->   Operation 4457 'and' 'and_ln198_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4458 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_977 = xor i64 %and_ln198_488, i64 %or_ln76_605" [./sha3.hpp:198]   --->   Operation 4458 'xor' 'xor_ln198_977' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_979)   --->   "%xor_ln198_978 = xor i64 %or_ln76_586, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4459 'xor' 'xor_ln198_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_979)   --->   "%and_ln198_489 = and i64 %or_ln76_600, i64 %xor_ln198_978" [./sha3.hpp:198]   --->   Operation 4460 'and' 'and_ln198_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4461 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_979 = xor i64 %and_ln198_489, i64 %or_ln76_584" [./sha3.hpp:198]   --->   Operation 4461 'xor' 'xor_ln198_979' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_981)   --->   "%xor_ln198_980 = xor i64 %or_ln76_600, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4462 'xor' 'xor_ln198_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_981)   --->   "%and_ln198_490 = and i64 %or_ln76_599, i64 %xor_ln198_980" [./sha3.hpp:198]   --->   Operation 4463 'and' 'and_ln198_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4464 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_981 = xor i64 %and_ln198_490, i64 %or_ln76_586" [./sha3.hpp:198]   --->   Operation 4464 'xor' 'xor_ln198_981' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_983)   --->   "%xor_ln198_982 = xor i64 %or_ln76_599, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4465 'xor' 'xor_ln198_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_983)   --->   "%and_ln198_491 = and i64 %or_ln76_603, i64 %xor_ln198_982" [./sha3.hpp:198]   --->   Operation 4466 'and' 'and_ln198_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4467 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_983 = xor i64 %and_ln198_491, i64 %or_ln76_600" [./sha3.hpp:198]   --->   Operation 4467 'xor' 'xor_ln198_983' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_985)   --->   "%xor_ln198_984 = xor i64 %or_ln76_603, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4468 'xor' 'xor_ln198_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_985)   --->   "%and_ln198_492 = and i64 %or_ln76_584, i64 %xor_ln198_984" [./sha3.hpp:198]   --->   Operation 4469 'and' 'and_ln198_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4470 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_985 = xor i64 %and_ln198_492, i64 %or_ln76_599" [./sha3.hpp:198]   --->   Operation 4470 'xor' 'xor_ln198_985' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_987)   --->   "%xor_ln198_986 = xor i64 %or_ln76_584, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4471 'xor' 'xor_ln198_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_987)   --->   "%and_ln198_493 = and i64 %or_ln76_586, i64 %xor_ln198_986" [./sha3.hpp:198]   --->   Operation 4472 'and' 'and_ln198_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4473 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_987 = xor i64 %and_ln198_493, i64 %or_ln76_603" [./sha3.hpp:198]   --->   Operation 4473 'xor' 'xor_ln198_987' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_989)   --->   "%xor_ln198_988 = xor i64 %or_ln76_591, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4474 'xor' 'xor_ln198_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_989)   --->   "%and_ln198_494 = and i64 %or_ln76_587, i64 %xor_ln198_988" [./sha3.hpp:198]   --->   Operation 4475 'and' 'and_ln198_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4476 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_989 = xor i64 %and_ln198_494, i64 %or_ln76_596" [./sha3.hpp:198]   --->   Operation 4476 'xor' 'xor_ln198_989' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_991)   --->   "%xor_ln198_990 = xor i64 %or_ln76_587, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4477 'xor' 'xor_ln198_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_991)   --->   "%and_ln198_495 = and i64 %or_ln76_588, i64 %xor_ln198_990" [./sha3.hpp:198]   --->   Operation 4478 'and' 'and_ln198_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4479 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_991 = xor i64 %and_ln198_495, i64 %or_ln76_591" [./sha3.hpp:198]   --->   Operation 4479 'xor' 'xor_ln198_991' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_993)   --->   "%xor_ln198_992 = xor i64 %or_ln76_588, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4480 'xor' 'xor_ln198_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_993)   --->   "%and_ln198_496 = and i64 %or_ln76_598, i64 %xor_ln198_992" [./sha3.hpp:198]   --->   Operation 4481 'and' 'and_ln198_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4482 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_993 = xor i64 %and_ln198_496, i64 %or_ln76_587" [./sha3.hpp:198]   --->   Operation 4482 'xor' 'xor_ln198_993' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_995)   --->   "%xor_ln198_994 = xor i64 %or_ln76_598, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4483 'xor' 'xor_ln198_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_995)   --->   "%and_ln198_497 = and i64 %or_ln76_596, i64 %xor_ln198_994" [./sha3.hpp:198]   --->   Operation 4484 'and' 'and_ln198_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4485 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_995 = xor i64 %and_ln198_497, i64 %or_ln76_588" [./sha3.hpp:198]   --->   Operation 4485 'xor' 'xor_ln198_995' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_997)   --->   "%xor_ln198_996 = xor i64 %or_ln76_596, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4486 'xor' 'xor_ln198_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_997)   --->   "%and_ln198_498 = and i64 %or_ln76_591, i64 %xor_ln198_996" [./sha3.hpp:198]   --->   Operation 4487 'and' 'and_ln198_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4488 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_997 = xor i64 %and_ln198_498, i64 %or_ln76_598" [./sha3.hpp:198]   --->   Operation 4488 'xor' 'xor_ln198_997' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_999)   --->   "%xor_ln198_998 = xor i64 %or_ln76_593, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4489 'xor' 'xor_ln198_998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_999)   --->   "%and_ln198_499 = and i64 %or_ln76_604, i64 %xor_ln198_998" [./sha3.hpp:198]   --->   Operation 4490 'and' 'and_ln198_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4491 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_999 = xor i64 %and_ln198_499, i64 %or_ln76_602" [./sha3.hpp:198]   --->   Operation 4491 'xor' 'xor_ln198_999' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4492 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1001)   --->   "%xor_ln198_1000 = xor i64 %or_ln76_604, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4492 'xor' 'xor_ln198_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1001)   --->   "%and_ln198_500 = and i64 %or_ln76_597, i64 %xor_ln198_1000" [./sha3.hpp:198]   --->   Operation 4493 'and' 'and_ln198_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4494 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1001 = xor i64 %and_ln198_500, i64 %or_ln76_593" [./sha3.hpp:198]   --->   Operation 4494 'xor' 'xor_ln198_1001' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4495 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1003)   --->   "%xor_ln198_1002 = xor i64 %or_ln76_597, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4495 'xor' 'xor_ln198_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1003)   --->   "%and_ln198_501 = and i64 %or_ln76_594, i64 %xor_ln198_1002" [./sha3.hpp:198]   --->   Operation 4496 'and' 'and_ln198_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4497 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1003 = xor i64 %and_ln198_501, i64 %or_ln76_604" [./sha3.hpp:198]   --->   Operation 4497 'xor' 'xor_ln198_1003' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1005)   --->   "%xor_ln198_1004 = xor i64 %or_ln76_594, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4498 'xor' 'xor_ln198_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1005)   --->   "%and_ln198_502 = and i64 %or_ln76_602, i64 %xor_ln198_1004" [./sha3.hpp:198]   --->   Operation 4499 'and' 'and_ln198_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4500 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1005 = xor i64 %and_ln198_502, i64 %or_ln76_597" [./sha3.hpp:198]   --->   Operation 4500 'xor' 'xor_ln198_1005' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1007)   --->   "%xor_ln198_1006 = xor i64 %or_ln76_602, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4501 'xor' 'xor_ln198_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1007)   --->   "%and_ln198_503 = and i64 %or_ln76_593, i64 %xor_ln198_1006" [./sha3.hpp:198]   --->   Operation 4502 'and' 'and_ln198_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4503 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1007 = xor i64 %and_ln198_503, i64 %or_ln76_594" [./sha3.hpp:198]   --->   Operation 4503 'xor' 'xor_ln198_1007' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4504 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_62)   --->   "%xor_ln203_60 = xor i64 %or_ln76_607, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 4504 'xor' 'xor_ln203_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_62)   --->   "%and_ln203_20 = and i64 %or_ln76_601, i64 %xor_ln203_60" [./sha3.hpp:203]   --->   Operation 4505 'and' 'and_ln203_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_62)   --->   "%xor_ln203_61 = xor i64 %and_ln203_20, i64 9223372039002292353" [./sha3.hpp:203]   --->   Operation 4506 'xor' 'xor_ln203_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4507 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_62 = xor i64 %xor_ln203_61, i64 %xor_ln123_500" [./sha3.hpp:203]   --->   Operation 4507 'xor' 'xor_ln203_62' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4508 [1/1] (0.00ns) (grouped into LUT with out node x_613)   --->   "%xor_ln113_420 = xor i64 %xor_ln198_989, i64 %xor_ln198_999" [./sha3.hpp:113]   --->   Operation 4508 'xor' 'xor_ln113_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4509 [1/1] (0.00ns) (grouped into LUT with out node x_613)   --->   "%xor_ln113_421 = xor i64 %xor_ln198_969, i64 %xor_ln203_62" [./sha3.hpp:113]   --->   Operation 4509 'xor' 'xor_ln113_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4510 [1/1] (0.00ns) (grouped into LUT with out node x_613)   --->   "%xor_ln113_422 = xor i64 %xor_ln113_421, i64 %xor_ln198_979" [./sha3.hpp:113]   --->   Operation 4510 'xor' 'xor_ln113_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4511 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_613 = xor i64 %xor_ln113_422, i64 %xor_ln113_420" [./sha3.hpp:113]   --->   Operation 4511 'xor' 'x_613' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4512 [1/1] (0.00ns) (grouped into LUT with out node x_609)   --->   "%xor_ln113_424 = xor i64 %xor_ln198_991, i64 %xor_ln198_1001" [./sha3.hpp:113]   --->   Operation 4512 'xor' 'xor_ln113_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4513 [1/1] (0.00ns) (grouped into LUT with out node x_609)   --->   "%xor_ln113_425 = xor i64 %xor_ln198_971, i64 %xor_ln198_961" [./sha3.hpp:113]   --->   Operation 4513 'xor' 'xor_ln113_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4514 [1/1] (0.00ns) (grouped into LUT with out node x_609)   --->   "%xor_ln113_426 = xor i64 %xor_ln113_425, i64 %xor_ln198_981" [./sha3.hpp:113]   --->   Operation 4514 'xor' 'xor_ln113_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4515 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_609 = xor i64 %xor_ln113_426, i64 %xor_ln113_424" [./sha3.hpp:113]   --->   Operation 4515 'xor' 'x_609' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4516 [1/1] (0.00ns) (grouped into LUT with out node x_610)   --->   "%xor_ln113_428 = xor i64 %xor_ln198_993, i64 %xor_ln198_1003" [./sha3.hpp:113]   --->   Operation 4516 'xor' 'xor_ln113_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4517 [1/1] (0.00ns) (grouped into LUT with out node x_610)   --->   "%xor_ln113_429 = xor i64 %xor_ln198_973, i64 %xor_ln198_963" [./sha3.hpp:113]   --->   Operation 4517 'xor' 'xor_ln113_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4518 [1/1] (0.00ns) (grouped into LUT with out node x_610)   --->   "%xor_ln113_430 = xor i64 %xor_ln113_429, i64 %xor_ln198_983" [./sha3.hpp:113]   --->   Operation 4518 'xor' 'xor_ln113_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4519 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_610 = xor i64 %xor_ln113_430, i64 %xor_ln113_428" [./sha3.hpp:113]   --->   Operation 4519 'xor' 'x_610' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4520 [1/1] (0.00ns) (grouped into LUT with out node x_611)   --->   "%xor_ln113_432 = xor i64 %xor_ln198_995, i64 %xor_ln198_1005" [./sha3.hpp:113]   --->   Operation 4520 'xor' 'xor_ln113_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4521 [1/1] (0.00ns) (grouped into LUT with out node x_611)   --->   "%xor_ln113_433 = xor i64 %xor_ln198_975, i64 %xor_ln198_965" [./sha3.hpp:113]   --->   Operation 4521 'xor' 'xor_ln113_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4522 [1/1] (0.00ns) (grouped into LUT with out node x_611)   --->   "%xor_ln113_434 = xor i64 %xor_ln113_433, i64 %xor_ln198_985" [./sha3.hpp:113]   --->   Operation 4522 'xor' 'xor_ln113_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4523 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_611 = xor i64 %xor_ln113_434, i64 %xor_ln113_432" [./sha3.hpp:113]   --->   Operation 4523 'xor' 'x_611' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4524 [1/1] (0.00ns) (grouped into LUT with out node x_612)   --->   "%xor_ln113_436 = xor i64 %xor_ln198_997, i64 %xor_ln198_1007" [./sha3.hpp:113]   --->   Operation 4524 'xor' 'xor_ln113_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node x_612)   --->   "%xor_ln113_437 = xor i64 %xor_ln198_977, i64 %xor_ln198_967" [./sha3.hpp:113]   --->   Operation 4525 'xor' 'xor_ln113_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node x_612)   --->   "%xor_ln113_438 = xor i64 %xor_ln113_437, i64 %xor_ln198_987" [./sha3.hpp:113]   --->   Operation 4526 'xor' 'xor_ln113_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4527 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_612 = xor i64 %xor_ln113_438, i64 %xor_ln113_436" [./sha3.hpp:113]   --->   Operation 4527 'xor' 'x_612' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4528 [1/1] (0.00ns)   --->   "%trunc_ln76_609 = trunc i64 %x_609" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4528 'trunc' 'trunc_ln76_609' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4529 [1/1] (0.00ns)   --->   "%tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_609, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4529 'bitselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4530 [1/1] (0.00ns)   --->   "%or_ln76_608 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_609, i1 %tmp_809" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4530 'bitconcatenate' 'or_ln76_608' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4531 [1/1] (0.28ns)   --->   "%tmp_810 = xor i64 %or_ln76_608, i64 %x_612" [./sha3.hpp:119]   --->   Operation 4531 'xor' 'tmp_810' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4532 [1/1] (0.28ns)   --->   "%xor_ln123_525 = xor i64 %tmp_810, i64 %xor_ln203_62" [./sha3.hpp:123]   --->   Operation 4532 'xor' 'xor_ln123_525' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4533 [1/1] (0.28ns)   --->   "%x_621 = xor i64 %tmp_810, i64 %xor_ln198_969" [./sha3.hpp:123]   --->   Operation 4533 'xor' 'x_621' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4534 [1/1] (0.28ns)   --->   "%x_615 = xor i64 %tmp_810, i64 %xor_ln198_979" [./sha3.hpp:123]   --->   Operation 4534 'xor' 'x_615' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4535 [1/1] (0.28ns)   --->   "%x_627 = xor i64 %tmp_810, i64 %xor_ln198_989" [./sha3.hpp:123]   --->   Operation 4535 'xor' 'x_627' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4536 [1/1] (0.28ns)   --->   "%x_633 = xor i64 %tmp_810, i64 %xor_ln198_999" [./sha3.hpp:123]   --->   Operation 4536 'xor' 'x_633' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4537 [1/1] (0.00ns)   --->   "%trunc_ln76_610 = trunc i64 %x_610" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4537 'trunc' 'trunc_ln76_610' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4538 [1/1] (0.00ns)   --->   "%tmp_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_610, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4538 'bitselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4539 [1/1] (0.00ns)   --->   "%or_ln76_609 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_610, i1 %tmp_811" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4539 'bitconcatenate' 'or_ln76_609' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4540 [1/1] (0.28ns)   --->   "%tmp_812 = xor i64 %or_ln76_609, i64 %x_613" [./sha3.hpp:119]   --->   Operation 4540 'xor' 'tmp_812' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4541 [1/1] (0.28ns)   --->   "%x_614 = xor i64 %tmp_812, i64 %xor_ln198_961" [./sha3.hpp:123]   --->   Operation 4541 'xor' 'x_614' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4542 [1/1] (0.28ns)   --->   "%x_637 = xor i64 %tmp_812, i64 %xor_ln198_971" [./sha3.hpp:123]   --->   Operation 4542 'xor' 'x_637' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4543 [1/1] (0.28ns)   --->   "%x_617 = xor i64 %tmp_812, i64 %xor_ln198_981" [./sha3.hpp:123]   --->   Operation 4543 'xor' 'x_617' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4544 [1/1] (0.28ns)   --->   "%x_622 = xor i64 %tmp_812, i64 %xor_ln198_991" [./sha3.hpp:123]   --->   Operation 4544 'xor' 'x_622' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4545 [1/1] (0.28ns)   --->   "%x_624 = xor i64 %tmp_812, i64 %xor_ln198_1001" [./sha3.hpp:123]   --->   Operation 4545 'xor' 'x_624' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4546 [1/1] (0.00ns)   --->   "%trunc_ln76_611 = trunc i64 %x_611" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4546 'trunc' 'trunc_ln76_611' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4547 [1/1] (0.00ns)   --->   "%tmp_813 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_611, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4547 'bitselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4548 [1/1] (0.00ns)   --->   "%or_ln76_610 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_611, i1 %tmp_813" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4548 'bitconcatenate' 'or_ln76_610' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4549 [1/1] (0.28ns)   --->   "%tmp_814 = xor i64 %or_ln76_610, i64 %x_609" [./sha3.hpp:119]   --->   Operation 4549 'xor' 'tmp_814' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4550 [1/1] (0.28ns)   --->   "%x_632 = xor i64 %tmp_814, i64 %xor_ln198_963" [./sha3.hpp:123]   --->   Operation 4550 'xor' 'x_632' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4551 [1/1] (0.28ns)   --->   "%x_616 = xor i64 %tmp_814, i64 %xor_ln198_973" [./sha3.hpp:123]   --->   Operation 4551 'xor' 'x_616' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4552 [1/1] (0.28ns)   --->   "%x_631 = xor i64 %tmp_814, i64 %xor_ln198_983" [./sha3.hpp:123]   --->   Operation 4552 'xor' 'x_631' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4553 [1/1] (0.28ns)   --->   "%x_618 = xor i64 %tmp_814, i64 %xor_ln198_993" [./sha3.hpp:123]   --->   Operation 4553 'xor' 'x_618' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4554 [1/1] (0.28ns)   --->   "%x_635 = xor i64 %tmp_814, i64 %xor_ln198_1003" [./sha3.hpp:123]   --->   Operation 4554 'xor' 'x_635' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4555 [1/1] (0.00ns)   --->   "%trunc_ln76_612 = trunc i64 %x_612" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4555 'trunc' 'trunc_ln76_612' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4556 [1/1] (0.00ns)   --->   "%tmp_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_612, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4556 'bitselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4557 [1/1] (0.00ns)   --->   "%or_ln76_611 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_612, i1 %tmp_815" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4557 'bitconcatenate' 'or_ln76_611' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4558 [1/1] (0.28ns)   --->   "%tmp_816 = xor i64 %or_ln76_611, i64 %x_610" [./sha3.hpp:119]   --->   Operation 4558 'xor' 'tmp_816' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4559 [1/1] (0.28ns)   --->   "%x_620 = xor i64 %tmp_816, i64 %xor_ln198_965" [./sha3.hpp:123]   --->   Operation 4559 'xor' 'x_620' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4560 [1/1] (0.28ns)   --->   "%x_623 = xor i64 %tmp_816, i64 %xor_ln198_975" [./sha3.hpp:123]   --->   Operation 4560 'xor' 'x_623' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4561 [1/1] (0.28ns)   --->   "%x_630 = xor i64 %tmp_816, i64 %xor_ln198_985" [./sha3.hpp:123]   --->   Operation 4561 'xor' 'x_630' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4562 [1/1] (0.28ns)   --->   "%x_619 = xor i64 %tmp_816, i64 %xor_ln198_995" [./sha3.hpp:123]   --->   Operation 4562 'xor' 'x_619' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4563 [1/1] (0.28ns)   --->   "%x_628 = xor i64 %tmp_816, i64 %xor_ln198_1005" [./sha3.hpp:123]   --->   Operation 4563 'xor' 'x_628' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4564 [1/1] (0.00ns)   --->   "%trunc_ln76_613 = trunc i64 %x_613" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4564 'trunc' 'trunc_ln76_613' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4565 [1/1] (0.00ns)   --->   "%tmp_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_613, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4565 'bitselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4566 [1/1] (0.00ns)   --->   "%or_ln76_612 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_613, i1 %tmp_817" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4566 'bitconcatenate' 'or_ln76_612' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4567 [1/1] (0.28ns)   --->   "%tmp_818 = xor i64 %or_ln76_612, i64 %x_611" [./sha3.hpp:119]   --->   Operation 4567 'xor' 'tmp_818' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4568 [1/1] (0.28ns)   --->   "%x_626 = xor i64 %tmp_818, i64 %xor_ln198_967" [./sha3.hpp:123]   --->   Operation 4568 'xor' 'x_626' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4569 [1/1] (0.28ns)   --->   "%x_636 = xor i64 %tmp_818, i64 %xor_ln198_977" [./sha3.hpp:123]   --->   Operation 4569 'xor' 'x_636' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4570 [1/1] (0.28ns)   --->   "%x_634 = xor i64 %tmp_818, i64 %xor_ln198_987" [./sha3.hpp:123]   --->   Operation 4570 'xor' 'x_634' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4571 [1/1] (0.28ns)   --->   "%x_629 = xor i64 %tmp_818, i64 %xor_ln198_997" [./sha3.hpp:123]   --->   Operation 4571 'xor' 'x_629' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4572 [1/1] (0.28ns)   --->   "%x_625 = xor i64 %tmp_818, i64 %xor_ln198_1007" [./sha3.hpp:123]   --->   Operation 4572 'xor' 'x_625' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4573 [1/1] (0.00ns)   --->   "%trunc_ln76_614 = trunc i64 %x_614" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 4573 'trunc' 'trunc_ln76_614' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4574 [1/1] (0.00ns)   --->   "%tmp_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_614, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 4574 'bitselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4575 [1/1] (0.00ns)   --->   "%or_ln76_613 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_614, i1 %tmp_819" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 4575 'bitconcatenate' 'or_ln76_613' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4576 [1/1] (0.00ns)   --->   "%trunc_ln76_615 = trunc i64 %x_615" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 4576 'trunc' 'trunc_ln76_615' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4577 [1/1] (0.00ns)   --->   "%lshr_ln76_483 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_615, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 4577 'partselect' 'lshr_ln76_483' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4578 [1/1] (0.00ns)   --->   "%or_ln76_614 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_615, i3 %lshr_ln76_483" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 4578 'bitconcatenate' 'or_ln76_614' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4579 [1/1] (0.00ns)   --->   "%trunc_ln76_616 = trunc i64 %x_616" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 4579 'trunc' 'trunc_ln76_616' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4580 [1/1] (0.00ns)   --->   "%lshr_ln76_484 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_616, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 4580 'partselect' 'lshr_ln76_484' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4581 [1/1] (0.00ns)   --->   "%or_ln76_615 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_616, i6 %lshr_ln76_484" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 4581 'bitconcatenate' 'or_ln76_615' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4582 [1/1] (0.00ns)   --->   "%trunc_ln76_617 = trunc i64 %x_617" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 4582 'trunc' 'trunc_ln76_617' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4583 [1/1] (0.00ns)   --->   "%lshr_ln76_485 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_617, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 4583 'partselect' 'lshr_ln76_485' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4584 [1/1] (0.00ns)   --->   "%or_ln76_616 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_617, i10 %lshr_ln76_485" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 4584 'bitconcatenate' 'or_ln76_616' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4585 [1/1] (0.00ns)   --->   "%trunc_ln76_618 = trunc i64 %x_618" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 4585 'trunc' 'trunc_ln76_618' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4586 [1/1] (0.00ns)   --->   "%lshr_ln76_486 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_618, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 4586 'partselect' 'lshr_ln76_486' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4587 [1/1] (0.00ns)   --->   "%or_ln76_617 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_618, i15 %lshr_ln76_486" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 4587 'bitconcatenate' 'or_ln76_617' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4588 [1/1] (0.00ns)   --->   "%trunc_ln76_619 = trunc i64 %x_619" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 4588 'trunc' 'trunc_ln76_619' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4589 [1/1] (0.00ns)   --->   "%lshr_ln76_487 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_619, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 4589 'partselect' 'lshr_ln76_487' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4590 [1/1] (0.00ns)   --->   "%or_ln76_618 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_619, i21 %lshr_ln76_487" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 4590 'bitconcatenate' 'or_ln76_618' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4591 [1/1] (0.00ns)   --->   "%trunc_ln76_620 = trunc i64 %x_620" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 4591 'trunc' 'trunc_ln76_620' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4592 [1/1] (0.00ns)   --->   "%lshr_ln76_488 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_620, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 4592 'partselect' 'lshr_ln76_488' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4593 [1/1] (0.00ns)   --->   "%or_ln76_619 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_620, i28 %lshr_ln76_488" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 4593 'bitconcatenate' 'or_ln76_619' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4594 [1/1] (0.00ns)   --->   "%trunc_ln76_621 = trunc i64 %x_621" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 4594 'trunc' 'trunc_ln76_621' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4595 [1/1] (0.00ns)   --->   "%lshr_ln76_489 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_621, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 4595 'partselect' 'lshr_ln76_489' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4596 [1/1] (0.00ns)   --->   "%or_ln76_620 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_621, i36 %lshr_ln76_489" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 4596 'bitconcatenate' 'or_ln76_620' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4597 [1/1] (0.00ns)   --->   "%trunc_ln76_622 = trunc i64 %x_622" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 4597 'trunc' 'trunc_ln76_622' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4598 [1/1] (0.00ns)   --->   "%lshr_ln76_490 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_622, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 4598 'partselect' 'lshr_ln76_490' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4599 [1/1] (0.00ns)   --->   "%or_ln76_621 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_622, i45 %lshr_ln76_490" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 4599 'bitconcatenate' 'or_ln76_621' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4600 [1/1] (0.00ns)   --->   "%trunc_ln76_623 = trunc i64 %x_623" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 4600 'trunc' 'trunc_ln76_623' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4601 [1/1] (0.00ns)   --->   "%lshr_ln76_491 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_623, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 4601 'partselect' 'lshr_ln76_491' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4602 [1/1] (0.00ns)   --->   "%or_ln76_622 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_623, i55 %lshr_ln76_491" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 4602 'bitconcatenate' 'or_ln76_622' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4603 [1/1] (0.00ns)   --->   "%trunc_ln76_624 = trunc i64 %x_624" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 4603 'trunc' 'trunc_ln76_624' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4604 [1/1] (0.00ns)   --->   "%lshr_ln76_492 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_624, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 4604 'partselect' 'lshr_ln76_492' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4605 [1/1] (0.00ns)   --->   "%or_ln76_623 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_624, i2 %lshr_ln76_492" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 4605 'bitconcatenate' 'or_ln76_623' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4606 [1/1] (0.00ns)   --->   "%trunc_ln76_625 = trunc i64 %x_625" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 4606 'trunc' 'trunc_ln76_625' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4607 [1/1] (0.00ns)   --->   "%lshr_ln76_493 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_625, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 4607 'partselect' 'lshr_ln76_493' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4608 [1/1] (0.00ns)   --->   "%or_ln76_624 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_625, i14 %lshr_ln76_493" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 4608 'bitconcatenate' 'or_ln76_624' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4609 [1/1] (0.00ns)   --->   "%trunc_ln76_626 = trunc i64 %x_626" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 4609 'trunc' 'trunc_ln76_626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4610 [1/1] (0.00ns)   --->   "%lshr_ln76_494 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_626, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 4610 'partselect' 'lshr_ln76_494' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4611 [1/1] (0.00ns)   --->   "%or_ln76_625 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_626, i27 %lshr_ln76_494" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 4611 'bitconcatenate' 'or_ln76_625' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4612 [1/1] (0.00ns)   --->   "%trunc_ln76_627 = trunc i64 %x_627" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 4612 'trunc' 'trunc_ln76_627' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4613 [1/1] (0.00ns)   --->   "%lshr_ln76_495 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_627, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 4613 'partselect' 'lshr_ln76_495' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4614 [1/1] (0.00ns)   --->   "%or_ln76_626 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_627, i41 %lshr_ln76_495" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 4614 'bitconcatenate' 'or_ln76_626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4615 [1/1] (0.00ns)   --->   "%trunc_ln76_628 = trunc i64 %x_628" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 4615 'trunc' 'trunc_ln76_628' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4616 [1/1] (0.00ns)   --->   "%lshr_ln76_496 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_628, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 4616 'partselect' 'lshr_ln76_496' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4617 [1/1] (0.00ns)   --->   "%or_ln76_627 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_628, i56 %lshr_ln76_496" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 4617 'bitconcatenate' 'or_ln76_627' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4618 [1/1] (0.00ns)   --->   "%trunc_ln76_629 = trunc i64 %x_629" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 4618 'trunc' 'trunc_ln76_629' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4619 [1/1] (0.00ns)   --->   "%lshr_ln76_497 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_629, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 4619 'partselect' 'lshr_ln76_497' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4620 [1/1] (0.00ns)   --->   "%or_ln76_628 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_629, i8 %lshr_ln76_497" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 4620 'bitconcatenate' 'or_ln76_628' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4621 [1/1] (0.00ns)   --->   "%trunc_ln76_630 = trunc i64 %x_630" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 4621 'trunc' 'trunc_ln76_630' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4622 [1/1] (0.00ns)   --->   "%lshr_ln76_498 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_630, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 4622 'partselect' 'lshr_ln76_498' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4623 [1/1] (0.00ns)   --->   "%or_ln76_629 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_630, i25 %lshr_ln76_498" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 4623 'bitconcatenate' 'or_ln76_629' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4624 [1/1] (0.00ns)   --->   "%trunc_ln76_631 = trunc i64 %x_631" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 4624 'trunc' 'trunc_ln76_631' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4625 [1/1] (0.00ns)   --->   "%lshr_ln76_499 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_631, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 4625 'partselect' 'lshr_ln76_499' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4626 [1/1] (0.00ns)   --->   "%or_ln76_630 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_631, i43 %lshr_ln76_499" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 4626 'bitconcatenate' 'or_ln76_630' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4627 [1/1] (0.00ns)   --->   "%trunc_ln76_632 = trunc i64 %x_632" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 4627 'trunc' 'trunc_ln76_632' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4628 [1/1] (0.00ns)   --->   "%lshr_ln76_500 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_632, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 4628 'partselect' 'lshr_ln76_500' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4629 [1/1] (0.00ns)   --->   "%or_ln76_631 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_632, i62 %lshr_ln76_500" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 4629 'bitconcatenate' 'or_ln76_631' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4630 [1/1] (0.00ns)   --->   "%trunc_ln76_633 = trunc i64 %x_633" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 4630 'trunc' 'trunc_ln76_633' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4631 [1/1] (0.00ns)   --->   "%lshr_ln76_501 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_633, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 4631 'partselect' 'lshr_ln76_501' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4632 [1/1] (0.00ns)   --->   "%or_ln76_632 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_633, i18 %lshr_ln76_501" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 4632 'bitconcatenate' 'or_ln76_632' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4633 [1/1] (0.00ns)   --->   "%trunc_ln76_634 = trunc i64 %x_634" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 4633 'trunc' 'trunc_ln76_634' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4634 [1/1] (0.00ns)   --->   "%lshr_ln76_502 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_634, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 4634 'partselect' 'lshr_ln76_502' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4635 [1/1] (0.00ns)   --->   "%or_ln76_633 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_634, i39 %lshr_ln76_502" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 4635 'bitconcatenate' 'or_ln76_633' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4636 [1/1] (0.00ns)   --->   "%trunc_ln76_635 = trunc i64 %x_635" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 4636 'trunc' 'trunc_ln76_635' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4637 [1/1] (0.00ns)   --->   "%lshr_ln76_503 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_635, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 4637 'partselect' 'lshr_ln76_503' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4638 [1/1] (0.00ns)   --->   "%or_ln76_634 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_635, i61 %lshr_ln76_503" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 4638 'bitconcatenate' 'or_ln76_634' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4639 [1/1] (0.00ns)   --->   "%trunc_ln76_636 = trunc i64 %x_636" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 4639 'trunc' 'trunc_ln76_636' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4640 [1/1] (0.00ns)   --->   "%lshr_ln76_504 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_636, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 4640 'partselect' 'lshr_ln76_504' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4641 [1/1] (0.00ns)   --->   "%or_ln76_635 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_636, i20 %lshr_ln76_504" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 4641 'bitconcatenate' 'or_ln76_635' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4642 [1/1] (0.00ns)   --->   "%trunc_ln76_637 = trunc i64 %x_637" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 4642 'trunc' 'trunc_ln76_637' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4643 [1/1] (0.00ns)   --->   "%lshr_ln76_505 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_637, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 4643 'partselect' 'lshr_ln76_505' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4644 [1/1] (0.00ns)   --->   "%or_ln76_636 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_637, i44 %lshr_ln76_505" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 4644 'bitconcatenate' 'or_ln76_636' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1009)   --->   "%xor_ln198_1008 = xor i64 %or_ln76_630, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4645 'xor' 'xor_ln198_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1009)   --->   "%and_ln198_504 = and i64 %or_ln76_618, i64 %xor_ln198_1008" [./sha3.hpp:198]   --->   Operation 4646 'and' 'and_ln198_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4647 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1009 = xor i64 %and_ln198_504, i64 %or_ln76_636" [./sha3.hpp:198]   --->   Operation 4647 'xor' 'xor_ln198_1009' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1011)   --->   "%xor_ln198_1010 = xor i64 %or_ln76_618, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4648 'xor' 'xor_ln198_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1011)   --->   "%and_ln198_505 = and i64 %or_ln76_624, i64 %xor_ln198_1010" [./sha3.hpp:198]   --->   Operation 4649 'and' 'and_ln198_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4650 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1011 = xor i64 %and_ln198_505, i64 %or_ln76_630" [./sha3.hpp:198]   --->   Operation 4650 'xor' 'xor_ln198_1011' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4651 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1013)   --->   "%xor_ln198_1012 = xor i64 %or_ln76_624, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4651 'xor' 'xor_ln198_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1013)   --->   "%and_ln198_506 = and i64 %xor_ln123_525, i64 %xor_ln198_1012" [./sha3.hpp:198]   --->   Operation 4652 'and' 'and_ln198_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4653 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1013 = xor i64 %and_ln198_506, i64 %or_ln76_618" [./sha3.hpp:198]   --->   Operation 4653 'xor' 'xor_ln198_1013' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1015)   --->   "%xor_ln198_1014 = xor i64 %xor_ln123_525, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4654 'xor' 'xor_ln198_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1015)   --->   "%and_ln198_507 = and i64 %or_ln76_636, i64 %xor_ln198_1014" [./sha3.hpp:198]   --->   Operation 4655 'and' 'and_ln198_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4656 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1015 = xor i64 %and_ln198_507, i64 %or_ln76_624" [./sha3.hpp:198]   --->   Operation 4656 'xor' 'xor_ln198_1015' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4657 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1017)   --->   "%xor_ln198_1016 = xor i64 %or_ln76_635, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4657 'xor' 'xor_ln198_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4658 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1017)   --->   "%and_ln198_508 = and i64 %or_ln76_614, i64 %xor_ln198_1016" [./sha3.hpp:198]   --->   Operation 4658 'and' 'and_ln198_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4659 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1017 = xor i64 %and_ln198_508, i64 %or_ln76_619" [./sha3.hpp:198]   --->   Operation 4659 'xor' 'xor_ln198_1017' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4660 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1019)   --->   "%xor_ln198_1018 = xor i64 %or_ln76_614, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4660 'xor' 'xor_ln198_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1019)   --->   "%and_ln198_509 = and i64 %or_ln76_621, i64 %xor_ln198_1018" [./sha3.hpp:198]   --->   Operation 4661 'and' 'and_ln198_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4662 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1019 = xor i64 %and_ln198_509, i64 %or_ln76_635" [./sha3.hpp:198]   --->   Operation 4662 'xor' 'xor_ln198_1019' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4663 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1021)   --->   "%xor_ln198_1020 = xor i64 %or_ln76_621, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4663 'xor' 'xor_ln198_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4664 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1021)   --->   "%and_ln198_510 = and i64 %or_ln76_634, i64 %xor_ln198_1020" [./sha3.hpp:198]   --->   Operation 4664 'and' 'and_ln198_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4665 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1021 = xor i64 %and_ln198_510, i64 %or_ln76_614" [./sha3.hpp:198]   --->   Operation 4665 'xor' 'xor_ln198_1021' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1023)   --->   "%xor_ln198_1022 = xor i64 %or_ln76_634, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4666 'xor' 'xor_ln198_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1023)   --->   "%and_ln198_511 = and i64 %or_ln76_619, i64 %xor_ln198_1022" [./sha3.hpp:198]   --->   Operation 4667 'and' 'and_ln198_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4668 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1023 = xor i64 %and_ln198_511, i64 %or_ln76_621" [./sha3.hpp:198]   --->   Operation 4668 'xor' 'xor_ln198_1023' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4669 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1025)   --->   "%xor_ln198_1024 = xor i64 %or_ln76_619, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4669 'xor' 'xor_ln198_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1025)   --->   "%and_ln198_512 = and i64 %or_ln76_635, i64 %xor_ln198_1024" [./sha3.hpp:198]   --->   Operation 4670 'and' 'and_ln198_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4671 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1025 = xor i64 %and_ln198_512, i64 %or_ln76_634" [./sha3.hpp:198]   --->   Operation 4671 'xor' 'xor_ln198_1025' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1027)   --->   "%xor_ln198_1026 = xor i64 %or_ln76_615, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4672 'xor' 'xor_ln198_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1027)   --->   "%and_ln198_513 = and i64 %or_ln76_629, i64 %xor_ln198_1026" [./sha3.hpp:198]   --->   Operation 4673 'and' 'and_ln198_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4674 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1027 = xor i64 %and_ln198_513, i64 %or_ln76_613" [./sha3.hpp:198]   --->   Operation 4674 'xor' 'xor_ln198_1027' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1029)   --->   "%xor_ln198_1028 = xor i64 %or_ln76_629, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4675 'xor' 'xor_ln198_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1029)   --->   "%and_ln198_514 = and i64 %or_ln76_628, i64 %xor_ln198_1028" [./sha3.hpp:198]   --->   Operation 4676 'and' 'and_ln198_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4677 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1029 = xor i64 %and_ln198_514, i64 %or_ln76_615" [./sha3.hpp:198]   --->   Operation 4677 'xor' 'xor_ln198_1029' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1031)   --->   "%xor_ln198_1030 = xor i64 %or_ln76_628, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4678 'xor' 'xor_ln198_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1031)   --->   "%and_ln198_515 = and i64 %or_ln76_632, i64 %xor_ln198_1030" [./sha3.hpp:198]   --->   Operation 4679 'and' 'and_ln198_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4680 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1031 = xor i64 %and_ln198_515, i64 %or_ln76_629" [./sha3.hpp:198]   --->   Operation 4680 'xor' 'xor_ln198_1031' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1033)   --->   "%xor_ln198_1032 = xor i64 %or_ln76_632, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4681 'xor' 'xor_ln198_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1033)   --->   "%and_ln198_516 = and i64 %or_ln76_613, i64 %xor_ln198_1032" [./sha3.hpp:198]   --->   Operation 4682 'and' 'and_ln198_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4683 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1033 = xor i64 %and_ln198_516, i64 %or_ln76_628" [./sha3.hpp:198]   --->   Operation 4683 'xor' 'xor_ln198_1033' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1035)   --->   "%xor_ln198_1034 = xor i64 %or_ln76_613, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4684 'xor' 'xor_ln198_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1035)   --->   "%and_ln198_517 = and i64 %or_ln76_615, i64 %xor_ln198_1034" [./sha3.hpp:198]   --->   Operation 4685 'and' 'and_ln198_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4686 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1035 = xor i64 %and_ln198_517, i64 %or_ln76_632" [./sha3.hpp:198]   --->   Operation 4686 'xor' 'xor_ln198_1035' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1037)   --->   "%xor_ln198_1036 = xor i64 %or_ln76_620, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4687 'xor' 'xor_ln198_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1037)   --->   "%and_ln198_518 = and i64 %or_ln76_616, i64 %xor_ln198_1036" [./sha3.hpp:198]   --->   Operation 4688 'and' 'and_ln198_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4689 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1037 = xor i64 %and_ln198_518, i64 %or_ln76_625" [./sha3.hpp:198]   --->   Operation 4689 'xor' 'xor_ln198_1037' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1039)   --->   "%xor_ln198_1038 = xor i64 %or_ln76_616, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4690 'xor' 'xor_ln198_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1039)   --->   "%and_ln198_519 = and i64 %or_ln76_617, i64 %xor_ln198_1038" [./sha3.hpp:198]   --->   Operation 4691 'and' 'and_ln198_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4692 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1039 = xor i64 %and_ln198_519, i64 %or_ln76_620" [./sha3.hpp:198]   --->   Operation 4692 'xor' 'xor_ln198_1039' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1041)   --->   "%xor_ln198_1040 = xor i64 %or_ln76_617, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4693 'xor' 'xor_ln198_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1041)   --->   "%and_ln198_520 = and i64 %or_ln76_627, i64 %xor_ln198_1040" [./sha3.hpp:198]   --->   Operation 4694 'and' 'and_ln198_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4695 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1041 = xor i64 %and_ln198_520, i64 %or_ln76_616" [./sha3.hpp:198]   --->   Operation 4695 'xor' 'xor_ln198_1041' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4696 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1043)   --->   "%xor_ln198_1042 = xor i64 %or_ln76_627, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4696 'xor' 'xor_ln198_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1043)   --->   "%and_ln198_521 = and i64 %or_ln76_625, i64 %xor_ln198_1042" [./sha3.hpp:198]   --->   Operation 4697 'and' 'and_ln198_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4698 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1043 = xor i64 %and_ln198_521, i64 %or_ln76_617" [./sha3.hpp:198]   --->   Operation 4698 'xor' 'xor_ln198_1043' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4699 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1045)   --->   "%xor_ln198_1044 = xor i64 %or_ln76_625, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4699 'xor' 'xor_ln198_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4700 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1045)   --->   "%and_ln198_522 = and i64 %or_ln76_620, i64 %xor_ln198_1044" [./sha3.hpp:198]   --->   Operation 4700 'and' 'and_ln198_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4701 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1045 = xor i64 %and_ln198_522, i64 %or_ln76_627" [./sha3.hpp:198]   --->   Operation 4701 'xor' 'xor_ln198_1045' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4702 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1047)   --->   "%xor_ln198_1046 = xor i64 %or_ln76_622, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4702 'xor' 'xor_ln198_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4703 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1047)   --->   "%and_ln198_523 = and i64 %or_ln76_633, i64 %xor_ln198_1046" [./sha3.hpp:198]   --->   Operation 4703 'and' 'and_ln198_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4704 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1047 = xor i64 %and_ln198_523, i64 %or_ln76_631" [./sha3.hpp:198]   --->   Operation 4704 'xor' 'xor_ln198_1047' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1049)   --->   "%xor_ln198_1048 = xor i64 %or_ln76_633, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4705 'xor' 'xor_ln198_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1049)   --->   "%and_ln198_524 = and i64 %or_ln76_626, i64 %xor_ln198_1048" [./sha3.hpp:198]   --->   Operation 4706 'and' 'and_ln198_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4707 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1049 = xor i64 %and_ln198_524, i64 %or_ln76_622" [./sha3.hpp:198]   --->   Operation 4707 'xor' 'xor_ln198_1049' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1051)   --->   "%xor_ln198_1050 = xor i64 %or_ln76_626, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4708 'xor' 'xor_ln198_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4709 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1051)   --->   "%and_ln198_525 = and i64 %or_ln76_623, i64 %xor_ln198_1050" [./sha3.hpp:198]   --->   Operation 4709 'and' 'and_ln198_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4710 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1051 = xor i64 %and_ln198_525, i64 %or_ln76_633" [./sha3.hpp:198]   --->   Operation 4710 'xor' 'xor_ln198_1051' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4711 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1053)   --->   "%xor_ln198_1052 = xor i64 %or_ln76_623, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4711 'xor' 'xor_ln198_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1053)   --->   "%and_ln198_526 = and i64 %or_ln76_631, i64 %xor_ln198_1052" [./sha3.hpp:198]   --->   Operation 4712 'and' 'and_ln198_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4713 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1053 = xor i64 %and_ln198_526, i64 %or_ln76_626" [./sha3.hpp:198]   --->   Operation 4713 'xor' 'xor_ln198_1053' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4714 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1055)   --->   "%xor_ln198_1054 = xor i64 %or_ln76_631, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4714 'xor' 'xor_ln198_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4715 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1055)   --->   "%and_ln198_527 = and i64 %or_ln76_622, i64 %xor_ln198_1054" [./sha3.hpp:198]   --->   Operation 4715 'and' 'and_ln198_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4716 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1055 = xor i64 %and_ln198_527, i64 %or_ln76_623" [./sha3.hpp:198]   --->   Operation 4716 'xor' 'xor_ln198_1055' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4717 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_65)   --->   "%xor_ln203_63 = xor i64 %or_ln76_636, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 4717 'xor' 'xor_ln203_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4718 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_65)   --->   "%and_ln203_21 = and i64 %or_ln76_630, i64 %xor_ln203_63" [./sha3.hpp:203]   --->   Operation 4718 'and' 'and_ln203_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4719 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_65)   --->   "%xor_ln203_64 = xor i64 %and_ln203_21, i64 9223372036854808704" [./sha3.hpp:203]   --->   Operation 4719 'xor' 'xor_ln203_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4720 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_65 = xor i64 %xor_ln203_64, i64 %xor_ln123_525" [./sha3.hpp:203]   --->   Operation 4720 'xor' 'xor_ln203_65' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4721 [1/1] (0.00ns) (grouped into LUT with out node x_642)   --->   "%xor_ln113_440 = xor i64 %xor_ln198_1037, i64 %xor_ln198_1047" [./sha3.hpp:113]   --->   Operation 4721 'xor' 'xor_ln113_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4722 [1/1] (0.00ns) (grouped into LUT with out node x_642)   --->   "%xor_ln113_441 = xor i64 %xor_ln198_1017, i64 %xor_ln203_65" [./sha3.hpp:113]   --->   Operation 4722 'xor' 'xor_ln113_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node x_642)   --->   "%xor_ln113_442 = xor i64 %xor_ln113_441, i64 %xor_ln198_1027" [./sha3.hpp:113]   --->   Operation 4723 'xor' 'xor_ln113_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4724 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_642 = xor i64 %xor_ln113_442, i64 %xor_ln113_440" [./sha3.hpp:113]   --->   Operation 4724 'xor' 'x_642' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4725 [1/1] (0.00ns) (grouped into LUT with out node x_638)   --->   "%xor_ln113_444 = xor i64 %xor_ln198_1039, i64 %xor_ln198_1049" [./sha3.hpp:113]   --->   Operation 4725 'xor' 'xor_ln113_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4726 [1/1] (0.00ns) (grouped into LUT with out node x_638)   --->   "%xor_ln113_445 = xor i64 %xor_ln198_1019, i64 %xor_ln198_1009" [./sha3.hpp:113]   --->   Operation 4726 'xor' 'xor_ln113_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4727 [1/1] (0.00ns) (grouped into LUT with out node x_638)   --->   "%xor_ln113_446 = xor i64 %xor_ln113_445, i64 %xor_ln198_1029" [./sha3.hpp:113]   --->   Operation 4727 'xor' 'xor_ln113_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4728 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_638 = xor i64 %xor_ln113_446, i64 %xor_ln113_444" [./sha3.hpp:113]   --->   Operation 4728 'xor' 'x_638' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4729 [1/1] (0.00ns) (grouped into LUT with out node x_639)   --->   "%xor_ln113_448 = xor i64 %xor_ln198_1041, i64 %xor_ln198_1051" [./sha3.hpp:113]   --->   Operation 4729 'xor' 'xor_ln113_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4730 [1/1] (0.00ns) (grouped into LUT with out node x_639)   --->   "%xor_ln113_449 = xor i64 %xor_ln198_1021, i64 %xor_ln198_1011" [./sha3.hpp:113]   --->   Operation 4730 'xor' 'xor_ln113_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4731 [1/1] (0.00ns) (grouped into LUT with out node x_639)   --->   "%xor_ln113_450 = xor i64 %xor_ln113_449, i64 %xor_ln198_1031" [./sha3.hpp:113]   --->   Operation 4731 'xor' 'xor_ln113_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4732 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_639 = xor i64 %xor_ln113_450, i64 %xor_ln113_448" [./sha3.hpp:113]   --->   Operation 4732 'xor' 'x_639' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4733 [1/1] (0.00ns) (grouped into LUT with out node x_640)   --->   "%xor_ln113_452 = xor i64 %xor_ln198_1043, i64 %xor_ln198_1053" [./sha3.hpp:113]   --->   Operation 4733 'xor' 'xor_ln113_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4734 [1/1] (0.00ns) (grouped into LUT with out node x_640)   --->   "%xor_ln113_453 = xor i64 %xor_ln198_1023, i64 %xor_ln198_1013" [./sha3.hpp:113]   --->   Operation 4734 'xor' 'xor_ln113_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4735 [1/1] (0.00ns) (grouped into LUT with out node x_640)   --->   "%xor_ln113_454 = xor i64 %xor_ln113_453, i64 %xor_ln198_1033" [./sha3.hpp:113]   --->   Operation 4735 'xor' 'xor_ln113_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4736 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_640 = xor i64 %xor_ln113_454, i64 %xor_ln113_452" [./sha3.hpp:113]   --->   Operation 4736 'xor' 'x_640' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4737 [1/1] (0.00ns) (grouped into LUT with out node x_641)   --->   "%xor_ln113_456 = xor i64 %xor_ln198_1045, i64 %xor_ln198_1055" [./sha3.hpp:113]   --->   Operation 4737 'xor' 'xor_ln113_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4738 [1/1] (0.00ns) (grouped into LUT with out node x_641)   --->   "%xor_ln113_457 = xor i64 %xor_ln198_1025, i64 %xor_ln198_1015" [./sha3.hpp:113]   --->   Operation 4738 'xor' 'xor_ln113_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4739 [1/1] (0.00ns) (grouped into LUT with out node x_641)   --->   "%xor_ln113_458 = xor i64 %xor_ln113_457, i64 %xor_ln198_1035" [./sha3.hpp:113]   --->   Operation 4739 'xor' 'xor_ln113_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4740 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_641 = xor i64 %xor_ln113_458, i64 %xor_ln113_456" [./sha3.hpp:113]   --->   Operation 4740 'xor' 'x_641' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4741 [1/1] (0.00ns)   --->   "%trunc_ln76_638 = trunc i64 %x_638" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4741 'trunc' 'trunc_ln76_638' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4742 [1/1] (0.00ns)   --->   "%tmp_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_638, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4742 'bitselect' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4743 [1/1] (0.00ns)   --->   "%or_ln76_637 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_638, i1 %tmp_820" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4743 'bitconcatenate' 'or_ln76_637' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4744 [1/1] (0.28ns)   --->   "%tmp_821 = xor i64 %or_ln76_637, i64 %x_641" [./sha3.hpp:119]   --->   Operation 4744 'xor' 'tmp_821' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4745 [1/1] (0.28ns)   --->   "%xor_ln123_550 = xor i64 %tmp_821, i64 %xor_ln203_65" [./sha3.hpp:123]   --->   Operation 4745 'xor' 'xor_ln123_550' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4746 [1/1] (0.28ns)   --->   "%x_650 = xor i64 %tmp_821, i64 %xor_ln198_1017" [./sha3.hpp:123]   --->   Operation 4746 'xor' 'x_650' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4747 [1/1] (0.28ns)   --->   "%x_644 = xor i64 %tmp_821, i64 %xor_ln198_1027" [./sha3.hpp:123]   --->   Operation 4747 'xor' 'x_644' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4748 [1/1] (0.28ns)   --->   "%x_656 = xor i64 %tmp_821, i64 %xor_ln198_1037" [./sha3.hpp:123]   --->   Operation 4748 'xor' 'x_656' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4749 [1/1] (0.28ns)   --->   "%x_662 = xor i64 %tmp_821, i64 %xor_ln198_1047" [./sha3.hpp:123]   --->   Operation 4749 'xor' 'x_662' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4750 [1/1] (0.00ns)   --->   "%trunc_ln76_639 = trunc i64 %x_639" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4750 'trunc' 'trunc_ln76_639' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4751 [1/1] (0.00ns)   --->   "%tmp_822 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_639, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4751 'bitselect' 'tmp_822' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4752 [1/1] (0.00ns)   --->   "%or_ln76_638 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_639, i1 %tmp_822" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4752 'bitconcatenate' 'or_ln76_638' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4753 [1/1] (0.28ns)   --->   "%tmp_823 = xor i64 %or_ln76_638, i64 %x_642" [./sha3.hpp:119]   --->   Operation 4753 'xor' 'tmp_823' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4754 [1/1] (0.28ns)   --->   "%x_643 = xor i64 %tmp_823, i64 %xor_ln198_1009" [./sha3.hpp:123]   --->   Operation 4754 'xor' 'x_643' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4755 [1/1] (0.28ns)   --->   "%x_666 = xor i64 %tmp_823, i64 %xor_ln198_1019" [./sha3.hpp:123]   --->   Operation 4755 'xor' 'x_666' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4756 [1/1] (0.28ns)   --->   "%x_646 = xor i64 %tmp_823, i64 %xor_ln198_1029" [./sha3.hpp:123]   --->   Operation 4756 'xor' 'x_646' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4757 [1/1] (0.28ns)   --->   "%x_651 = xor i64 %tmp_823, i64 %xor_ln198_1039" [./sha3.hpp:123]   --->   Operation 4757 'xor' 'x_651' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4758 [1/1] (0.28ns)   --->   "%x_653 = xor i64 %tmp_823, i64 %xor_ln198_1049" [./sha3.hpp:123]   --->   Operation 4758 'xor' 'x_653' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4759 [1/1] (0.00ns)   --->   "%trunc_ln76_640 = trunc i64 %x_640" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4759 'trunc' 'trunc_ln76_640' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4760 [1/1] (0.00ns)   --->   "%tmp_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_640, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4760 'bitselect' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4761 [1/1] (0.00ns)   --->   "%or_ln76_639 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_640, i1 %tmp_824" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4761 'bitconcatenate' 'or_ln76_639' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4762 [1/1] (0.28ns)   --->   "%tmp_825 = xor i64 %or_ln76_639, i64 %x_638" [./sha3.hpp:119]   --->   Operation 4762 'xor' 'tmp_825' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4763 [1/1] (0.28ns)   --->   "%x_661 = xor i64 %tmp_825, i64 %xor_ln198_1011" [./sha3.hpp:123]   --->   Operation 4763 'xor' 'x_661' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4764 [1/1] (0.28ns)   --->   "%x_645 = xor i64 %tmp_825, i64 %xor_ln198_1021" [./sha3.hpp:123]   --->   Operation 4764 'xor' 'x_645' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4765 [1/1] (0.28ns)   --->   "%x_660 = xor i64 %tmp_825, i64 %xor_ln198_1031" [./sha3.hpp:123]   --->   Operation 4765 'xor' 'x_660' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4766 [1/1] (0.28ns)   --->   "%x_647 = xor i64 %tmp_825, i64 %xor_ln198_1041" [./sha3.hpp:123]   --->   Operation 4766 'xor' 'x_647' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4767 [1/1] (0.28ns)   --->   "%x_664 = xor i64 %tmp_825, i64 %xor_ln198_1051" [./sha3.hpp:123]   --->   Operation 4767 'xor' 'x_664' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4768 [1/1] (0.00ns)   --->   "%trunc_ln76_641 = trunc i64 %x_641" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4768 'trunc' 'trunc_ln76_641' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4769 [1/1] (0.00ns)   --->   "%tmp_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_641, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4769 'bitselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4770 [1/1] (0.00ns)   --->   "%or_ln76_640 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_641, i1 %tmp_826" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4770 'bitconcatenate' 'or_ln76_640' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4771 [1/1] (0.28ns)   --->   "%tmp_827 = xor i64 %or_ln76_640, i64 %x_639" [./sha3.hpp:119]   --->   Operation 4771 'xor' 'tmp_827' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4772 [1/1] (0.28ns)   --->   "%x_649 = xor i64 %tmp_827, i64 %xor_ln198_1013" [./sha3.hpp:123]   --->   Operation 4772 'xor' 'x_649' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4773 [1/1] (0.28ns)   --->   "%x_652 = xor i64 %tmp_827, i64 %xor_ln198_1023" [./sha3.hpp:123]   --->   Operation 4773 'xor' 'x_652' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4774 [1/1] (0.28ns)   --->   "%x_659 = xor i64 %tmp_827, i64 %xor_ln198_1033" [./sha3.hpp:123]   --->   Operation 4774 'xor' 'x_659' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4775 [1/1] (0.28ns)   --->   "%x_648 = xor i64 %tmp_827, i64 %xor_ln198_1043" [./sha3.hpp:123]   --->   Operation 4775 'xor' 'x_648' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4776 [1/1] (0.28ns)   --->   "%x_657 = xor i64 %tmp_827, i64 %xor_ln198_1053" [./sha3.hpp:123]   --->   Operation 4776 'xor' 'x_657' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4777 [1/1] (0.00ns)   --->   "%trunc_ln76_642 = trunc i64 %x_642" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4777 'trunc' 'trunc_ln76_642' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4778 [1/1] (0.00ns)   --->   "%tmp_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_642, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4778 'bitselect' 'tmp_828' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4779 [1/1] (0.00ns)   --->   "%or_ln76_641 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_642, i1 %tmp_828" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4779 'bitconcatenate' 'or_ln76_641' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4780 [1/1] (0.28ns)   --->   "%tmp_829 = xor i64 %or_ln76_641, i64 %x_640" [./sha3.hpp:119]   --->   Operation 4780 'xor' 'tmp_829' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4781 [1/1] (0.28ns)   --->   "%x_655 = xor i64 %tmp_829, i64 %xor_ln198_1015" [./sha3.hpp:123]   --->   Operation 4781 'xor' 'x_655' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4782 [1/1] (0.28ns)   --->   "%x_665 = xor i64 %tmp_829, i64 %xor_ln198_1025" [./sha3.hpp:123]   --->   Operation 4782 'xor' 'x_665' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4783 [1/1] (0.28ns)   --->   "%x_663 = xor i64 %tmp_829, i64 %xor_ln198_1035" [./sha3.hpp:123]   --->   Operation 4783 'xor' 'x_663' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4784 [1/1] (0.28ns)   --->   "%x_658 = xor i64 %tmp_829, i64 %xor_ln198_1045" [./sha3.hpp:123]   --->   Operation 4784 'xor' 'x_658' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4785 [1/1] (0.28ns)   --->   "%x_654 = xor i64 %tmp_829, i64 %xor_ln198_1055" [./sha3.hpp:123]   --->   Operation 4785 'xor' 'x_654' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4786 [1/1] (0.00ns)   --->   "%trunc_ln76_643 = trunc i64 %x_643" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 4786 'trunc' 'trunc_ln76_643' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4787 [1/1] (0.00ns)   --->   "%tmp_830 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_643, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 4787 'bitselect' 'tmp_830' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4788 [1/1] (0.00ns)   --->   "%or_ln76_642 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_643, i1 %tmp_830" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 4788 'bitconcatenate' 'or_ln76_642' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4789 [1/1] (0.00ns)   --->   "%trunc_ln76_644 = trunc i64 %x_644" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 4789 'trunc' 'trunc_ln76_644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4790 [1/1] (0.00ns)   --->   "%lshr_ln76_506 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_644, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 4790 'partselect' 'lshr_ln76_506' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4791 [1/1] (0.00ns)   --->   "%or_ln76_643 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_644, i3 %lshr_ln76_506" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 4791 'bitconcatenate' 'or_ln76_643' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4792 [1/1] (0.00ns)   --->   "%trunc_ln76_645 = trunc i64 %x_645" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 4792 'trunc' 'trunc_ln76_645' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4793 [1/1] (0.00ns)   --->   "%lshr_ln76_507 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_645, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 4793 'partselect' 'lshr_ln76_507' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4794 [1/1] (0.00ns)   --->   "%or_ln76_644 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_645, i6 %lshr_ln76_507" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 4794 'bitconcatenate' 'or_ln76_644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4795 [1/1] (0.00ns)   --->   "%trunc_ln76_646 = trunc i64 %x_646" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 4795 'trunc' 'trunc_ln76_646' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4796 [1/1] (0.00ns)   --->   "%lshr_ln76_508 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_646, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 4796 'partselect' 'lshr_ln76_508' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4797 [1/1] (0.00ns)   --->   "%or_ln76_645 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_646, i10 %lshr_ln76_508" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 4797 'bitconcatenate' 'or_ln76_645' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4798 [1/1] (0.00ns)   --->   "%trunc_ln76_647 = trunc i64 %x_647" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 4798 'trunc' 'trunc_ln76_647' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4799 [1/1] (0.00ns)   --->   "%lshr_ln76_509 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_647, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 4799 'partselect' 'lshr_ln76_509' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4800 [1/1] (0.00ns)   --->   "%or_ln76_646 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_647, i15 %lshr_ln76_509" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 4800 'bitconcatenate' 'or_ln76_646' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4801 [1/1] (0.00ns)   --->   "%trunc_ln76_648 = trunc i64 %x_648" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 4801 'trunc' 'trunc_ln76_648' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4802 [1/1] (0.00ns)   --->   "%lshr_ln76_510 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_648, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 4802 'partselect' 'lshr_ln76_510' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4803 [1/1] (0.00ns)   --->   "%or_ln76_647 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_648, i21 %lshr_ln76_510" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 4803 'bitconcatenate' 'or_ln76_647' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4804 [1/1] (0.00ns)   --->   "%trunc_ln76_649 = trunc i64 %x_649" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 4804 'trunc' 'trunc_ln76_649' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4805 [1/1] (0.00ns)   --->   "%lshr_ln76_511 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_649, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 4805 'partselect' 'lshr_ln76_511' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4806 [1/1] (0.00ns)   --->   "%or_ln76_648 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_649, i28 %lshr_ln76_511" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 4806 'bitconcatenate' 'or_ln76_648' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4807 [1/1] (0.00ns)   --->   "%trunc_ln76_650 = trunc i64 %x_650" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 4807 'trunc' 'trunc_ln76_650' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4808 [1/1] (0.00ns)   --->   "%lshr_ln76_512 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_650, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 4808 'partselect' 'lshr_ln76_512' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4809 [1/1] (0.00ns)   --->   "%or_ln76_649 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_650, i36 %lshr_ln76_512" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 4809 'bitconcatenate' 'or_ln76_649' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4810 [1/1] (0.00ns)   --->   "%trunc_ln76_651 = trunc i64 %x_651" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 4810 'trunc' 'trunc_ln76_651' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4811 [1/1] (0.00ns)   --->   "%lshr_ln76_513 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_651, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 4811 'partselect' 'lshr_ln76_513' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4812 [1/1] (0.00ns)   --->   "%or_ln76_650 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_651, i45 %lshr_ln76_513" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 4812 'bitconcatenate' 'or_ln76_650' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4813 [1/1] (0.00ns)   --->   "%trunc_ln76_652 = trunc i64 %x_652" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 4813 'trunc' 'trunc_ln76_652' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4814 [1/1] (0.00ns)   --->   "%lshr_ln76_514 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_652, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 4814 'partselect' 'lshr_ln76_514' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4815 [1/1] (0.00ns)   --->   "%or_ln76_651 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_652, i55 %lshr_ln76_514" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 4815 'bitconcatenate' 'or_ln76_651' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4816 [1/1] (0.00ns)   --->   "%trunc_ln76_653 = trunc i64 %x_653" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 4816 'trunc' 'trunc_ln76_653' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4817 [1/1] (0.00ns)   --->   "%lshr_ln76_515 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_653, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 4817 'partselect' 'lshr_ln76_515' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4818 [1/1] (0.00ns)   --->   "%or_ln76_652 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_653, i2 %lshr_ln76_515" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 4818 'bitconcatenate' 'or_ln76_652' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4819 [1/1] (0.00ns)   --->   "%trunc_ln76_654 = trunc i64 %x_654" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 4819 'trunc' 'trunc_ln76_654' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4820 [1/1] (0.00ns)   --->   "%lshr_ln76_516 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_654, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 4820 'partselect' 'lshr_ln76_516' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4821 [1/1] (0.00ns)   --->   "%or_ln76_653 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_654, i14 %lshr_ln76_516" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 4821 'bitconcatenate' 'or_ln76_653' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4822 [1/1] (0.00ns)   --->   "%trunc_ln76_655 = trunc i64 %x_655" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 4822 'trunc' 'trunc_ln76_655' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4823 [1/1] (0.00ns)   --->   "%lshr_ln76_517 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_655, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 4823 'partselect' 'lshr_ln76_517' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4824 [1/1] (0.00ns)   --->   "%or_ln76_654 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_655, i27 %lshr_ln76_517" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 4824 'bitconcatenate' 'or_ln76_654' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4825 [1/1] (0.00ns)   --->   "%trunc_ln76_656 = trunc i64 %x_656" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 4825 'trunc' 'trunc_ln76_656' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4826 [1/1] (0.00ns)   --->   "%lshr_ln76_518 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_656, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 4826 'partselect' 'lshr_ln76_518' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4827 [1/1] (0.00ns)   --->   "%or_ln76_655 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_656, i41 %lshr_ln76_518" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 4827 'bitconcatenate' 'or_ln76_655' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4828 [1/1] (0.00ns)   --->   "%trunc_ln76_657 = trunc i64 %x_657" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 4828 'trunc' 'trunc_ln76_657' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4829 [1/1] (0.00ns)   --->   "%lshr_ln76_519 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_657, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 4829 'partselect' 'lshr_ln76_519' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4830 [1/1] (0.00ns)   --->   "%or_ln76_656 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_657, i56 %lshr_ln76_519" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 4830 'bitconcatenate' 'or_ln76_656' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4831 [1/1] (0.00ns)   --->   "%trunc_ln76_658 = trunc i64 %x_658" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 4831 'trunc' 'trunc_ln76_658' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4832 [1/1] (0.00ns)   --->   "%lshr_ln76_520 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_658, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 4832 'partselect' 'lshr_ln76_520' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4833 [1/1] (0.00ns)   --->   "%or_ln76_657 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_658, i8 %lshr_ln76_520" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 4833 'bitconcatenate' 'or_ln76_657' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4834 [1/1] (0.00ns)   --->   "%trunc_ln76_659 = trunc i64 %x_659" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 4834 'trunc' 'trunc_ln76_659' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4835 [1/1] (0.00ns)   --->   "%lshr_ln76_521 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_659, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 4835 'partselect' 'lshr_ln76_521' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4836 [1/1] (0.00ns)   --->   "%or_ln76_658 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_659, i25 %lshr_ln76_521" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 4836 'bitconcatenate' 'or_ln76_658' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4837 [1/1] (0.00ns)   --->   "%trunc_ln76_660 = trunc i64 %x_660" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 4837 'trunc' 'trunc_ln76_660' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4838 [1/1] (0.00ns)   --->   "%lshr_ln76_522 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_660, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 4838 'partselect' 'lshr_ln76_522' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4839 [1/1] (0.00ns)   --->   "%or_ln76_659 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_660, i43 %lshr_ln76_522" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 4839 'bitconcatenate' 'or_ln76_659' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4840 [1/1] (0.00ns)   --->   "%trunc_ln76_661 = trunc i64 %x_661" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 4840 'trunc' 'trunc_ln76_661' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4841 [1/1] (0.00ns)   --->   "%lshr_ln76_523 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_661, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 4841 'partselect' 'lshr_ln76_523' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4842 [1/1] (0.00ns)   --->   "%or_ln76_660 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_661, i62 %lshr_ln76_523" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 4842 'bitconcatenate' 'or_ln76_660' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4843 [1/1] (0.00ns)   --->   "%trunc_ln76_662 = trunc i64 %x_662" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 4843 'trunc' 'trunc_ln76_662' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4844 [1/1] (0.00ns)   --->   "%lshr_ln76_524 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_662, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 4844 'partselect' 'lshr_ln76_524' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4845 [1/1] (0.00ns)   --->   "%or_ln76_661 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_662, i18 %lshr_ln76_524" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 4845 'bitconcatenate' 'or_ln76_661' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4846 [1/1] (0.00ns)   --->   "%trunc_ln76_663 = trunc i64 %x_663" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 4846 'trunc' 'trunc_ln76_663' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4847 [1/1] (0.00ns)   --->   "%lshr_ln76_525 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_663, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 4847 'partselect' 'lshr_ln76_525' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4848 [1/1] (0.00ns)   --->   "%or_ln76_662 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_663, i39 %lshr_ln76_525" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 4848 'bitconcatenate' 'or_ln76_662' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4849 [1/1] (0.00ns)   --->   "%trunc_ln76_664 = trunc i64 %x_664" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 4849 'trunc' 'trunc_ln76_664' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4850 [1/1] (0.00ns)   --->   "%lshr_ln76_526 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_664, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 4850 'partselect' 'lshr_ln76_526' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4851 [1/1] (0.00ns)   --->   "%or_ln76_663 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_664, i61 %lshr_ln76_526" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 4851 'bitconcatenate' 'or_ln76_663' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4852 [1/1] (0.00ns)   --->   "%trunc_ln76_665 = trunc i64 %x_665" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 4852 'trunc' 'trunc_ln76_665' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4853 [1/1] (0.00ns)   --->   "%lshr_ln76_527 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_665, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 4853 'partselect' 'lshr_ln76_527' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4854 [1/1] (0.00ns)   --->   "%or_ln76_664 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_665, i20 %lshr_ln76_527" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 4854 'bitconcatenate' 'or_ln76_664' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4855 [1/1] (0.00ns)   --->   "%trunc_ln76_666 = trunc i64 %x_666" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 4855 'trunc' 'trunc_ln76_666' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4856 [1/1] (0.00ns)   --->   "%lshr_ln76_528 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_666, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 4856 'partselect' 'lshr_ln76_528' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4857 [1/1] (0.00ns)   --->   "%or_ln76_665 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_666, i44 %lshr_ln76_528" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 4857 'bitconcatenate' 'or_ln76_665' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4858 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1057)   --->   "%xor_ln198_1056 = xor i64 %or_ln76_659, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4858 'xor' 'xor_ln198_1056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4859 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1057)   --->   "%and_ln198_528 = and i64 %or_ln76_647, i64 %xor_ln198_1056" [./sha3.hpp:198]   --->   Operation 4859 'and' 'and_ln198_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4860 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1057 = xor i64 %and_ln198_528, i64 %or_ln76_665" [./sha3.hpp:198]   --->   Operation 4860 'xor' 'xor_ln198_1057' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4861 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1059)   --->   "%xor_ln198_1058 = xor i64 %or_ln76_647, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4861 'xor' 'xor_ln198_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4862 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1059)   --->   "%and_ln198_529 = and i64 %or_ln76_653, i64 %xor_ln198_1058" [./sha3.hpp:198]   --->   Operation 4862 'and' 'and_ln198_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4863 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1059 = xor i64 %and_ln198_529, i64 %or_ln76_659" [./sha3.hpp:198]   --->   Operation 4863 'xor' 'xor_ln198_1059' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4864 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1061)   --->   "%xor_ln198_1060 = xor i64 %or_ln76_653, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4864 'xor' 'xor_ln198_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4865 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1061)   --->   "%and_ln198_530 = and i64 %xor_ln123_550, i64 %xor_ln198_1060" [./sha3.hpp:198]   --->   Operation 4865 'and' 'and_ln198_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4866 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1061 = xor i64 %and_ln198_530, i64 %or_ln76_647" [./sha3.hpp:198]   --->   Operation 4866 'xor' 'xor_ln198_1061' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4867 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1063)   --->   "%xor_ln198_1062 = xor i64 %xor_ln123_550, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4867 'xor' 'xor_ln198_1062' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4868 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1063)   --->   "%and_ln198_531 = and i64 %or_ln76_665, i64 %xor_ln198_1062" [./sha3.hpp:198]   --->   Operation 4868 'and' 'and_ln198_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4869 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1063 = xor i64 %and_ln198_531, i64 %or_ln76_653" [./sha3.hpp:198]   --->   Operation 4869 'xor' 'xor_ln198_1063' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1065)   --->   "%xor_ln198_1064 = xor i64 %or_ln76_664, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4870 'xor' 'xor_ln198_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1065)   --->   "%and_ln198_532 = and i64 %or_ln76_643, i64 %xor_ln198_1064" [./sha3.hpp:198]   --->   Operation 4871 'and' 'and_ln198_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4872 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1065 = xor i64 %and_ln198_532, i64 %or_ln76_648" [./sha3.hpp:198]   --->   Operation 4872 'xor' 'xor_ln198_1065' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4873 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1067)   --->   "%xor_ln198_1066 = xor i64 %or_ln76_643, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4873 'xor' 'xor_ln198_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4874 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1067)   --->   "%and_ln198_533 = and i64 %or_ln76_650, i64 %xor_ln198_1066" [./sha3.hpp:198]   --->   Operation 4874 'and' 'and_ln198_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4875 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1067 = xor i64 %and_ln198_533, i64 %or_ln76_664" [./sha3.hpp:198]   --->   Operation 4875 'xor' 'xor_ln198_1067' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1069)   --->   "%xor_ln198_1068 = xor i64 %or_ln76_650, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4876 'xor' 'xor_ln198_1068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1069)   --->   "%and_ln198_534 = and i64 %or_ln76_663, i64 %xor_ln198_1068" [./sha3.hpp:198]   --->   Operation 4877 'and' 'and_ln198_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4878 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1069 = xor i64 %and_ln198_534, i64 %or_ln76_643" [./sha3.hpp:198]   --->   Operation 4878 'xor' 'xor_ln198_1069' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4879 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1071)   --->   "%xor_ln198_1070 = xor i64 %or_ln76_663, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4879 'xor' 'xor_ln198_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1071)   --->   "%and_ln198_535 = and i64 %or_ln76_648, i64 %xor_ln198_1070" [./sha3.hpp:198]   --->   Operation 4880 'and' 'and_ln198_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4881 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1071 = xor i64 %and_ln198_535, i64 %or_ln76_650" [./sha3.hpp:198]   --->   Operation 4881 'xor' 'xor_ln198_1071' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1073)   --->   "%xor_ln198_1072 = xor i64 %or_ln76_648, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4882 'xor' 'xor_ln198_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4883 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1073)   --->   "%and_ln198_536 = and i64 %or_ln76_664, i64 %xor_ln198_1072" [./sha3.hpp:198]   --->   Operation 4883 'and' 'and_ln198_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4884 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1073 = xor i64 %and_ln198_536, i64 %or_ln76_663" [./sha3.hpp:198]   --->   Operation 4884 'xor' 'xor_ln198_1073' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4885 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1075)   --->   "%xor_ln198_1074 = xor i64 %or_ln76_644, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4885 'xor' 'xor_ln198_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1075)   --->   "%and_ln198_537 = and i64 %or_ln76_658, i64 %xor_ln198_1074" [./sha3.hpp:198]   --->   Operation 4886 'and' 'and_ln198_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4887 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1075 = xor i64 %and_ln198_537, i64 %or_ln76_642" [./sha3.hpp:198]   --->   Operation 4887 'xor' 'xor_ln198_1075' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4888 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1077)   --->   "%xor_ln198_1076 = xor i64 %or_ln76_658, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4888 'xor' 'xor_ln198_1076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4889 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1077)   --->   "%and_ln198_538 = and i64 %or_ln76_657, i64 %xor_ln198_1076" [./sha3.hpp:198]   --->   Operation 4889 'and' 'and_ln198_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4890 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1077 = xor i64 %and_ln198_538, i64 %or_ln76_644" [./sha3.hpp:198]   --->   Operation 4890 'xor' 'xor_ln198_1077' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4891 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1079)   --->   "%xor_ln198_1078 = xor i64 %or_ln76_657, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4891 'xor' 'xor_ln198_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4892 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1079)   --->   "%and_ln198_539 = and i64 %or_ln76_661, i64 %xor_ln198_1078" [./sha3.hpp:198]   --->   Operation 4892 'and' 'and_ln198_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4893 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1079 = xor i64 %and_ln198_539, i64 %or_ln76_658" [./sha3.hpp:198]   --->   Operation 4893 'xor' 'xor_ln198_1079' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4894 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1081)   --->   "%xor_ln198_1080 = xor i64 %or_ln76_661, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4894 'xor' 'xor_ln198_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4895 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1081)   --->   "%and_ln198_540 = and i64 %or_ln76_642, i64 %xor_ln198_1080" [./sha3.hpp:198]   --->   Operation 4895 'and' 'and_ln198_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4896 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1081 = xor i64 %and_ln198_540, i64 %or_ln76_657" [./sha3.hpp:198]   --->   Operation 4896 'xor' 'xor_ln198_1081' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4897 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1083)   --->   "%xor_ln198_1082 = xor i64 %or_ln76_642, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4897 'xor' 'xor_ln198_1082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4898 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1083)   --->   "%and_ln198_541 = and i64 %or_ln76_644, i64 %xor_ln198_1082" [./sha3.hpp:198]   --->   Operation 4898 'and' 'and_ln198_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4899 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1083 = xor i64 %and_ln198_541, i64 %or_ln76_661" [./sha3.hpp:198]   --->   Operation 4899 'xor' 'xor_ln198_1083' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1085)   --->   "%xor_ln198_1084 = xor i64 %or_ln76_649, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4900 'xor' 'xor_ln198_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4901 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1085)   --->   "%and_ln198_542 = and i64 %or_ln76_645, i64 %xor_ln198_1084" [./sha3.hpp:198]   --->   Operation 4901 'and' 'and_ln198_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4902 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1085 = xor i64 %and_ln198_542, i64 %or_ln76_654" [./sha3.hpp:198]   --->   Operation 4902 'xor' 'xor_ln198_1085' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4903 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1087)   --->   "%xor_ln198_1086 = xor i64 %or_ln76_645, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4903 'xor' 'xor_ln198_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4904 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1087)   --->   "%and_ln198_543 = and i64 %or_ln76_646, i64 %xor_ln198_1086" [./sha3.hpp:198]   --->   Operation 4904 'and' 'and_ln198_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4905 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1087 = xor i64 %and_ln198_543, i64 %or_ln76_649" [./sha3.hpp:198]   --->   Operation 4905 'xor' 'xor_ln198_1087' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4906 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1089)   --->   "%xor_ln198_1088 = xor i64 %or_ln76_646, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4906 'xor' 'xor_ln198_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4907 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1089)   --->   "%and_ln198_544 = and i64 %or_ln76_656, i64 %xor_ln198_1088" [./sha3.hpp:198]   --->   Operation 4907 'and' 'and_ln198_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4908 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1089 = xor i64 %and_ln198_544, i64 %or_ln76_645" [./sha3.hpp:198]   --->   Operation 4908 'xor' 'xor_ln198_1089' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1091)   --->   "%xor_ln198_1090 = xor i64 %or_ln76_656, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4909 'xor' 'xor_ln198_1090' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1091)   --->   "%and_ln198_545 = and i64 %or_ln76_654, i64 %xor_ln198_1090" [./sha3.hpp:198]   --->   Operation 4910 'and' 'and_ln198_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4911 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1091 = xor i64 %and_ln198_545, i64 %or_ln76_646" [./sha3.hpp:198]   --->   Operation 4911 'xor' 'xor_ln198_1091' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4912 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1093)   --->   "%xor_ln198_1092 = xor i64 %or_ln76_654, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4912 'xor' 'xor_ln198_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1093)   --->   "%and_ln198_546 = and i64 %or_ln76_649, i64 %xor_ln198_1092" [./sha3.hpp:198]   --->   Operation 4913 'and' 'and_ln198_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4914 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1093 = xor i64 %and_ln198_546, i64 %or_ln76_656" [./sha3.hpp:198]   --->   Operation 4914 'xor' 'xor_ln198_1093' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1095)   --->   "%xor_ln198_1094 = xor i64 %or_ln76_651, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4915 'xor' 'xor_ln198_1094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4916 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1095)   --->   "%and_ln198_547 = and i64 %or_ln76_662, i64 %xor_ln198_1094" [./sha3.hpp:198]   --->   Operation 4916 'and' 'and_ln198_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4917 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1095 = xor i64 %and_ln198_547, i64 %or_ln76_660" [./sha3.hpp:198]   --->   Operation 4917 'xor' 'xor_ln198_1095' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4918 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1097)   --->   "%xor_ln198_1096 = xor i64 %or_ln76_662, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4918 'xor' 'xor_ln198_1096' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1097)   --->   "%and_ln198_548 = and i64 %or_ln76_655, i64 %xor_ln198_1096" [./sha3.hpp:198]   --->   Operation 4919 'and' 'and_ln198_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4920 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1097 = xor i64 %and_ln198_548, i64 %or_ln76_651" [./sha3.hpp:198]   --->   Operation 4920 'xor' 'xor_ln198_1097' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1099)   --->   "%xor_ln198_1098 = xor i64 %or_ln76_655, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4921 'xor' 'xor_ln198_1098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4922 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1099)   --->   "%and_ln198_549 = and i64 %or_ln76_652, i64 %xor_ln198_1098" [./sha3.hpp:198]   --->   Operation 4922 'and' 'and_ln198_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4923 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1099 = xor i64 %and_ln198_549, i64 %or_ln76_662" [./sha3.hpp:198]   --->   Operation 4923 'xor' 'xor_ln198_1099' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4924 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1101)   --->   "%xor_ln198_1100 = xor i64 %or_ln76_652, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4924 'xor' 'xor_ln198_1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4925 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1101)   --->   "%and_ln198_550 = and i64 %or_ln76_660, i64 %xor_ln198_1100" [./sha3.hpp:198]   --->   Operation 4925 'and' 'and_ln198_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4926 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1101 = xor i64 %and_ln198_550, i64 %or_ln76_655" [./sha3.hpp:198]   --->   Operation 4926 'xor' 'xor_ln198_1101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4927 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1103)   --->   "%xor_ln198_1102 = xor i64 %or_ln76_660, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 4927 'xor' 'xor_ln198_1102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1103)   --->   "%and_ln198_551 = and i64 %or_ln76_651, i64 %xor_ln198_1102" [./sha3.hpp:198]   --->   Operation 4928 'and' 'and_ln198_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4929 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1103 = xor i64 %and_ln198_551, i64 %or_ln76_652" [./sha3.hpp:198]   --->   Operation 4929 'xor' 'xor_ln198_1103' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_68)   --->   "%xor_ln203_66 = xor i64 %or_ln76_665, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 4930 'xor' 'xor_ln203_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_68)   --->   "%and_ln203_22 = and i64 %or_ln76_659, i64 %xor_ln203_66" [./sha3.hpp:203]   --->   Operation 4931 'and' 'and_ln203_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_68)   --->   "%xor_ln203_67 = xor i64 %and_ln203_22, i64 2147483649" [./sha3.hpp:203]   --->   Operation 4932 'xor' 'xor_ln203_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4933 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_68 = xor i64 %xor_ln203_67, i64 %xor_ln123_550" [./sha3.hpp:203]   --->   Operation 4933 'xor' 'xor_ln203_68' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4934 [1/1] (0.00ns) (grouped into LUT with out node x_671)   --->   "%xor_ln113_460 = xor i64 %xor_ln198_1085, i64 %xor_ln198_1095" [./sha3.hpp:113]   --->   Operation 4934 'xor' 'xor_ln113_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4935 [1/1] (0.00ns) (grouped into LUT with out node x_671)   --->   "%xor_ln113_461 = xor i64 %xor_ln198_1065, i64 %xor_ln203_68" [./sha3.hpp:113]   --->   Operation 4935 'xor' 'xor_ln113_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4936 [1/1] (0.00ns) (grouped into LUT with out node x_671)   --->   "%xor_ln113_462 = xor i64 %xor_ln113_461, i64 %xor_ln198_1075" [./sha3.hpp:113]   --->   Operation 4936 'xor' 'xor_ln113_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4937 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_671 = xor i64 %xor_ln113_462, i64 %xor_ln113_460" [./sha3.hpp:113]   --->   Operation 4937 'xor' 'x_671' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4938 [1/1] (0.00ns) (grouped into LUT with out node x_667)   --->   "%xor_ln113_464 = xor i64 %xor_ln198_1087, i64 %xor_ln198_1097" [./sha3.hpp:113]   --->   Operation 4938 'xor' 'xor_ln113_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4939 [1/1] (0.00ns) (grouped into LUT with out node x_667)   --->   "%xor_ln113_465 = xor i64 %xor_ln198_1067, i64 %xor_ln198_1057" [./sha3.hpp:113]   --->   Operation 4939 'xor' 'xor_ln113_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4940 [1/1] (0.00ns) (grouped into LUT with out node x_667)   --->   "%xor_ln113_466 = xor i64 %xor_ln113_465, i64 %xor_ln198_1077" [./sha3.hpp:113]   --->   Operation 4940 'xor' 'xor_ln113_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4941 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_667 = xor i64 %xor_ln113_466, i64 %xor_ln113_464" [./sha3.hpp:113]   --->   Operation 4941 'xor' 'x_667' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4942 [1/1] (0.00ns) (grouped into LUT with out node x_668)   --->   "%xor_ln113_468 = xor i64 %xor_ln198_1089, i64 %xor_ln198_1099" [./sha3.hpp:113]   --->   Operation 4942 'xor' 'xor_ln113_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4943 [1/1] (0.00ns) (grouped into LUT with out node x_668)   --->   "%xor_ln113_469 = xor i64 %xor_ln198_1069, i64 %xor_ln198_1059" [./sha3.hpp:113]   --->   Operation 4943 'xor' 'xor_ln113_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4944 [1/1] (0.00ns) (grouped into LUT with out node x_668)   --->   "%xor_ln113_470 = xor i64 %xor_ln113_469, i64 %xor_ln198_1079" [./sha3.hpp:113]   --->   Operation 4944 'xor' 'xor_ln113_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4945 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_668 = xor i64 %xor_ln113_470, i64 %xor_ln113_468" [./sha3.hpp:113]   --->   Operation 4945 'xor' 'x_668' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4946 [1/1] (0.00ns) (grouped into LUT with out node x_669)   --->   "%xor_ln113_472 = xor i64 %xor_ln198_1091, i64 %xor_ln198_1101" [./sha3.hpp:113]   --->   Operation 4946 'xor' 'xor_ln113_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4947 [1/1] (0.00ns) (grouped into LUT with out node x_669)   --->   "%xor_ln113_473 = xor i64 %xor_ln198_1071, i64 %xor_ln198_1061" [./sha3.hpp:113]   --->   Operation 4947 'xor' 'xor_ln113_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4948 [1/1] (0.00ns) (grouped into LUT with out node x_669)   --->   "%xor_ln113_474 = xor i64 %xor_ln113_473, i64 %xor_ln198_1081" [./sha3.hpp:113]   --->   Operation 4948 'xor' 'xor_ln113_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4949 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_669 = xor i64 %xor_ln113_474, i64 %xor_ln113_472" [./sha3.hpp:113]   --->   Operation 4949 'xor' 'x_669' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4950 [1/1] (0.00ns) (grouped into LUT with out node x_670)   --->   "%xor_ln113_476 = xor i64 %xor_ln198_1093, i64 %xor_ln198_1103" [./sha3.hpp:113]   --->   Operation 4950 'xor' 'xor_ln113_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4951 [1/1] (0.00ns) (grouped into LUT with out node x_670)   --->   "%xor_ln113_477 = xor i64 %xor_ln198_1073, i64 %xor_ln198_1063" [./sha3.hpp:113]   --->   Operation 4951 'xor' 'xor_ln113_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4952 [1/1] (0.00ns) (grouped into LUT with out node x_670)   --->   "%xor_ln113_478 = xor i64 %xor_ln113_477, i64 %xor_ln198_1083" [./sha3.hpp:113]   --->   Operation 4952 'xor' 'xor_ln113_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4953 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_670 = xor i64 %xor_ln113_478, i64 %xor_ln113_476" [./sha3.hpp:113]   --->   Operation 4953 'xor' 'x_670' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4954 [1/1] (0.00ns)   --->   "%trunc_ln76_667 = trunc i64 %x_667" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4954 'trunc' 'trunc_ln76_667' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4955 [1/1] (0.00ns)   --->   "%tmp_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_667, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4955 'bitselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4956 [1/1] (0.00ns)   --->   "%or_ln76_666 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_667, i1 %tmp_831" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4956 'bitconcatenate' 'or_ln76_666' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4957 [1/1] (0.28ns)   --->   "%tmp_832 = xor i64 %or_ln76_666, i64 %x_670" [./sha3.hpp:119]   --->   Operation 4957 'xor' 'tmp_832' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4958 [1/1] (0.28ns)   --->   "%xor_ln123_575 = xor i64 %tmp_832, i64 %xor_ln203_68" [./sha3.hpp:123]   --->   Operation 4958 'xor' 'xor_ln123_575' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4959 [1/1] (0.28ns)   --->   "%x_679 = xor i64 %tmp_832, i64 %xor_ln198_1065" [./sha3.hpp:123]   --->   Operation 4959 'xor' 'x_679' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4960 [1/1] (0.28ns)   --->   "%x_673 = xor i64 %tmp_832, i64 %xor_ln198_1075" [./sha3.hpp:123]   --->   Operation 4960 'xor' 'x_673' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4961 [1/1] (0.28ns)   --->   "%x_685 = xor i64 %tmp_832, i64 %xor_ln198_1085" [./sha3.hpp:123]   --->   Operation 4961 'xor' 'x_685' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4962 [1/1] (0.28ns)   --->   "%x_691 = xor i64 %tmp_832, i64 %xor_ln198_1095" [./sha3.hpp:123]   --->   Operation 4962 'xor' 'x_691' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4963 [1/1] (0.00ns)   --->   "%trunc_ln76_668 = trunc i64 %x_668" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4963 'trunc' 'trunc_ln76_668' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4964 [1/1] (0.00ns)   --->   "%tmp_833 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_668, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4964 'bitselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4965 [1/1] (0.00ns)   --->   "%or_ln76_667 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_668, i1 %tmp_833" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4965 'bitconcatenate' 'or_ln76_667' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4966 [1/1] (0.28ns)   --->   "%tmp_834 = xor i64 %or_ln76_667, i64 %x_671" [./sha3.hpp:119]   --->   Operation 4966 'xor' 'tmp_834' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4967 [1/1] (0.28ns)   --->   "%x_672 = xor i64 %tmp_834, i64 %xor_ln198_1057" [./sha3.hpp:123]   --->   Operation 4967 'xor' 'x_672' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4968 [1/1] (0.28ns)   --->   "%x_695 = xor i64 %tmp_834, i64 %xor_ln198_1067" [./sha3.hpp:123]   --->   Operation 4968 'xor' 'x_695' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4969 [1/1] (0.28ns)   --->   "%x_675 = xor i64 %tmp_834, i64 %xor_ln198_1077" [./sha3.hpp:123]   --->   Operation 4969 'xor' 'x_675' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4970 [1/1] (0.28ns)   --->   "%x_680 = xor i64 %tmp_834, i64 %xor_ln198_1087" [./sha3.hpp:123]   --->   Operation 4970 'xor' 'x_680' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4971 [1/1] (0.28ns)   --->   "%x_682 = xor i64 %tmp_834, i64 %xor_ln198_1097" [./sha3.hpp:123]   --->   Operation 4971 'xor' 'x_682' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4972 [1/1] (0.00ns)   --->   "%trunc_ln76_669 = trunc i64 %x_669" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4972 'trunc' 'trunc_ln76_669' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4973 [1/1] (0.00ns)   --->   "%tmp_835 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_669, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4973 'bitselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4974 [1/1] (0.00ns)   --->   "%or_ln76_668 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_669, i1 %tmp_835" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4974 'bitconcatenate' 'or_ln76_668' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4975 [1/1] (0.28ns)   --->   "%tmp_836 = xor i64 %or_ln76_668, i64 %x_667" [./sha3.hpp:119]   --->   Operation 4975 'xor' 'tmp_836' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4976 [1/1] (0.28ns)   --->   "%x_690 = xor i64 %tmp_836, i64 %xor_ln198_1059" [./sha3.hpp:123]   --->   Operation 4976 'xor' 'x_690' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4977 [1/1] (0.28ns)   --->   "%x_674 = xor i64 %tmp_836, i64 %xor_ln198_1069" [./sha3.hpp:123]   --->   Operation 4977 'xor' 'x_674' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4978 [1/1] (0.28ns)   --->   "%x_689 = xor i64 %tmp_836, i64 %xor_ln198_1079" [./sha3.hpp:123]   --->   Operation 4978 'xor' 'x_689' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4979 [1/1] (0.28ns)   --->   "%x_676 = xor i64 %tmp_836, i64 %xor_ln198_1089" [./sha3.hpp:123]   --->   Operation 4979 'xor' 'x_676' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4980 [1/1] (0.28ns)   --->   "%x_693 = xor i64 %tmp_836, i64 %xor_ln198_1099" [./sha3.hpp:123]   --->   Operation 4980 'xor' 'x_693' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4981 [1/1] (0.00ns)   --->   "%trunc_ln76_670 = trunc i64 %x_670" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4981 'trunc' 'trunc_ln76_670' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4982 [1/1] (0.00ns)   --->   "%tmp_837 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_670, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4982 'bitselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4983 [1/1] (0.00ns)   --->   "%or_ln76_669 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_670, i1 %tmp_837" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4983 'bitconcatenate' 'or_ln76_669' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4984 [1/1] (0.28ns)   --->   "%tmp_838 = xor i64 %or_ln76_669, i64 %x_668" [./sha3.hpp:119]   --->   Operation 4984 'xor' 'tmp_838' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4985 [1/1] (0.28ns)   --->   "%x_678 = xor i64 %tmp_838, i64 %xor_ln198_1061" [./sha3.hpp:123]   --->   Operation 4985 'xor' 'x_678' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4986 [1/1] (0.28ns)   --->   "%x_681 = xor i64 %tmp_838, i64 %xor_ln198_1071" [./sha3.hpp:123]   --->   Operation 4986 'xor' 'x_681' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4987 [1/1] (0.28ns)   --->   "%x_688 = xor i64 %tmp_838, i64 %xor_ln198_1081" [./sha3.hpp:123]   --->   Operation 4987 'xor' 'x_688' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4988 [1/1] (0.28ns)   --->   "%x_677 = xor i64 %tmp_838, i64 %xor_ln198_1091" [./sha3.hpp:123]   --->   Operation 4988 'xor' 'x_677' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4989 [1/1] (0.28ns)   --->   "%x_686 = xor i64 %tmp_838, i64 %xor_ln198_1101" [./sha3.hpp:123]   --->   Operation 4989 'xor' 'x_686' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4990 [1/1] (0.00ns)   --->   "%trunc_ln76_671 = trunc i64 %x_671" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4990 'trunc' 'trunc_ln76_671' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4991 [1/1] (0.00ns)   --->   "%tmp_839 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_671, i32 63" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4991 'bitselect' 'tmp_839' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4992 [1/1] (0.00ns)   --->   "%or_ln76_670 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_671, i1 %tmp_839" [./sha3.hpp:76->./sha3.hpp:119]   --->   Operation 4992 'bitconcatenate' 'or_ln76_670' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4993 [1/1] (0.28ns)   --->   "%tmp_840 = xor i64 %or_ln76_670, i64 %x_669" [./sha3.hpp:119]   --->   Operation 4993 'xor' 'tmp_840' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4994 [1/1] (0.28ns)   --->   "%x_684 = xor i64 %tmp_840, i64 %xor_ln198_1063" [./sha3.hpp:123]   --->   Operation 4994 'xor' 'x_684' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4995 [1/1] (0.28ns)   --->   "%x_694 = xor i64 %tmp_840, i64 %xor_ln198_1073" [./sha3.hpp:123]   --->   Operation 4995 'xor' 'x_694' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4996 [1/1] (0.28ns)   --->   "%x_692 = xor i64 %tmp_840, i64 %xor_ln198_1083" [./sha3.hpp:123]   --->   Operation 4996 'xor' 'x_692' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4997 [1/1] (0.28ns)   --->   "%x_687 = xor i64 %tmp_840, i64 %xor_ln198_1093" [./sha3.hpp:123]   --->   Operation 4997 'xor' 'x_687' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4998 [1/1] (0.28ns)   --->   "%x_683 = xor i64 %tmp_840, i64 %xor_ln198_1103" [./sha3.hpp:123]   --->   Operation 4998 'xor' 'x_683' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4999 [1/1] (0.00ns)   --->   "%trunc_ln76_672 = trunc i64 %x_672" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 4999 'trunc' 'trunc_ln76_672' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5000 [1/1] (0.00ns)   --->   "%tmp_841 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_672, i32 63" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 5000 'bitselect' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5001 [1/1] (0.00ns)   --->   "%or_ln76_671 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln76_672, i1 %tmp_841" [./sha3.hpp:76->./sha3.hpp:131]   --->   Operation 5001 'bitconcatenate' 'or_ln76_671' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5002 [1/1] (0.00ns)   --->   "%trunc_ln76_673 = trunc i64 %x_673" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 5002 'trunc' 'trunc_ln76_673' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5003 [1/1] (0.00ns)   --->   "%lshr_ln76_529 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_673, i32 61, i32 63" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 5003 'partselect' 'lshr_ln76_529' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5004 [1/1] (0.00ns)   --->   "%or_ln76_672 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln76_673, i3 %lshr_ln76_529" [./sha3.hpp:76->./sha3.hpp:132]   --->   Operation 5004 'bitconcatenate' 'or_ln76_672' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5005 [1/1] (0.00ns)   --->   "%trunc_ln76_674 = trunc i64 %x_674" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 5005 'trunc' 'trunc_ln76_674' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5006 [1/1] (0.00ns)   --->   "%lshr_ln76_530 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_674, i32 58, i32 63" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 5006 'partselect' 'lshr_ln76_530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5007 [1/1] (0.00ns)   --->   "%or_ln76_673 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln76_674, i6 %lshr_ln76_530" [./sha3.hpp:76->./sha3.hpp:133]   --->   Operation 5007 'bitconcatenate' 'or_ln76_673' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5008 [1/1] (0.00ns)   --->   "%trunc_ln76_675 = trunc i64 %x_675" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 5008 'trunc' 'trunc_ln76_675' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5009 [1/1] (0.00ns)   --->   "%lshr_ln76_531 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_675, i32 54, i32 63" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 5009 'partselect' 'lshr_ln76_531' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5010 [1/1] (0.00ns)   --->   "%or_ln76_674 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln76_675, i10 %lshr_ln76_531" [./sha3.hpp:76->./sha3.hpp:134]   --->   Operation 5010 'bitconcatenate' 'or_ln76_674' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5011 [1/1] (0.00ns)   --->   "%trunc_ln76_676 = trunc i64 %x_676" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 5011 'trunc' 'trunc_ln76_676' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5012 [1/1] (0.00ns)   --->   "%lshr_ln76_532 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_676, i32 49, i32 63" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 5012 'partselect' 'lshr_ln76_532' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5013 [1/1] (0.00ns)   --->   "%or_ln76_675 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln76_676, i15 %lshr_ln76_532" [./sha3.hpp:76->./sha3.hpp:135]   --->   Operation 5013 'bitconcatenate' 'or_ln76_675' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5014 [1/1] (0.00ns)   --->   "%trunc_ln76_677 = trunc i64 %x_677" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 5014 'trunc' 'trunc_ln76_677' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5015 [1/1] (0.00ns)   --->   "%lshr_ln76_533 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_677, i32 43, i32 63" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 5015 'partselect' 'lshr_ln76_533' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5016 [1/1] (0.00ns)   --->   "%or_ln76_676 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln76_677, i21 %lshr_ln76_533" [./sha3.hpp:76->./sha3.hpp:136]   --->   Operation 5016 'bitconcatenate' 'or_ln76_676' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5017 [1/1] (0.00ns)   --->   "%trunc_ln76_678 = trunc i64 %x_678" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 5017 'trunc' 'trunc_ln76_678' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5018 [1/1] (0.00ns)   --->   "%lshr_ln76_534 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_678, i32 36, i32 63" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 5018 'partselect' 'lshr_ln76_534' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5019 [1/1] (0.00ns)   --->   "%or_ln76_677 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln76_678, i28 %lshr_ln76_534" [./sha3.hpp:76->./sha3.hpp:137]   --->   Operation 5019 'bitconcatenate' 'or_ln76_677' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5020 [1/1] (0.00ns)   --->   "%trunc_ln76_679 = trunc i64 %x_679" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 5020 'trunc' 'trunc_ln76_679' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5021 [1/1] (0.00ns)   --->   "%lshr_ln76_535 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_679, i32 28, i32 63" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 5021 'partselect' 'lshr_ln76_535' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5022 [1/1] (0.00ns)   --->   "%or_ln76_678 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln76_679, i36 %lshr_ln76_535" [./sha3.hpp:76->./sha3.hpp:138]   --->   Operation 5022 'bitconcatenate' 'or_ln76_678' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5023 [1/1] (0.00ns)   --->   "%trunc_ln76_680 = trunc i64 %x_680" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 5023 'trunc' 'trunc_ln76_680' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5024 [1/1] (0.00ns)   --->   "%lshr_ln76_536 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_680, i32 19, i32 63" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 5024 'partselect' 'lshr_ln76_536' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5025 [1/1] (0.00ns)   --->   "%or_ln76_679 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln76_680, i45 %lshr_ln76_536" [./sha3.hpp:76->./sha3.hpp:139]   --->   Operation 5025 'bitconcatenate' 'or_ln76_679' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5026 [1/1] (0.00ns)   --->   "%trunc_ln76_681 = trunc i64 %x_681" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 5026 'trunc' 'trunc_ln76_681' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5027 [1/1] (0.00ns)   --->   "%lshr_ln76_537 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_681, i32 9, i32 63" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 5027 'partselect' 'lshr_ln76_537' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5028 [1/1] (0.00ns)   --->   "%or_ln76_680 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln76_681, i55 %lshr_ln76_537" [./sha3.hpp:76->./sha3.hpp:140]   --->   Operation 5028 'bitconcatenate' 'or_ln76_680' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5029 [1/1] (0.00ns)   --->   "%trunc_ln76_682 = trunc i64 %x_682" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 5029 'trunc' 'trunc_ln76_682' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5030 [1/1] (0.00ns)   --->   "%lshr_ln76_538 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_682, i32 62, i32 63" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 5030 'partselect' 'lshr_ln76_538' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5031 [1/1] (0.00ns)   --->   "%or_ln76_681 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln76_682, i2 %lshr_ln76_538" [./sha3.hpp:76->./sha3.hpp:141]   --->   Operation 5031 'bitconcatenate' 'or_ln76_681' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5032 [1/1] (0.00ns)   --->   "%trunc_ln76_683 = trunc i64 %x_683" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 5032 'trunc' 'trunc_ln76_683' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5033 [1/1] (0.00ns)   --->   "%lshr_ln76_539 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_683, i32 50, i32 63" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 5033 'partselect' 'lshr_ln76_539' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5034 [1/1] (0.00ns)   --->   "%or_ln76_682 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln76_683, i14 %lshr_ln76_539" [./sha3.hpp:76->./sha3.hpp:142]   --->   Operation 5034 'bitconcatenate' 'or_ln76_682' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5035 [1/1] (0.00ns)   --->   "%trunc_ln76_684 = trunc i64 %x_684" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 5035 'trunc' 'trunc_ln76_684' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5036 [1/1] (0.00ns)   --->   "%lshr_ln76_540 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_684, i32 37, i32 63" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 5036 'partselect' 'lshr_ln76_540' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5037 [1/1] (0.00ns)   --->   "%or_ln76_683 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln76_684, i27 %lshr_ln76_540" [./sha3.hpp:76->./sha3.hpp:143]   --->   Operation 5037 'bitconcatenate' 'or_ln76_683' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5038 [1/1] (0.00ns)   --->   "%trunc_ln76_685 = trunc i64 %x_685" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 5038 'trunc' 'trunc_ln76_685' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5039 [1/1] (0.00ns)   --->   "%lshr_ln76_541 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_685, i32 23, i32 63" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 5039 'partselect' 'lshr_ln76_541' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5040 [1/1] (0.00ns)   --->   "%or_ln76_684 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln76_685, i41 %lshr_ln76_541" [./sha3.hpp:76->./sha3.hpp:144]   --->   Operation 5040 'bitconcatenate' 'or_ln76_684' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5041 [1/1] (0.00ns)   --->   "%trunc_ln76_686 = trunc i64 %x_686" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 5041 'trunc' 'trunc_ln76_686' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5042 [1/1] (0.00ns)   --->   "%lshr_ln76_542 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_686, i32 8, i32 63" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 5042 'partselect' 'lshr_ln76_542' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5043 [1/1] (0.00ns)   --->   "%or_ln76_685 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln76_686, i56 %lshr_ln76_542" [./sha3.hpp:76->./sha3.hpp:145]   --->   Operation 5043 'bitconcatenate' 'or_ln76_685' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5044 [1/1] (0.00ns)   --->   "%trunc_ln76_687 = trunc i64 %x_687" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 5044 'trunc' 'trunc_ln76_687' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5045 [1/1] (0.00ns)   --->   "%lshr_ln76_543 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_687, i32 56, i32 63" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 5045 'partselect' 'lshr_ln76_543' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5046 [1/1] (0.00ns)   --->   "%or_ln76_686 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln76_687, i8 %lshr_ln76_543" [./sha3.hpp:76->./sha3.hpp:146]   --->   Operation 5046 'bitconcatenate' 'or_ln76_686' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5047 [1/1] (0.00ns)   --->   "%trunc_ln76_688 = trunc i64 %x_688" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 5047 'trunc' 'trunc_ln76_688' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5048 [1/1] (0.00ns)   --->   "%lshr_ln76_544 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_688, i32 39, i32 63" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 5048 'partselect' 'lshr_ln76_544' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5049 [1/1] (0.00ns)   --->   "%or_ln76_687 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln76_688, i25 %lshr_ln76_544" [./sha3.hpp:76->./sha3.hpp:147]   --->   Operation 5049 'bitconcatenate' 'or_ln76_687' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5050 [1/1] (0.00ns)   --->   "%trunc_ln76_689 = trunc i64 %x_689" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 5050 'trunc' 'trunc_ln76_689' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5051 [1/1] (0.00ns)   --->   "%lshr_ln76_545 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_689, i32 21, i32 63" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 5051 'partselect' 'lshr_ln76_545' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5052 [1/1] (0.00ns)   --->   "%or_ln76_688 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln76_689, i43 %lshr_ln76_545" [./sha3.hpp:76->./sha3.hpp:148]   --->   Operation 5052 'bitconcatenate' 'or_ln76_688' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5053 [1/1] (0.00ns)   --->   "%trunc_ln76_690 = trunc i64 %x_690" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 5053 'trunc' 'trunc_ln76_690' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5054 [1/1] (0.00ns)   --->   "%lshr_ln76_546 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_690, i32 2, i32 63" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 5054 'partselect' 'lshr_ln76_546' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5055 [1/1] (0.00ns)   --->   "%or_ln76_689 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln76_690, i62 %lshr_ln76_546" [./sha3.hpp:76->./sha3.hpp:149]   --->   Operation 5055 'bitconcatenate' 'or_ln76_689' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5056 [1/1] (0.00ns)   --->   "%trunc_ln76_691 = trunc i64 %x_691" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 5056 'trunc' 'trunc_ln76_691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5057 [1/1] (0.00ns)   --->   "%lshr_ln76_547 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_691, i32 46, i32 63" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 5057 'partselect' 'lshr_ln76_547' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5058 [1/1] (0.00ns)   --->   "%or_ln76_690 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln76_691, i18 %lshr_ln76_547" [./sha3.hpp:76->./sha3.hpp:150]   --->   Operation 5058 'bitconcatenate' 'or_ln76_690' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5059 [1/1] (0.00ns)   --->   "%trunc_ln76_692 = trunc i64 %x_692" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 5059 'trunc' 'trunc_ln76_692' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5060 [1/1] (0.00ns)   --->   "%lshr_ln76_548 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_692, i32 25, i32 63" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 5060 'partselect' 'lshr_ln76_548' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5061 [1/1] (0.00ns)   --->   "%or_ln76_691 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln76_692, i39 %lshr_ln76_548" [./sha3.hpp:76->./sha3.hpp:151]   --->   Operation 5061 'bitconcatenate' 'or_ln76_691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5062 [1/1] (0.00ns)   --->   "%trunc_ln76_693 = trunc i64 %x_693" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 5062 'trunc' 'trunc_ln76_693' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5063 [1/1] (0.00ns)   --->   "%lshr_ln76_549 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_693, i32 3, i32 63" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 5063 'partselect' 'lshr_ln76_549' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5064 [1/1] (0.00ns)   --->   "%or_ln76_692 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln76_693, i61 %lshr_ln76_549" [./sha3.hpp:76->./sha3.hpp:152]   --->   Operation 5064 'bitconcatenate' 'or_ln76_692' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5065 [1/1] (0.00ns)   --->   "%trunc_ln76_694 = trunc i64 %x_694" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 5065 'trunc' 'trunc_ln76_694' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5066 [1/1] (0.00ns)   --->   "%lshr_ln76_550 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_694, i32 44, i32 63" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 5066 'partselect' 'lshr_ln76_550' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5067 [1/1] (0.00ns)   --->   "%or_ln76_693 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln76_694, i20 %lshr_ln76_550" [./sha3.hpp:76->./sha3.hpp:153]   --->   Operation 5067 'bitconcatenate' 'or_ln76_693' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5068 [1/1] (0.00ns)   --->   "%trunc_ln76_695 = trunc i64 %x_695" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 5068 'trunc' 'trunc_ln76_695' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5069 [1/1] (0.00ns)   --->   "%lshr_ln76_551 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_695, i32 20, i32 63" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 5069 'partselect' 'lshr_ln76_551' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5070 [1/1] (0.00ns)   --->   "%or_ln76_694 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln76_695, i44 %lshr_ln76_551" [./sha3.hpp:76->./sha3.hpp:154]   --->   Operation 5070 'bitconcatenate' 'or_ln76_694' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5071 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1105)   --->   "%xor_ln198_1104 = xor i64 %or_ln76_688, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5071 'xor' 'xor_ln198_1104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5072 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1105)   --->   "%and_ln198_552 = and i64 %or_ln76_676, i64 %xor_ln198_1104" [./sha3.hpp:198]   --->   Operation 5072 'and' 'and_ln198_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5073 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1105 = xor i64 %and_ln198_552, i64 %or_ln76_694" [./sha3.hpp:198]   --->   Operation 5073 'xor' 'xor_ln198_1105' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5074 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1107)   --->   "%xor_ln198_1106 = xor i64 %or_ln76_676, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5074 'xor' 'xor_ln198_1106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1107)   --->   "%and_ln198_553 = and i64 %or_ln76_682, i64 %xor_ln198_1106" [./sha3.hpp:198]   --->   Operation 5075 'and' 'and_ln198_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5076 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1107 = xor i64 %and_ln198_553, i64 %or_ln76_688" [./sha3.hpp:198]   --->   Operation 5076 'xor' 'xor_ln198_1107' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1109)   --->   "%xor_ln198_1108 = xor i64 %or_ln76_682, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5077 'xor' 'xor_ln198_1108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1109)   --->   "%and_ln198_554 = and i64 %xor_ln123_575, i64 %xor_ln198_1108" [./sha3.hpp:198]   --->   Operation 5078 'and' 'and_ln198_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5079 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1109 = xor i64 %and_ln198_554, i64 %or_ln76_676" [./sha3.hpp:198]   --->   Operation 5079 'xor' 'xor_ln198_1109' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1111)   --->   "%xor_ln198_1110 = xor i64 %xor_ln123_575, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5080 'xor' 'xor_ln198_1110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1111)   --->   "%and_ln198_555 = and i64 %or_ln76_694, i64 %xor_ln198_1110" [./sha3.hpp:198]   --->   Operation 5081 'and' 'and_ln198_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5082 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1111 = xor i64 %and_ln198_555, i64 %or_ln76_682" [./sha3.hpp:198]   --->   Operation 5082 'xor' 'xor_ln198_1111' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1113)   --->   "%xor_ln198_1112 = xor i64 %or_ln76_693, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5083 'xor' 'xor_ln198_1112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1113)   --->   "%and_ln198_556 = and i64 %or_ln76_672, i64 %xor_ln198_1112" [./sha3.hpp:198]   --->   Operation 5084 'and' 'and_ln198_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5085 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1113 = xor i64 %and_ln198_556, i64 %or_ln76_677" [./sha3.hpp:198]   --->   Operation 5085 'xor' 'xor_ln198_1113' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5086 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1115)   --->   "%xor_ln198_1114 = xor i64 %or_ln76_672, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5086 'xor' 'xor_ln198_1114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5087 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1115)   --->   "%and_ln198_557 = and i64 %or_ln76_679, i64 %xor_ln198_1114" [./sha3.hpp:198]   --->   Operation 5087 'and' 'and_ln198_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5088 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1115 = xor i64 %and_ln198_557, i64 %or_ln76_693" [./sha3.hpp:198]   --->   Operation 5088 'xor' 'xor_ln198_1115' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1117)   --->   "%xor_ln198_1116 = xor i64 %or_ln76_679, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5089 'xor' 'xor_ln198_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1117)   --->   "%and_ln198_558 = and i64 %or_ln76_692, i64 %xor_ln198_1116" [./sha3.hpp:198]   --->   Operation 5090 'and' 'and_ln198_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5091 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1117 = xor i64 %and_ln198_558, i64 %or_ln76_672" [./sha3.hpp:198]   --->   Operation 5091 'xor' 'xor_ln198_1117' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5092 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1119)   --->   "%xor_ln198_1118 = xor i64 %or_ln76_692, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5092 'xor' 'xor_ln198_1118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5093 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1119)   --->   "%and_ln198_559 = and i64 %or_ln76_677, i64 %xor_ln198_1118" [./sha3.hpp:198]   --->   Operation 5093 'and' 'and_ln198_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5094 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1119 = xor i64 %and_ln198_559, i64 %or_ln76_679" [./sha3.hpp:198]   --->   Operation 5094 'xor' 'xor_ln198_1119' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1121)   --->   "%xor_ln198_1120 = xor i64 %or_ln76_677, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5095 'xor' 'xor_ln198_1120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1121)   --->   "%and_ln198_560 = and i64 %or_ln76_693, i64 %xor_ln198_1120" [./sha3.hpp:198]   --->   Operation 5096 'and' 'and_ln198_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5097 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1121 = xor i64 %and_ln198_560, i64 %or_ln76_692" [./sha3.hpp:198]   --->   Operation 5097 'xor' 'xor_ln198_1121' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1123)   --->   "%xor_ln198_1122 = xor i64 %or_ln76_673, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5098 'xor' 'xor_ln198_1122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1123)   --->   "%and_ln198_561 = and i64 %or_ln76_687, i64 %xor_ln198_1122" [./sha3.hpp:198]   --->   Operation 5099 'and' 'and_ln198_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5100 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1123 = xor i64 %and_ln198_561, i64 %or_ln76_671" [./sha3.hpp:198]   --->   Operation 5100 'xor' 'xor_ln198_1123' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1125)   --->   "%xor_ln198_1124 = xor i64 %or_ln76_687, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5101 'xor' 'xor_ln198_1124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1125)   --->   "%and_ln198_562 = and i64 %or_ln76_686, i64 %xor_ln198_1124" [./sha3.hpp:198]   --->   Operation 5102 'and' 'and_ln198_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5103 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1125 = xor i64 %and_ln198_562, i64 %or_ln76_673" [./sha3.hpp:198]   --->   Operation 5103 'xor' 'xor_ln198_1125' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1127)   --->   "%xor_ln198_1126 = xor i64 %or_ln76_686, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5104 'xor' 'xor_ln198_1126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1127)   --->   "%and_ln198_563 = and i64 %or_ln76_690, i64 %xor_ln198_1126" [./sha3.hpp:198]   --->   Operation 5105 'and' 'and_ln198_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5106 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1127 = xor i64 %and_ln198_563, i64 %or_ln76_687" [./sha3.hpp:198]   --->   Operation 5106 'xor' 'xor_ln198_1127' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1129)   --->   "%xor_ln198_1128 = xor i64 %or_ln76_690, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5107 'xor' 'xor_ln198_1128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1129)   --->   "%and_ln198_564 = and i64 %or_ln76_671, i64 %xor_ln198_1128" [./sha3.hpp:198]   --->   Operation 5108 'and' 'and_ln198_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5109 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1129 = xor i64 %and_ln198_564, i64 %or_ln76_686" [./sha3.hpp:198]   --->   Operation 5109 'xor' 'xor_ln198_1129' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1131)   --->   "%xor_ln198_1130 = xor i64 %or_ln76_671, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5110 'xor' 'xor_ln198_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1131)   --->   "%and_ln198_565 = and i64 %or_ln76_673, i64 %xor_ln198_1130" [./sha3.hpp:198]   --->   Operation 5111 'and' 'and_ln198_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5112 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1131 = xor i64 %and_ln198_565, i64 %or_ln76_690" [./sha3.hpp:198]   --->   Operation 5112 'xor' 'xor_ln198_1131' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1133)   --->   "%xor_ln198_1132 = xor i64 %or_ln76_678, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5113 'xor' 'xor_ln198_1132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1133)   --->   "%and_ln198_566 = and i64 %or_ln76_674, i64 %xor_ln198_1132" [./sha3.hpp:198]   --->   Operation 5114 'and' 'and_ln198_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5115 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1133 = xor i64 %and_ln198_566, i64 %or_ln76_683" [./sha3.hpp:198]   --->   Operation 5115 'xor' 'xor_ln198_1133' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1135)   --->   "%xor_ln198_1134 = xor i64 %or_ln76_674, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5116 'xor' 'xor_ln198_1134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1135)   --->   "%and_ln198_567 = and i64 %or_ln76_675, i64 %xor_ln198_1134" [./sha3.hpp:198]   --->   Operation 5117 'and' 'and_ln198_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5118 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1135 = xor i64 %and_ln198_567, i64 %or_ln76_678" [./sha3.hpp:198]   --->   Operation 5118 'xor' 'xor_ln198_1135' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1137)   --->   "%xor_ln198_1136 = xor i64 %or_ln76_675, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5119 'xor' 'xor_ln198_1136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1137)   --->   "%and_ln198_568 = and i64 %or_ln76_685, i64 %xor_ln198_1136" [./sha3.hpp:198]   --->   Operation 5120 'and' 'and_ln198_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5121 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1137 = xor i64 %and_ln198_568, i64 %or_ln76_674" [./sha3.hpp:198]   --->   Operation 5121 'xor' 'xor_ln198_1137' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1139)   --->   "%xor_ln198_1138 = xor i64 %or_ln76_685, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5122 'xor' 'xor_ln198_1138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1139)   --->   "%and_ln198_569 = and i64 %or_ln76_683, i64 %xor_ln198_1138" [./sha3.hpp:198]   --->   Operation 5123 'and' 'and_ln198_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5124 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1139 = xor i64 %and_ln198_569, i64 %or_ln76_675" [./sha3.hpp:198]   --->   Operation 5124 'xor' 'xor_ln198_1139' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1141)   --->   "%xor_ln198_1140 = xor i64 %or_ln76_683, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5125 'xor' 'xor_ln198_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1141)   --->   "%and_ln198_570 = and i64 %or_ln76_678, i64 %xor_ln198_1140" [./sha3.hpp:198]   --->   Operation 5126 'and' 'and_ln198_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5127 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1141 = xor i64 %and_ln198_570, i64 %or_ln76_685" [./sha3.hpp:198]   --->   Operation 5127 'xor' 'xor_ln198_1141' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1143)   --->   "%xor_ln198_1142 = xor i64 %or_ln76_680, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5128 'xor' 'xor_ln198_1142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1143)   --->   "%and_ln198_571 = and i64 %or_ln76_691, i64 %xor_ln198_1142" [./sha3.hpp:198]   --->   Operation 5129 'and' 'and_ln198_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5130 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1143 = xor i64 %and_ln198_571, i64 %or_ln76_689" [./sha3.hpp:198]   --->   Operation 5130 'xor' 'xor_ln198_1143' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1145)   --->   "%xor_ln198_1144 = xor i64 %or_ln76_691, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5131 'xor' 'xor_ln198_1144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1145)   --->   "%and_ln198_572 = and i64 %or_ln76_684, i64 %xor_ln198_1144" [./sha3.hpp:198]   --->   Operation 5132 'and' 'and_ln198_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5133 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1145 = xor i64 %and_ln198_572, i64 %or_ln76_680" [./sha3.hpp:198]   --->   Operation 5133 'xor' 'xor_ln198_1145' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1147)   --->   "%xor_ln198_1146 = xor i64 %or_ln76_684, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5134 'xor' 'xor_ln198_1146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1147)   --->   "%and_ln198_573 = and i64 %or_ln76_681, i64 %xor_ln198_1146" [./sha3.hpp:198]   --->   Operation 5135 'and' 'and_ln198_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5136 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1147 = xor i64 %and_ln198_573, i64 %or_ln76_691" [./sha3.hpp:198]   --->   Operation 5136 'xor' 'xor_ln198_1147' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1149)   --->   "%xor_ln198_1148 = xor i64 %or_ln76_681, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5137 'xor' 'xor_ln198_1148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1149)   --->   "%and_ln198_574 = and i64 %or_ln76_689, i64 %xor_ln198_1148" [./sha3.hpp:198]   --->   Operation 5138 'and' 'and_ln198_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5139 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1149 = xor i64 %and_ln198_574, i64 %or_ln76_684" [./sha3.hpp:198]   --->   Operation 5139 'xor' 'xor_ln198_1149' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1151)   --->   "%xor_ln198_1150 = xor i64 %or_ln76_689, i64 18446744073709551615" [./sha3.hpp:198]   --->   Operation 5140 'xor' 'xor_ln198_1150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln198_1151)   --->   "%and_ln198_575 = and i64 %or_ln76_680, i64 %xor_ln198_1150" [./sha3.hpp:198]   --->   Operation 5141 'and' 'and_ln198_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5142 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln198_1151 = xor i64 %and_ln198_575, i64 %or_ln76_681" [./sha3.hpp:198]   --->   Operation 5142 'xor' 'xor_ln198_1151' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_71)   --->   "%xor_ln203_69 = xor i64 %or_ln76_694, i64 18446744073709551615" [./sha3.hpp:203]   --->   Operation 5143 'xor' 'xor_ln203_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_71)   --->   "%and_ln203_23 = and i64 %or_ln76_688, i64 %xor_ln203_69" [./sha3.hpp:203]   --->   Operation 5144 'and' 'and_ln203_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_71)   --->   "%xor_ln203_70 = xor i64 %and_ln203_23, i64 9223372039002292232" [./sha3.hpp:203]   --->   Operation 5145 'xor' 'xor_ln203_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5146 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln203_71 = xor i64 %xor_ln203_70, i64 %xor_ln123_575" [./sha3.hpp:203]   --->   Operation 5146 'xor' 'xor_ln203_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5147 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1600 <undef>, i64 %xor_ln203_71" [./sha3.hpp:206]   --->   Operation 5147 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5148 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1600 %mrv, i64 %xor_ln198_1105" [./sha3.hpp:206]   --->   Operation 5148 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5149 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1600 %mrv_1, i64 %xor_ln198_1107" [./sha3.hpp:206]   --->   Operation 5149 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5150 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1600 %mrv_2, i64 %xor_ln198_1109" [./sha3.hpp:206]   --->   Operation 5150 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5151 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1600 %mrv_3, i64 %xor_ln198_1111" [./sha3.hpp:206]   --->   Operation 5151 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5152 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1600 %mrv_4, i64 %xor_ln198_1113" [./sha3.hpp:206]   --->   Operation 5152 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5153 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1600 %mrv_5, i64 %xor_ln198_1115" [./sha3.hpp:206]   --->   Operation 5153 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5154 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1600 %mrv_6, i64 %xor_ln198_1117" [./sha3.hpp:206]   --->   Operation 5154 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5155 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1600 %mrv_7, i64 %xor_ln198_1119" [./sha3.hpp:206]   --->   Operation 5155 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5156 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1600 %mrv_8, i64 %xor_ln198_1121" [./sha3.hpp:206]   --->   Operation 5156 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5157 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i1600 %mrv_9, i64 %xor_ln198_1123" [./sha3.hpp:206]   --->   Operation 5157 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5158 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1600 %mrv_s, i64 %xor_ln198_1125" [./sha3.hpp:206]   --->   Operation 5158 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5159 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1600 %mrv_10, i64 %xor_ln198_1127" [./sha3.hpp:206]   --->   Operation 5159 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5160 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1600 %mrv_11, i64 %xor_ln198_1129" [./sha3.hpp:206]   --->   Operation 5160 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5161 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1600 %mrv_12, i64 %xor_ln198_1131" [./sha3.hpp:206]   --->   Operation 5161 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5162 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1600 %mrv_13, i64 %xor_ln198_1133" [./sha3.hpp:206]   --->   Operation 5162 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5163 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1600 %mrv_14, i64 %xor_ln198_1135" [./sha3.hpp:206]   --->   Operation 5163 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5164 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1600 %mrv_15, i64 %xor_ln198_1137" [./sha3.hpp:206]   --->   Operation 5164 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5165 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1600 %mrv_16, i64 %xor_ln198_1139" [./sha3.hpp:206]   --->   Operation 5165 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5166 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1600 %mrv_17, i64 %xor_ln198_1141" [./sha3.hpp:206]   --->   Operation 5166 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5167 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1600 %mrv_18, i64 %xor_ln198_1143" [./sha3.hpp:206]   --->   Operation 5167 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5168 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1600 %mrv_19, i64 %xor_ln198_1145" [./sha3.hpp:206]   --->   Operation 5168 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5169 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1600 %mrv_20, i64 %xor_ln198_1147" [./sha3.hpp:206]   --->   Operation 5169 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5170 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1600 %mrv_21, i64 %xor_ln198_1149" [./sha3.hpp:206]   --->   Operation 5170 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5171 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1600 %mrv_22, i64 %xor_ln198_1151" [./sha3.hpp:206]   --->   Operation 5171 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5172 [1/1] (0.00ns)   --->   "%ret_ln206 = ret i1600 %mrv_23" [./sha3.hpp:206]   --->   Operation 5172 'ret' 'ret_ln206' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.000ns.

 <State 1>: 4.624ns
The critical path consists of the following:
	wire read operation ('stateArray_2325_read_1', ./sha3.hpp:113) on port 'stateArray_2325_read' (./sha3.hpp:113) [27]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln113_13', ./sha3.hpp:113) [64]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln113_14', ./sha3.hpp:113) [65]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [66]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [92]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [95]  (0.289 ns)
	'and' operation 64 bit ('and_ln203', ./sha3.hpp:203) [261]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln203_2', ./sha3.hpp:203) [266]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_22', ./sha3.hpp:113) [269]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [270]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [299]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [304]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_95', ./sha3.hpp:198) [475]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_56', ./sha3.hpp:113) [496]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [499]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [503]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln123_50', ./sha3.hpp:123) [504]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_102', ./sha3.hpp:198) [626]  (0.000 ns)
	'and' operation 64 bit ('and_ln198_51', ./sha3.hpp:198) [627]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln198_103', ./sha3.hpp:198) [628]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_77', ./sha3.hpp:113) [710]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln113_78', ./sha3.hpp:113) [711]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [712]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [716]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln123_75', ./sha3.hpp:123) [717]  (0.289 ns)

 <State 2>: 4.913ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln198_170', ./sha3.hpp:198) [869]  (0.000 ns)
	'and' operation 64 bit ('and_ln198_85', ./sha3.hpp:198) [870]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln198_171', ./sha3.hpp:198) [871]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_98', ./sha3.hpp:113) [924]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [925]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [929]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln123_100', ./sha3.hpp:123) [930]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_198', ./sha3.hpp:198) [1052]  (0.000 ns)
	'and' operation 64 bit ('and_ln198_99', ./sha3.hpp:198) [1053]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln198_199', ./sha3.hpp:198) [1054]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_117', ./sha3.hpp:113) [1136]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln113_118', ./sha3.hpp:113) [1137]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [1138]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [1142]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [1144]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_268', ./sha3.hpp:198) [1298]  (0.000 ns)
	'and' operation 64 bit ('and_ln198_134', ./sha3.hpp:198) [1299]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln198_269', ./sha3.hpp:198) [1300]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_120', ./sha3.hpp:113) [1332]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [1335]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [1364]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [1366]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln203_18', ./sha3.hpp:203) [1541]  (0.000 ns)
	'and' operation 64 bit ('and_ln203_6', ./sha3.hpp:203) [1542]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln203_19', ./sha3.hpp:203) [1543]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln203_20', ./sha3.hpp:203) [1544]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_141', ./sha3.hpp:113) [1546]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln113_142', ./sha3.hpp:113) [1547]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [1548]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [1577]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [1579]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_337', ./sha3.hpp:198) [1684]  (0.289 ns)

 <State 3>: 4.913ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln198_362', ./sha3.hpp:198) [1721]  (0.000 ns)
	'and' operation 64 bit ('and_ln198_181', ./sha3.hpp:198) [1722]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln198_363', ./sha3.hpp:198) [1723]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_178', ./sha3.hpp:113) [1776]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [1777]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [1808]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [1810]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_425', ./sha3.hpp:198) [1957]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_184', ./sha3.hpp:113) [1975]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [1978]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [1994]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln123_225', ./sha3.hpp:123) [1995]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_438', ./sha3.hpp:198) [2117]  (0.000 ns)
	'and' operation 64 bit ('and_ln198_219', ./sha3.hpp:198) [2118]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln198_439', ./sha3.hpp:198) [2119]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_217', ./sha3.hpp:113) [2201]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln113_218', ./sha3.hpp:113) [2202]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [2203]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [2207]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln123_250', ./sha3.hpp:123) [2208]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln203_32', ./sha3.hpp:203) [2396]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_221', ./sha3.hpp:113) [2398]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln113_222', ./sha3.hpp:113) [2399]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [2400]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [2429]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [2431]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_529', ./sha3.hpp:198) [2536]  (0.289 ns)

 <State 4>: 4.624ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln113_240', ./sha3.hpp:113) [2610]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [2613]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [2669]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [2672]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_619', ./sha3.hpp:198) [2812]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_268', ./sha3.hpp:113) [2831]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [2834]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [2873]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [2874]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_640', ./sha3.hpp:198) [2984]  (0.000 ns)
	'and' operation 64 bit ('and_ln198_320', ./sha3.hpp:198) [2985]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln198_641', ./sha3.hpp:198) [2986]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_297', ./sha3.hpp:113) [3053]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln113_298', ./sha3.hpp:113) [3054]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [3055]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [3059]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [3061]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_700', ./sha3.hpp:198) [3215]  (0.000 ns)
	'and' operation 64 bit ('and_ln198_350', ./sha3.hpp:198) [3216]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln198_701', ./sha3.hpp:198) [3217]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_300', ./sha3.hpp:113) [3249]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [3252]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [3308]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [3309]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_749', ./sha3.hpp:198) [3430]  (0.289 ns)

 <State 5>: 4.624ns
The critical path consists of the following:
	'and' operation 64 bit ('and_ln198_372', ./sha3.hpp:198) [3423]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln198_745', ./sha3.hpp:198) [3424]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_334', ./sha3.hpp:113) [3476]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [3477]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [3503]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [3505]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_789', ./sha3.hpp:198) [3631]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_346', ./sha3.hpp:113) [3681]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [3682]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [3716]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [3718]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_834', ./sha3.hpp:198) [3839]  (0.000 ns)
	'and' operation 64 bit ('and_ln198_417', ./sha3.hpp:198) [3840]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln198_835', ./sha3.hpp:198) [3841]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_362', ./sha3.hpp:113) [3890]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [3891]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [3947]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [3952]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_871', ./sha3.hpp:198) [4036]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_397', ./sha3.hpp:113) [4118]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln113_398', ./sha3.hpp:113) [4119]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [4120]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [4124]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln123_475', ./sha3.hpp:123) [4125]  (0.289 ns)

 <State 6>: 4.913ns
The critical path consists of the following:
	'and' operation 64 bit ('and_ln198_468', ./sha3.hpp:198) [4275]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln198_937', ./sha3.hpp:198) [4276]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_414', ./sha3.hpp:113) [4328]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [4329]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [4355]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [4356]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_1006', ./sha3.hpp:198) [4520]  (0.000 ns)
	'and' operation 64 bit ('and_ln198_503', ./sha3.hpp:198) [4521]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln198_1007', ./sha3.hpp:198) [4522]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_436', ./sha3.hpp:113) [4543]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [4546]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [4550]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln123_525', ./sha3.hpp:123) [4551]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln203_65', ./sha3.hpp:203) [4739]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_441', ./sha3.hpp:113) [4741]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln113_442', ./sha3.hpp:113) [4742]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [4743]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [4772]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [4774]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln203_66', ./sha3.hpp:203) [4949]  (0.000 ns)
	'and' operation 64 bit ('and_ln203_22', ./sha3.hpp:203) [4950]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln203_67', ./sha3.hpp:203) [4951]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln203_68', ./sha3.hpp:203) [4952]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln113_461', ./sha3.hpp:113) [4954]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln113_462', ./sha3.hpp:113) [4955]  (0.000 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:113) [4956]  (0.289 ns)
	'xor' operation 64 bit ('tmp', ./sha3.hpp:119) [4985]  (0.289 ns)
	'xor' operation 64 bit ('x', ./sha3.hpp:123) [4987]  (0.289 ns)
	'xor' operation 64 bit ('xor_ln198_1105', ./sha3.hpp:198) [5092]  (0.289 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
