$date
	Thu Dec  9 19:02:44 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module microc_tb $end
$var wire 1 ! t_z $end
$var wire 6 " Test_opcode [5:0] $end
$var reg 3 # Test_op [2:0] $end
$var reg 1 $ Test_s_inc $end
$var reg 1 % Test_s_inm $end
$var reg 1 & Test_s_ret $end
$var reg 1 ' Test_s_rre $end
$var reg 1 ( Test_we3 $end
$var reg 1 ) Test_wez $end
$var reg 1 * clk $end
$var reg 1 + reset $end
$scope module t_microc $end
$var wire 1 * clk $end
$var wire 10 , const1 [9:0] $end
$var wire 3 - op [2:0] $end
$var wire 1 + reset $end
$var wire 1 $ s_inc $end
$var wire 1 % s_inm $end
$var wire 1 & s_ret $end
$var wire 1 ' s_rre $end
$var wire 1 ( we3 $end
$var wire 1 ) wez $end
$var wire 1 ! z $end
$var wire 10 . sum_out [9:0] $end
$var wire 10 / out_mux_pc [9:0] $end
$var wire 16 0 out_mem_prog [15:0] $end
$var wire 6 1 opcode [5:0] $end
$var wire 10 2 mux_to_mux [9:0] $end
$var wire 1 3 Z_ALU $end
$var wire 8 4 WD3 [7:0] $end
$var wire 10 5 RR_to_mux [9:0] $end
$var wire 8 6 RD2 [7:0] $end
$var wire 8 7 RD1 [7:0] $end
$var wire 8 8 OUT_ALU [7:0] $end
$var wire 8 9 INM [7:0] $end
$var wire 10 : DIR_SALTO [9:0] $end
$var wire 10 ; DIR [9:0] $end
$scope module PC $end
$var wire 1 * clk $end
$var wire 1 + reset $end
$var wire 10 < d [9:0] $end
$var reg 10 = q [9:0] $end
$upscope $end
$scope module RR $end
$var wire 1 * clk $end
$var wire 1 ' enable $end
$var wire 1 + reset $end
$var wire 10 > d [9:0] $end
$var reg 10 ? q [9:0] $end
$upscope $end
$scope module alu1 $end
$var wire 3 @ op [2:0] $end
$var wire 8 A y [7:0] $end
$var wire 1 3 zero $end
$var wire 8 B b [7:0] $end
$var wire 8 C a [7:0] $end
$var reg 8 D s [7:0] $end
$upscope $end
$scope module bancoreg $end
$var wire 1 * clk $end
$var wire 4 E ra1 [3:0] $end
$var wire 4 F ra2 [3:0] $end
$var wire 4 G wa3 [3:0] $end
$var wire 1 ( we3 $end
$var wire 8 H wd3 [7:0] $end
$var wire 8 I rd2 [7:0] $end
$var wire 8 J rd1 [7:0] $end
$upscope $end
$scope module ffz $end
$var wire 1 ) carga $end
$var wire 1 * clk $end
$var wire 1 3 d $end
$var wire 1 + reset $end
$var reg 1 ! q $end
$upscope $end
$scope module memoria $end
$var wire 10 K a [9:0] $end
$var wire 1 * clk $end
$var wire 16 L rd [15:0] $end
$upscope $end
$scope module mux_S_INC $end
$var wire 10 M d0 [9:0] $end
$var wire 1 $ s $end
$var wire 10 N y [9:0] $end
$var wire 10 O d1 [9:0] $end
$upscope $end
$scope module mux_S_INM $end
$var wire 8 P d0 [7:0] $end
$var wire 8 Q d1 [7:0] $end
$var wire 1 % s $end
$var wire 8 R y [7:0] $end
$upscope $end
$scope module mux_S_RET $end
$var wire 10 S d0 [9:0] $end
$var wire 10 T d1 [9:0] $end
$var wire 1 & s $end
$var wire 10 U y [9:0] $end
$upscope $end
$scope module sumador $end
$var wire 10 V a [9:0] $end
$var wire 10 W b [9:0] $end
$var wire 10 X y [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 X
b0 W
b1 V
b0x000x U
b0 T
b0x0001 S
bx R
b1 Q
bx P
b1 O
b0x0001 N
b10001 M
b10001 L
b0 K
b0 J
b0 I
bx H
b1 G
b1 F
b0 E
bx D
b0 C
b0 B
bx A
bx @
b0 ?
b1 >
b0 =
b0x000x <
b0 ;
b10001 :
b1 9
bx 8
b0 7
b0 6
b0 5
bx 4
x3
b0x0001 2
b0 1
b10001 0
b0x000x /
b1 .
bx -
b1 ,
1+
1*
x)
x(
x'
x&
x%
x$
bx #
b0 "
0!
$end
#1000
0+
#2000
0*
13
b1 /
b1 <
b1 U
b1 2
b1 N
b1 S
b0 8
b0 A
b0 D
b0 P
b1 4
b1 H
b1 R
0&
0'
1$
0)
b0 #
b0 -
b0 @
1(
1%
#4000
b10 4
b10 H
b10 R
b10 /
b10 <
b10 U
b10 G
b10 F
b10 9
b10 Q
b100010 :
b100010 M
b10 2
b10 N
b10 S
b0 6
b0 B
b0 I
b100010 0
b100010 L
b10 .
b10 >
b10 O
b10 X
b1 ;
b1 =
b1 K
b1 W
1*
#6000
0*
#8000
b1000 4
b1000 H
b1000 R
b11 /
b11 <
b11 U
b11 G
b1000 F
b1000 9
b1000 Q
b10000011 :
b10000011 M
b11 2
b11 N
b11 S
b0 6
b0 B
b0 I
b10000011 0
b10000011 L
b11 .
b11 >
b11 O
b11 X
b10 ;
b10 =
b10 K
b10 W
1*
#10000
0*
#12000
03
b1000 8
b1000 A
b1000 D
b1000 P
b1 6
b1 B
b1 I
b1000 7
b1000 C
b1000 J
b110001 4
b110001 H
b110001 R
b100 /
b100 <
b100 U
b1 F
b11 E
b110001 9
b110001 Q
b1100010011 :
b1100010011 M
b100 2
b100 N
b100 S
b1100010011 0
b1100010011 L
b100 .
b100 >
b100 O
b100 X
b11 ;
b11 =
b11 K
b11 W
1*
#14000
0*
b1001 8
b1001 A
b1001 D
b1001 P
b1001 4
b1001 H
b1001 R
1)
b10 #
b10 -
b10 @
0%
#16000
13
b0 4
b0 H
b0 R
b0 6
b0 B
b0 I
b101 /
b101 <
b101 U
b0 8
b0 A
b0 D
b0 P
b111 G
b0 F
b0 E
b0 9
b0 Q
b111 :
b111 M
b101 2
b101 N
b101 S
b0 7
b0 C
b0 J
b111 0
b111 L
b101 .
b101 >
b101 O
b101 X
b100 ;
b100 =
b100 K
b100 W
1*
#18000
0*
b111 /
b111 <
b111 U
b111 2
b111 N
b111 S
1'
0$
0)
b0 #
b0 -
b0 @
0(
#20000
03
b10 4
b10 H
b10 R
b10 8
b10 A
b10 D
b10 P
b1000010010 /
b1000010010 <
b1000010010 U
b1 6
b1 B
b1 I
b10 7
b10 C
b10 J
b1000010010 2
b1000010010 N
b1000010010 S
b10 G
b1 F
b10 E
b100001 9
b100001 Q
b1000010010 :
b1000010010 M
b101 5
b101 ?
b101 T
b1000010010 0
b1000010010 L
b1000 .
b1000 >
b1000 O
b1000 X
b111 ;
b111 =
b111 K
b111 W
1*
#22000
0*
b1000 /
b1000 <
b1000 U
b1 4
b1 H
b1 R
b1000 2
b1000 N
b1000 S
b1 8
b1 A
b1 D
b1 P
0'
1$
1)
b11 #
b11 -
b11 @
1(
#24000
13
b0 4
b0 H
b0 R
b0 6
b0 B
b0 I
b1001 /
b1001 <
b1001 U
b0 8
b0 A
b0 D
b0 P
b0 G
b0 F
b0 E
b0 9
b0 Q
b0 :
b0 M
b1001 2
b1001 N
b1001 S
b0 7
b0 C
b0 J
b0 0
b0 L
b1001 .
b1001 >
b1001 O
b1001 X
b1000 ;
b1000 =
b1000 K
b1000 W
1*
#26000
0*
b101 /
b101 <
b101 U
b0 2
b0 N
b0 S
1&
0$
0)
b0 #
b0 -
b0 @
0(
#28000
b11 2
b11 N
b11 S
b11 G
b11 :
b11 M
b11 0
b11 L
b110 .
b110 >
b110 O
b110 X
b101 ;
b101 =
b101 K
b101 W
1*
#30000
0*
b11 /
b11 <
b11 U
0&
#32000
03
b1001 4
b1001 H
b1001 R
b1001 8
b1001 A
b1001 D
b1001 P
b1100010011 /
b1100010011 <
b1100010011 U
b1 6
b1 B
b1 I
b1001 7
b1001 C
b1001 J
b1100010011 2
b1100010011 N
b1100010011 S
b1 F
b11 E
b110001 9
b110001 Q
b1100010011 :
b1100010011 M
b1100010011 0
b1100010011 L
b100 .
b100 >
b100 O
b100 X
b11 ;
b11 =
b11 K
b11 W
1*
#34000
0*
b100 /
b100 <
b100 U
b1010 4
b1010 H
b1010 R
b100 2
b100 N
b100 S
b1010 8
b1010 A
b1010 D
b1010 P
1$
1)
b10 #
b10 -
b10 @
1(
#36000
13
b0 4
b0 H
b0 R
b0 6
b0 B
b0 I
b101 /
b101 <
b101 U
b0 8
b0 A
b0 D
b0 P
b111 G
b0 F
b0 E
b0 9
b0 Q
b111 :
b111 M
b101 2
b101 N
b101 S
b0 7
b0 C
b0 J
b111 0
b111 L
b101 .
b101 >
b101 O
b101 X
b100 ;
b100 =
b100 K
b100 W
1*
#38000
0*
b111 /
b111 <
b111 U
b111 2
b111 N
b111 S
1'
0$
0)
b0 #
b0 -
b0 @
0(
#40000
03
b1 4
b1 H
b1 R
b1 8
b1 A
b1 D
b1 P
b1000010010 /
b1000010010 <
b1000010010 U
b1 6
b1 B
b1 I
b1 7
b1 C
b1 J
b1000010010 2
b1000010010 N
b1000010010 S
b10 G
b1 F
b10 E
b100001 9
b100001 Q
b1000010010 :
b1000010010 M
b1000010010 0
b1000010010 L
b1000 .
b1000 >
b1000 O
b1000 X
b111 ;
b111 =
b111 K
b111 W
1*
#42000
0*
b1000 /
b1000 <
b1000 U
13
b0 4
b0 H
b0 R
b1000 2
b1000 N
b1000 S
b0 8
b0 A
b0 D
b0 P
0'
1$
1)
b11 #
b11 -
b11 @
1(
#44000
13
b0 4
b0 H
b0 R
b0 6
b0 B
b0 I
b1001 /
b1001 <
b1001 U
b0 8
b0 A
b0 D
b0 P
b0 G
b0 F
b0 E
b0 9
b0 Q
b0 :
b0 M
b1001 2
b1001 N
b1001 S
b0 7
b0 C
b0 J
b0 0
b0 L
b1001 .
b1001 >
b1001 O
b1001 X
b1000 ;
b1000 =
b1000 K
b1000 W
1!
1*
#46000
0*
b101 /
b101 <
b101 U
b0 2
b0 N
b0 S
1&
0$
0)
b0 #
b0 -
b0 @
0(
#48000
b11 2
b11 N
b11 S
b11 G
b11 :
b11 M
b11 0
b11 L
b110 .
b110 >
b110 O
b110 X
b101 ;
b101 =
b101 K
b101 W
1*
#50000
0*
b110 /
b110 <
b110 U
b110 2
b110 N
b110 S
0&
1$
#52000
b111 /
b111 <
b111 U
b1001 G
b1001 :
b1001 M
b111 2
b111 N
b111 S
b1001 0
b1001 L
b111 .
b111 >
b111 O
b111 X
b110 ;
b110 =
b110 K
b110 W
1*
#54000
0*
b1001 /
b1001 <
b1001 U
b1001 2
b1001 N
b1001 S
0$
#56000
b1010 .
b1010 >
b1010 O
b1010 X
b1001 ;
b1001 =
b1001 K
b1001 W
1*
#58000
0*
#60000
1*
#62000
0*
#64000
1*
#66000
0*
#68000
1*
#70000
0*
