<html><body><samp><pre>
<!@TC:1683432235>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: D:\ispLEVER_Classic2_1\synpbase
#OS: Windows 7 6.2
#Hostname: LAPTOP-SCOTTCHE

#Implementation: isp_lab8

<a name=compilerReport1>$ Start of Compile</a>
#Sun May 07 12:03:55 2023

Synopsys Verilog Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1683432235> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\umr_capim.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_objects.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_pipes.svh"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\hypermods.v"
@I::"D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\isp_lab8.h"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v"
Verilog syntax check successful!
Selecting top level module scan_buttons
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:1:7:1:19:@N:CG364:@XP_MSG">scanButtons.v(1)</a><!@TM:1683432235> | Synthesizing module scan_buttons

<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:147:13:147:32:@W:CG296:@XP_MSG">scanButtons.v(147)</a><!@TM:1683432235> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:156:19:156:27:@W:CG290:@XP_MSG">scanButtons.v(156)</a><!@TM:1683432235> | Referenced variable int_Data is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:13:4:13:10:@W:CL169:@XP_MSG">scanButtons.v(13)</a><!@TM:1683432235> | Pruning register flag_Over </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:13:4:13:10:@W:CL169:@XP_MSG">scanButtons.v(13)</a><!@TM:1683432235> | Pruning register PointTime </font>

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:13:4:13:10:@A:CL282:@XP_MSG">scanButtons.v(13)</a><!@TM:1683432235> | Feedback mux created for signal key_out[3:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:13:4:13:10:@W:CL190:@XP_MSG">scanButtons.v(13)</a><!@TM:1683432235> | Optimizing register bit int_Data1[0] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:13:4:13:10:@W:CL190:@XP_MSG">scanButtons.v(13)</a><!@TM:1683432235> | Optimizing register bit int_Data1[1] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:13:4:13:10:@W:CL190:@XP_MSG">scanButtons.v(13)</a><!@TM:1683432235> | Optimizing register bit int_Data1[2] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:13:4:13:10:@W:CL190:@XP_MSG">scanButtons.v(13)</a><!@TM:1683432235> | Optimizing register bit int_Data1[3] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:13:4:13:10:@W:CL169:@XP_MSG">scanButtons.v(13)</a><!@TM:1683432235> | Pruning register int_Data1[3:0] </font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:13:4:13:10:@N:CL201:@XP_MSG">scanButtons.v(13)</a><!@TM:1683432235> | Trying to extract state machine for register scanvalue
Extracted state machine for register scanvalue
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:13:4:13:10:@W:CL249:@XP_MSG">scanButtons.v(13)</a><!@TM:1683432235> | Initial value is not supported on state machine scanvalue</font>
@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 07 12:03:55 2023

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1683432236> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 07 12:03:56 2023

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1683432236> | Running in 64-bit mode. 
Encoding state machine scanvalue[3:0] (view:work.scan_buttons(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanbuttons.v:13:4:13:10:@N:MO225:@XP_MSG">scanbuttons.v(13)</a><!@TM:1683432236> | No possible illegal states for state machine scanvalue[3:0],safe FSM implementation is disabled
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanbuttons.v:13:4:13:10:@W:BN132:@XP_MSG">scanbuttons.v(13)</a><!@TM:1683432236> | Removing instance led_int_Data2[2],  because it is equivalent to instance led_int_Data2[0]</font>
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFFRH           2 uses
DFFCRH          12 uses
DFFCSH          1 use
DFFC            4 uses
IBUF            6 uses
OBUF            16 uses
AND2            89 uses
INV             60 uses
OR2             1 use
XOR2            2 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1683432236> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 104MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 07 12:03:56 2023

###########################################################]

</pre></samp></body></html>
