<!doctype html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">

    <link rel="shortcut icon" type="image/png"
      href="/INSPECT/assets/img/inspect.png">

<!-- Begin Jekyll SEO tag v2.5.0 -->
<title>Stencil 3D r3 star variable isotropic double _Complex BroadwellEP_E5-2697_CoD | INSPECT</title>
<meta name="generator" content="Jekyll v3.8.5" />
<meta property="og:title" content="Stencil 3D r3 star variable isotropic double _Complex BroadwellEP_E5-2697_CoD" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="Intra Node Stencil Performance Evaluation Collection" />
<meta property="og:description" content="Intra Node Stencil Performance Evaluation Collection" />
<meta property="og:site_name" content="INSPECT" />
<script type="application/ld+json">
{"description":"Intra Node Stencil Performance Evaluation Collection","@type":"WebPage","headline":"Stencil 3D r3 star variable isotropic double _Complex BroadwellEP_E5-2697_CoD","url":"/INSPECT/stencils/3D/r3/isotropic/star/variable/double_Complex/BroadwellEP_E5-2697_CoD/","@context":"http://schema.org"}</script>
<!-- End Jekyll SEO tag -->

    <link rel="stylesheet" href="/INSPECT/assets/css/style.css?v=41a1b2d473ad47fdb07e52baadafa17e8f3e8e47">
    <script src="https://code.jquery.com/jquery-3.3.0.min.js" integrity="sha256-RTQy8VOmNlT6b2PIRur37p6JEBZUE7o8wPgMvu18MC4=" crossorigin="anonymous"></script>
    <script src="/INSPECT/assets/js/main.js"></script>
    <!--[if lt IE 9]>
      <script src="https://cdn!js.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv.min.js" integrity="sha256-3Jy/GbSLrg0o9y5Z5n1uw0qxZECH7C6OQpVBgNFYa0g=" crossorigin="anonymous"></script>
    <![endif]-->
    <meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no">
    <script src="/INSPECT/assets/js/headroom.js"></script>
  </head>
  <body>
    <header class="headroom">
      <h1 class="headroom"><a href="/INSPECT/">INSPECT</a></h1>
      <p>Intra Node Stencil Performance Evaluation Collection</p>
      
      <div id="banner">
        <a id="logo" class="fork" href="/INSPECT/">âŒ‚</a>
        

<div id="navbar">
<a href="https://github.com/RRZE-HPC/INSPECT/tree/master/stencils/3D/r3/isotropic/star/variable/double_Complex/BroadwellEP_E5-2697_CoD">3D / r3 / isotropic / star / variable / double_Complex / BroadwellEP_E5-2697_CoD / Cluster on Die</a>
</div>

      </div><!-- end banner -->
      
    </header>

    <script>
      var myElement = document.querySelector("header");
      var headroom  = new Headroom(myElement);
      headroom.init();
    </script>

    <div class="wrapper">
      <nav>
        <ul></ul>
      </nav>
      <section>
        <script src="/INSPECT/assets/js/plotly-latest.min.js"></script>

<div class="section-block-full">

  <div class="section-block-half">
    <h2 id="stencil-properties">Stencil Properties</h2>

    <table>
      <tbody>
        <tr>
          <td>dimension</td>
          <td>3D</td>
        </tr>
        <tr>
          <td>radius</td>
          <td>3</td>
        </tr>
        <tr>
          <td>weighting</td>
          <td>isotropic</td>
        </tr>
        <tr>
          <td>kind</td>
          <td>star</td>
        </tr>
        <tr>
          <td>coefficients</td>
          <td>variable</td>
        </tr>
        <tr>
          <td>datatype</td>
          <td>double _Complex</td>
        </tr>
        <tr>
          <td>machine</td>
          <td><a href="/INSPECT/machines/BroadwellEP_E5-2697_CoD">BroadwellEP_E5-2697_CoD</a></td>
        </tr>
        <tr>
          <td>FLOP per LUP</td>
          <td>22</td>
        </tr>
        <tr>
          <td>flavor</td>
          <td>Cluster on Die</td>
        </tr>
      </tbody>
    </table>

    <p>Benchmark raw data shown on this page can be found in the <a href="https://github.com/RRZE-HPC/stempel_data_collection/tree/master/stencils/3D/r3/isotropic/star/variable/double_Complex/BroadwellEP_E5-2697_CoD/">according folder of the git repository</a>.</p>

    <p>If you have feedback, issues or found errors on this page, please <a href="https://github.com/RRZE-HPC/stempel_data_collection/issues/new?labels[]=Stencil%20Comment%20Management&amp;labels[]=[Type]%20Bug&amp;title=Stencil%20Comment&amp;milestone=People%20Management:%20m6&amp;assignee=ebinnion&amp;body=Stencil:%203D%20r3%20isotropic%20star%20variable%20double_Complex%20BroadwellEP_E5-2697_CoD%20Cluster on Die">submit an issue on the github page</a>.</p>

  </div>

  <div class="section-block-half">
    <h2 id="kernel-source-code">Kernel Source Code</h2>

    <p><input class="code-button" type="button" onclick="document.getElementById('c_source').style.display = 'block';document.getElementById('asm_source').style.display = 'none';document.getElementById('iaca').style.display = 'none'" value="C Source Code" />
<input class="code-button" type="button" onclick="document.getElementById('asm_source').style.display = 'block';document.getElementById('c_source').style.display = 'none';document.getElementById('iaca').style.display = 'none'" value="Assembly Code" /></p>

    <div id="c_source">
      <div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">double</span> <span class="kt">_Complex</span> <span class="n">a</span><span class="p">[</span><span class="n">M</span><span class="p">][</span><span class="n">N</span><span class="p">][</span><span class="n">P</span><span class="p">];</span>
<span class="kt">double</span> <span class="kt">_Complex</span> <span class="n">b</span><span class="p">[</span><span class="n">M</span><span class="p">][</span><span class="n">N</span><span class="p">][</span><span class="n">P</span><span class="p">];</span>
<span class="kt">double</span> <span class="kt">_Complex</span> <span class="n">W</span><span class="p">[</span><span class="mi">4</span><span class="p">][</span><span class="n">M</span><span class="p">][</span><span class="n">N</span><span class="p">][</span><span class="n">P</span><span class="p">];</span>

<span class="k">for</span><span class="p">(</span><span class="kt">long</span> <span class="n">k</span><span class="o">=</span><span class="mi">3</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="n">M</span><span class="o">-</span><span class="mi">3</span><span class="p">;</span> <span class="o">++</span><span class="n">k</span><span class="p">){</span>
<span class="k">for</span><span class="p">(</span><span class="kt">long</span> <span class="n">j</span><span class="o">=</span><span class="mi">3</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">N</span><span class="o">-</span><span class="mi">3</span><span class="p">;</span> <span class="o">++</span><span class="n">j</span><span class="p">){</span>
<span class="k">for</span><span class="p">(</span><span class="kt">long</span> <span class="n">i</span><span class="o">=</span><span class="mi">3</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">P</span><span class="o">-</span><span class="mi">3</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">){</span>
<span class="n">b</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">W</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span>
<span class="o">+</span> <span class="n">W</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="p">((</span><span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">])</span> <span class="o">+</span> <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span> <span class="o">+</span> <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="p">]))</span>
<span class="o">+</span> <span class="n">W</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="p">((</span><span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">-</span><span class="mi">2</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">+</span><span class="mi">2</span><span class="p">])</span> <span class="o">+</span> <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">-</span><span class="mi">2</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">2</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span> <span class="o">+</span> <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="o">-</span><span class="mi">2</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="o">+</span><span class="mi">2</span><span class="p">][</span><span class="n">i</span><span class="p">]))</span>
<span class="o">+</span> <span class="n">W</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="p">((</span><span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">-</span><span class="mi">3</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">+</span><span class="mi">3</span><span class="p">])</span> <span class="o">+</span> <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">-</span><span class="mi">3</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">3</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span> <span class="o">+</span> <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="o">-</span><span class="mi">3</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="o">+</span><span class="mi">3</span><span class="p">][</span><span class="n">i</span><span class="p">]))</span>
<span class="p">;</span>
<span class="p">}</span>
<span class="p">}</span>
<span class="p">}</span>
</code></pre></div>      </div>
    </div>

    <div id="asm_source" style="display:none;">
      <div class="language-nasm highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">vmovupd</span> <span class="n">xmm6</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r8</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x20</span><span class="err">]</span>
<span class="n">vmovupd</span> <span class="n">xmm1</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r8</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">xmm7</span><span class="p">,</span> <span class="n">xmm6</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r8</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x40</span><span class="err">]</span>
<span class="n">vmovupd</span> <span class="n">xmm4</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">rdx</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">xmm8</span><span class="p">,</span> <span class="n">xmm7</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">rcx</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vmovupd</span> <span class="n">xmm11</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r13</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">xmm9</span><span class="p">,</span> <span class="n">xmm8</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">rbx</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vmovupd</span> <span class="n">xmm6</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r9</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">xmm10</span><span class="p">,</span> <span class="n">xmm9</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">rsi</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="k">mov</span> <span class="n">r15</span><span class="p">,</span> <span class="n">qword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rsp</span><span class="o">+</span><span class="mh">0x1a8</span><span class="err">]</span>
<span class="k">inc</span> <span class="n">r14</span>
<span class="n">vunpckhpd</span> <span class="n">xmm2</span><span class="p">,</span> <span class="n">xmm1</span><span class="p">,</span> <span class="n">xmm1</span>
<span class="n">vshufpd</span> <span class="n">xmm3</span><span class="p">,</span> <span class="n">xmm4</span><span class="p">,</span> <span class="n">xmm4</span><span class="p">,</span> <span class="mh">0x1</span>
<span class="n">vaddpd</span> <span class="n">xmm14</span><span class="p">,</span> <span class="n">xmm10</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r15</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vmulpd</span> <span class="n">xmm5</span><span class="p">,</span> <span class="n">xmm2</span><span class="p">,</span> <span class="n">xmm3</span>
<span class="n">vunpckhpd</span> <span class="n">xmm12</span><span class="p">,</span> <span class="n">xmm11</span><span class="p">,</span> <span class="n">xmm11</span>
<span class="n">vshufpd</span> <span class="n">xmm13</span><span class="p">,</span> <span class="n">xmm14</span><span class="p">,</span> <span class="n">xmm14</span><span class="p">,</span> <span class="mh">0x1</span>
<span class="n">vmulpd</span> <span class="n">xmm15</span><span class="p">,</span> <span class="n">xmm12</span><span class="p">,</span> <span class="n">xmm13</span>
<span class="n">vmovupd</span> <span class="n">xmm13</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r8</span><span class="o">*</span><span class="mi">1</span><span class="err">]</span>
<span class="n">vmovddup</span> <span class="n">xmm0</span><span class="p">,</span> <span class="n">qword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r8</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vmovddup</span> <span class="n">xmm1</span><span class="p">,</span> <span class="n">qword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r13</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vfmaddsub213pd</span> <span class="n">xmm0</span><span class="p">,</span> <span class="n">xmm4</span><span class="p">,</span> <span class="n">xmm5</span>
<span class="n">vfmaddsub213pd</span> <span class="n">xmm1</span><span class="p">,</span> <span class="n">xmm14</span><span class="p">,</span> <span class="n">xmm15</span>
<span class="n">vunpckhpd</span> <span class="n">xmm7</span><span class="p">,</span> <span class="n">xmm6</span><span class="p">,</span> <span class="n">xmm6</span>
<span class="n">vmovddup</span> <span class="n">xmm12</span><span class="p">,</span> <span class="n">qword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r9</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">xmm14</span><span class="p">,</span> <span class="n">xmm13</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r8</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x60</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">xmm11</span><span class="p">,</span> <span class="n">xmm0</span><span class="p">,</span> <span class="n">xmm1</span>
<span class="n">vmovupd</span> <span class="n">xmm0</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r8</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x10</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">xmm15</span><span class="p">,</span> <span class="n">xmm14</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">rdi</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">xmm2</span><span class="p">,</span> <span class="n">xmm0</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r8</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x50</span><span class="err">]</span>
<span class="n">vmovupd</span> <span class="n">xmm0</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r11</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="k">mov</span> <span class="n">r15</span><span class="p">,</span> <span class="n">qword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rsp</span><span class="o">+</span><span class="mh">0x1d0</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">xmm3</span><span class="p">,</span> <span class="n">xmm2</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r15</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="k">mov</span> <span class="n">r15</span><span class="p">,</span> <span class="n">qword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rsp</span><span class="o">+</span><span class="mh">0x1d8</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">xmm4</span><span class="p">,</span> <span class="n">xmm3</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r15</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">xmm5</span><span class="p">,</span> <span class="n">xmm4</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r10</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="k">mov</span> <span class="n">r15</span><span class="p">,</span> <span class="n">qword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rsp</span><span class="o">+</span><span class="mh">0x1c8</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">xmm9</span><span class="p">,</span> <span class="n">xmm5</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r15</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="k">mov</span> <span class="n">r15</span><span class="p">,</span> <span class="n">qword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rsp</span><span class="o">+</span><span class="mh">0x1b0</span><span class="err">]</span>
<span class="n">vshufpd</span> <span class="n">xmm8</span><span class="p">,</span> <span class="n">xmm9</span><span class="p">,</span> <span class="n">xmm9</span><span class="p">,</span> <span class="mh">0x1</span>
<span class="n">vmulpd</span> <span class="n">xmm10</span><span class="p">,</span> <span class="n">xmm7</span><span class="p">,</span> <span class="n">xmm8</span>
<span class="k">nop</span>
<span class="n">vaddpd</span> <span class="n">xmm13</span><span class="p">,</span> <span class="n">xmm15</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r15</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vfmaddsub213pd</span> <span class="n">xmm12</span><span class="p">,</span> <span class="n">xmm9</span><span class="p">,</span> <span class="n">xmm10</span>
<span class="n">vunpckhpd</span> <span class="n">xmm15</span><span class="p">,</span> <span class="n">xmm0</span><span class="p">,</span> <span class="n">xmm0</span>
<span class="k">mov</span> <span class="n">r15</span><span class="p">,</span> <span class="n">qword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rsp</span><span class="o">+</span><span class="mh">0x1b8</span><span class="err">]</span>
<span class="n">vmovddup</span> <span class="n">xmm5</span><span class="p">,</span> <span class="n">qword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r11</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">xmm4</span><span class="p">,</span> <span class="n">xmm11</span><span class="p">,</span> <span class="n">xmm12</span>
<span class="n">vaddpd</span> <span class="n">xmm14</span><span class="p">,</span> <span class="n">xmm13</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r15</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">xmm2</span><span class="p">,</span> <span class="n">xmm14</span><span class="p">,</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r12</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vshufpd</span> <span class="n">xmm1</span><span class="p">,</span> <span class="n">xmm2</span><span class="p">,</span> <span class="n">xmm2</span><span class="p">,</span> <span class="mh">0x1</span>
<span class="n">vmulpd</span> <span class="n">xmm3</span><span class="p">,</span> <span class="n">xmm15</span><span class="p">,</span> <span class="n">xmm1</span>
<span class="n">vfmaddsub213pd</span> <span class="n">xmm5</span><span class="p">,</span> <span class="n">xmm2</span><span class="p">,</span> <span class="n">xmm3</span>
<span class="n">vaddpd</span> <span class="n">xmm6</span><span class="p">,</span> <span class="n">xmm4</span><span class="p">,</span> <span class="n">xmm5</span>
<span class="k">mov</span> <span class="n">r15</span><span class="p">,</span> <span class="n">qword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rsp</span><span class="o">+</span><span class="mh">0x1c0</span><span class="err">]</span>
<span class="n">vmovupd</span> <span class="n">xmmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rax</span><span class="o">+</span><span class="n">r15</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span><span class="p">,</span> <span class="n">xmm6</span>
<span class="k">add</span> <span class="n">rax</span><span class="p">,</span> <span class="mh">0x10</span>
<span class="k">cmp</span> <span class="n">r14</span><span class="p">,</span> <span class="n">qword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">rsp</span><span class="o">+</span><span class="mh">0x1e0</span><span class="err">]</span>
<span class="k">jb</span> <span class="mh">0xfffffffffffffea0</span>
</code></pre></div>      </div>
    </div>

  </div>

</div>

<div class="section-block-full">

  <div class="section-block-half">

    <h2 id="layer-conditions">Layer Conditions</h2>
    <h3 id="layer-conditions-for-l1-cache-with-32-kb">Layer conditions for L1 cache with 32 KB:</h3>

    <table>
      <thead>
        <tr>
          <th style="text-align: center">condition</th>
          <th style="text-align: right">misses</th>
          <th style="text-align: right">hits</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">96*M*N*P &lt; 32768</code></td>
          <td style="text-align: right">0</td>
          <td style="text-align: right">24</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">96*M*N*P + 96*N*P &lt;= 32768</code></td>
          <td style="text-align: right">3</td>
          <td style="text-align: right">21</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">192*N*P - 288*P &lt;= 32768</code></td>
          <td style="text-align: right">6</td>
          <td style="text-align: right">18</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">192*N*P + 96*P &lt;= 32768</code></td>
          <td style="text-align: right">8</td>
          <td style="text-align: right">16</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">288*P - 576 &lt;= 32768</code></td>
          <td style="text-align: right">12</td>
          <td style="text-align: right">12</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">288*P + 96 &lt;= 32768</code></td>
          <td style="text-align: right">14</td>
          <td style="text-align: right">10</td>
        </tr>
        <tr>
          <td style="text-align: center">Else</td>
          <td style="text-align: right">18</td>
          <td style="text-align: right">6</td>
        </tr>
      </tbody>
    </table>

    <h3 id="layer-conditions-for-l2-cache-with-256-kb">Layer conditions for L2 cache with 256 KB:</h3>

    <table>
      <thead>
        <tr>
          <th style="text-align: center">condition</th>
          <th style="text-align: right">misses</th>
          <th style="text-align: right">hits</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">96*M*N*P &lt; 262144</code></td>
          <td style="text-align: right">0</td>
          <td style="text-align: right">24</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">96*M*N*P + 96*N*P &lt;= 262144</code></td>
          <td style="text-align: right">3</td>
          <td style="text-align: right">21</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">192*N*P - 288*P &lt;= 262144</code></td>
          <td style="text-align: right">6</td>
          <td style="text-align: right">18</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">192*N*P + 96*P &lt;= 262144</code></td>
          <td style="text-align: right">8</td>
          <td style="text-align: right">16</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">288*P - 576 &lt;= 262144</code></td>
          <td style="text-align: right">12</td>
          <td style="text-align: right">12</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">288*P + 96 &lt;= 262144</code></td>
          <td style="text-align: right">14</td>
          <td style="text-align: right">10</td>
        </tr>
        <tr>
          <td style="text-align: center">Else</td>
          <td style="text-align: right">18</td>
          <td style="text-align: right">6</td>
        </tr>
      </tbody>
    </table>

    <h3 id="layer-conditions-for-l3-cache-with-23040-kb">Layer conditions for L3 cache with 23040 KB:</h3>

    <table>
      <thead>
        <tr>
          <th style="text-align: center">condition</th>
          <th style="text-align: right">misses</th>
          <th style="text-align: right">hits</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">96*M*N*P &lt; 23592960</code></td>
          <td style="text-align: right">0</td>
          <td style="text-align: right">24</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">96*M*N*P + 96*N*P &lt;= 23592960</code></td>
          <td style="text-align: right">3</td>
          <td style="text-align: right">21</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">192*N*P - 288*P &lt;= 23592960</code></td>
          <td style="text-align: right">6</td>
          <td style="text-align: right">18</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">192*N*P + 96*P &lt;= 23592960</code></td>
          <td style="text-align: right">8</td>
          <td style="text-align: right">16</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">288*P - 576 &lt;= 23592960</code></td>
          <td style="text-align: right">12</td>
          <td style="text-align: right">12</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">288*P + 96 &lt;= 23592960</code></td>
          <td style="text-align: right">14</td>
          <td style="text-align: right">10</td>
        </tr>
        <tr>
          <td style="text-align: center">Else</td>
          <td style="text-align: right">18</td>
          <td style="text-align: right">6</td>
        </tr>
      </tbody>
    </table>

    <!--
grep "\[[a-z]" stencil.c | sed -r 's/([A-Z])\[([0-9]*)\]/\1\2/g' | sed 's/.* =//;s/ c[0-9]* //;s/[ijk]//g;s/(//g;s/)//g;s/+ /,/g;s/\* /,/g;s/\[\]/\[0\]/g;s/+,/,/;s/[[:space:]]//g;s/[a-Z][0-9]*/\"&\":/g;s/\]\[/,/g' | tr -d '\n'
-->

    <!-- <script>
function get_url() {
var jsonstr='{"dimensions":3,"arrays":{"type":"double","bytes_per_element":8,"dimension":[1024,1024,1024]},"accesses":{"a":[0,0,0],"a":[-1,-1,-1],"a":[0,-1,-1],"a":[+1,-1,-1],"a":[-1,0,-1],"a":[0,0,-1],"a":[+1,0,-1],"a":[-1,+1,-1],"a":[0,+1,-1],"a":[+1,+1,-1],"a":[-1,-1,0],"a":[0,-1,0],"a":[+1,-1,0],"a":[-1,0,0],"a":[+1,0,0],"a":[-1,+1,0],"a":[0,+1,0],"a":[+1,+1,0],"a":[-1,-1,+1],"a":[0,-1,+1],"a":[+1,-1,+1],"a":[-1,0,+1],"a":[0,0,+1],"a":[+1,0,+1],"a":[-1,+1,+1],"a":[0,+1,+1],"a":[+1,+1,+1]},"cache_sizes":{"L1":{"size":32768,"cores":1,"available":32768},"L2":{"size":262144,"cores":1,"available":262144},"L3":{"size":20971520,"cores":1,"available":20971520}},"safety_margin":2}'
return "https://rrze-hpc.github.io/layer-condition/#calculator%23!"+encodeURIComponent(JSON.stringify(jsonstr));
}
</script>

<a href='get_url()'>Layer Condition website</a> -->
  </div>

  <div class="section-block-half">
    <h2 id="how-to-test-this-stencil">How to test this stencil</h2>

    <p>Generate this stencil with:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>stempel gen <span class="nt">-D</span> 3 <span class="nt">-r</span> 3 <span class="nt">-t</span> <span class="s2">"double _Complex"</span> <span class="nt">-C</span> variable <span class="nt">-k</span> star <span class="nt">-i</span> <span class="nt">--store</span> stencil.c
</code></pre></div>    </div>

    <p>and generate the compilable benchmark code with:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>stempel bench stencil.c <span class="nt">-m</span> BroadwellEP_E5-2697_CoD.yml <span class="nt">--store</span>
</code></pre></div>    </div>

    <h2 id="compiler-flags">Compiler flags</h2>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>icc <span class="nt">-O3</span> <span class="nt">-xCORE-AVX2</span> <span class="nt">-fno-alias</span> <span class="nt">-qopenmp</span> 
</code></pre></div>    </div>
  </div>

</div>

<div class="section-block-full">
  <h2 id="single-core-grid-scaling">Single Core Grid Scaling</h2>

  <div class="section-block-half">
    <h3 id="ecm-prediction-vs-performance">ECM Prediction vs. Performance</h3>

    <p><input class="plot-button" type="button" value="Layer Condition" onclick="document.getElementById('ecm_LC').style.display = 'block';            document.getElementById('ecm_CS').style.display = 'none';            document.getElementById('ecm_Pheno').style.display = 'none';" />
<input class="plot-button" type="button" value="Cache Simulation" onclick="document.getElementById('ecm_CS').style.display = 'block';            document.getElementById('ecm_LC').style.display = 'none';            document.getElementById('ecm_Pheno').style.display = 'none';" />
<input class="plot-button" type="button" value="Phenomenological" onclick="document.getElementById('ecm_Pheno').style.display = 'block';            document.getElementById('ecm_CS').style.display = 'none';            document.getElementById('ecm_LC').style.display = 'none';" /></p>

    <div class="ecm" id="ecm_LC">
      <p><em>Comparison of the measured stencil performance (in cycles per cache line), <a href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-164.html">roofline prediction</a> and the (stacked) contributions of the <a href="https://hpc.fau.de/research/ecm/">ECM Performance Model</a> predicted by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> using <a href="https://rrze-hpc.github.io/layer-condition/">Layer Conditions</a> to model the cache behavior. The calculated <a href="#layer-conditions">layer conditions</a> shown above correspond to the jumps in the ECM prediction in this plot.</em></p>
    </div>

    <div class="ecm" id="ecm_CS" style="display:none;">
      <p><em>Comparison of the measured stencil performance (in cycles per cache line), <a href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-164.html">roofline prediction</a> and the (stacked) contributions of the <a href="https://hpc.fau.de/research/ecm/">ECM Performance Model</a> predicted by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> using <a href="https://github.com/RRZE-HPC/pycachesim">Cache Simulation</a> to model the cache behavior.</em></p>
    </div>

    <div class="ecm" id="ecm_Pheno" style="display:none;">
      <p><em>Comparison of the measured stencil performance (in cycles per cache line), <a href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-164.html">roofline prediction</a> and the (stacked) contributions of the phenomenological <a href="https://hpc.fau.de/research/ecm/">ECM Performance Model</a> measured with <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a>. The phenomenological ECM Model is completely derived from performance counter measurements during benchmark execution.</em></p>
    </div>

    <script>
var trace_benchmark = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [96.52,89.95,98.52,99.38,82.14,81.54,99.42,129.66,125.71,123.72,],
  line: {color: 'black'},
  name: "Benchmark"
};




var trace_roofline_LC = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "circle-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [28.12418969634937,52.23063800750598,52.23063800750598,64.7580372250423,64.7580372250423,64.7580372250423,81.85898709036742,81.85898709036742,81.85898709036742,81.85898709036742,],
  line: {color: 'green'},
  name: "Roofline /w LC",
};



var trace_roofline_CS = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "circle-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [0.0,76.93784268916914,62.45206517895383,62.271617966195194,71.54722307607926,72.58644421619397,90.68712802383318,209.26968488570455,86.90477505461769,87.77669020854022,],
  line: {color: 'green'},
  name: "Roofline /w CS",
};





var trace_Tol_LC = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "square-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [76.2,76.2,76.2,76.2,76.2,76.2,76.2,76.2,76.2,76.2,],
  line: {color: '#d62728'},
  name: "T<sub>OL</sub>"
};
var trace_Tnol_LC = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#1f77b4'},
  
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [72.0,72.0,72.0,72.0,72.0,72.0,72.0,72.0,72.0,72.0,],
  name: "T<sub>nOL</sub>"
};
var trace_Tl1l2_LC = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#aec7e8'},
  
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [7.0,13.0,13.0,13.0,13.0,13.0,13.0,13.0,13.0,13.0,],
  name: "T<sub>L1-L2</sub>"
};
var trace_Tl2l3_LC = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ff7f0e'},
  
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [0.0,14.0,14.0,26.0,26.0,26.0,26.0,26.0,26.0,26.0,],
  name: "T<sub>L2-L3</sub>"
};
var trace_Tl3mem_LC = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ffbb78'},
  
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [0.0,0.0,0.0,0.0,0.0,0.0,32.3,32.3,32.3,32.3,],
  name: "T<sub>L3-MEM</sub>"
};
var trace_Ttotal_LC = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [79.00,99.00,99.00,111.00,111.00,111.00,143.30,143.30,143.30,143.30,],
  line: {color: 'rgba(0,0,0,0)'},
  showlegend: false,
  name: "T<sub>ECM total</sub>"
};



var trace_Tol_CS = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "square-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [76.2,76.2,76.2,76.2,76.2,76.2,76.2,76.2,76.2,76.2,],
  line: {color: '#d62728'},
  name: "T<sub>OL</sub>"
};
var trace_Tnol_CS = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#1f77b4'},
  
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [72.0,72.0,72.0,72.0,72.0,72.0,72.0,72.0,72.0,72.0,],
  name: "T<sub>nOL</sub>"
};
var trace_Tl1l2_CS = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#aec7e8'},
  
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [0.0,19.1,15.5,15.5,14.4,14.6,13.9,49.2,13.7,16.0,],
  name: "T<sub>L1-L2</sub>"
};
var trace_Tl2l3_CS = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ff7f0e'},
  
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [0.0,21.7,17.7,22.9,28.7,29.1,27.9,28.3,27.4,27.8,],
  name: "T<sub>L2-L3</sub>"
};
var trace_Tl3mem_CS = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ffbb78'},
  
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [0.0,0.0,0.0,0.0,0.0,0.0,35.8,35.3,34.3,34.6,],
  name: "T<sub>L3-MEM</sub>"
};
var trace_Ttotal_CS = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [76.20,112.83,105.21,110.36,115.10,115.71,149.62,184.77,147.44,150.43,],
  line: {color: 'rgba(0,0,0,0)'},
  showlegend: false,
  name: "T<sub>ECM total</sub>"
};



var trace_Tol_Pheno = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "square-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [44.1,38.0,37.0,36.7,38.3,37.9,37.8,37.9,37.5,37.4,],
  line: {color: '#d62728'},
  name: "T<sub>OL</sub>"
};
var trace_Tnol_Pheno = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#1f77b4'},
  
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [54.8,40.0,37.8,37.0,39.3,38.5,38.0,37.6,37.3,37.0,],
  name: "T<sub>nOL</sub>"
};
var trace_Tl1l2_Pheno = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#aec7e8'},
  
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [1.1,17.4,16.5,15.5,15.0,14.6,14.6,17.1,15.4,16.1,],
  name: "T<sub>L1-L2</sub>"
};
var trace_Tl2l3_Pheno = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ff7f0e'},
  
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [0.0,24.9,21.5,31.0,30.5,29.7,28.9,28.3,28.1,27.9,],
  name: "T<sub>L2-L3</sub>"
};
var trace_Tl3mem_Pheno = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ffbb78'},
  
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [0.1,0.1,0.1,0.1,0.1,0.4,17.7,31.6,35.3,35.2,],
  name: "T<sub>L3-MEM</sub>"
};
var trace_Ttotal_Pheno = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [],
  line: {color: 'rgba(0,0,0,0)'},
  showlegend: false,
  name: "T<sub>ECM total</sub>"
};


var data_LC = [trace_roofline_LC,trace_benchmark,trace_Tol_LC,trace_Tnol_LC,
               trace_Tl1l2_LC,trace_Tl2l3_LC,trace_Tl3mem_LC,trace_Ttotal_LC];
var data_CS = [trace_roofline_CS,trace_benchmark,trace_Tol_CS,trace_Tnol_CS,
               trace_Tl1l2_CS,trace_Tl2l3_CS,trace_Tl3mem_CS,trace_Ttotal_CS];
var data_Pheno = [trace_roofline_LC,trace_benchmark,trace_Tol_Pheno,trace_Tnol_Pheno,
                  trace_Tl1l2_Pheno,trace_Tl2l3_Pheno,trace_Tl3mem_Pheno];

var layout = {
  margin: { l: 40, r: 35, t: 10, b: 40},
  xaxis: {title: "Grid Size (N^3)",
          dticks: 50,
          tick0: 0},
  yaxis: {title: 'Cycles / Cacheline',
          tick0: 0},
  barmode: 'stack',
  legend: { orientation: "h",y:1.1 },
  width: 600,
  height: 450,
};

var config = {locale: 'en'};
Plotly.newPlot('ecm_LC', data_LC, layout, config);
Plotly.newPlot('ecm_CS', data_CS, layout, config);
Plotly.newPlot('ecm_Pheno', data_Pheno, layout, config);
</script>

  </div>

  <div class="section-block-half">
    <h3 id="data-transfers-between-caches">Data Transfers between Caches</h3>

    <p><input class="plot-button" type="button" value="Layer Condition" onclick="document.getElementById('mem_LC').style.display = 'block';            document.getElementById('mem_CS').style.display = 'none';" />
<input class="plot-button" type="button" value="Cache Simulation" onclick="document.getElementById('mem_CS').style.display = 'block';            document.getElementById('mem_LC').style.display = 'none';" /></p>

    <div class="memory" id="mem_LC">

      <script>
var benchmark_l1l2 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [8.96,139.12,131.76,124.16,120.16,116.80,116.88,137.12,122.96,128.96,],
  line: {color: '#d62728'},
  name: "L1-L2 Benchmark"
};
var benchmark_l2l3 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [0,99.52,86.16,124.16,122.08,118.56,115.84,113.12,112.56,111.36,],
  line: {color: '#1f77b4'},
  name: "L2-L3 Benchmark"
};
var benchmark_l3mem = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [.16,.16,.16,.16,.08,.64,30.72,54.88,61.28,60.96,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM Benchmark"
};

var L1L2 = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [56.00,104.00,104.00,104.00,104.00,104.00,104.00,104.00,104.00,104.00,],
  line: {color: '#d62728'},
  name: "L1-L2 with LC"
};
var L2L3= {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [0,56.00,56.00,104.00,104.00,104.00,104.00,104.00,104.00,104.00,],
  line: {color: '#1f77b4'},
  name: "L2-L3 with LC"
};
var L3MEM = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [0,0,0,0,0,0,56.00,56.00,56.00,56.00,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM with LC"
};

var data = [benchmark_l1l2,benchmark_l2l3,benchmark_l3mem,L1L2,L2L3,L3MEM];

var layout = {
	xaxis: {title: "Grid Size (N^3)",
          rangemode: "tozero"},
	yaxis: {title: 'Data Transfers [Byte/LUP]',
          rangemode: "tozero"},
  margin: { l: 50, r: 35, t: 10, b: 40},
  legend: { orientation: "h",y:1.3},
  width: 600,
  height: 450,
};

var config = {locale: 'en'};
Plotly.newPlot('mem_LC', data, layout, config);
</script>

      <p><em>Data transfers between the different cache levels and main memory. The shown data for each level contains evicted and loaded data. The measured data is represented by points and the predicted transfer rates by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> by lines.</em></p>
    </div>

    <div class="memory" id="mem_CS" style="display:none;">

      <script>
var benchmark_l1l2 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [8.96,139.12,131.76,124.16,120.16,116.80,116.88,137.12,122.96,128.96,8.96,139.12,131.76,124.16,120.16,116.80,116.88,137.12,122.96,128.96,],
  line: {color: '#d62728'},
  name: "L1-L2 Benchmark"
};
var benchmark_l2l3 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [0,99.52,86.16,124.16,122.08,118.56,115.84,113.12,112.56,111.36,0,99.52,86.16,124.16,122.08,118.56,115.84,113.12,112.56,111.36,],
  line: {color: '#1f77b4'},
  name: "L2-L3 Benchmark"
};
var benchmark_l3mem = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [.16,.16,.16,.16,.08,.64,30.72,54.88,61.28,60.96,.16,.16,.16,.16,.08,.64,30.72,54.88,61.28,60.96,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM Benchmark"
};

var L1L2 = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [0,153.12,124.37,123.99,115.00,116.49,111.62,393.37,109.74,128.00,0,153.12,124.37,123.99,115.00,116.49,111.62,393.37,109.74,128.00,],
  line: {color: '#d62728'},
  name: "L1-L2 with CS"
};
var L2L3= {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [0,86.74,70.74,91.37,114.87,116.49,111.62,113.12,109.74,111.12,0,86.74,70.74,91.37,114.87,116.49,111.62,113.12,109.74,111.12,],
  line: {color: '#1f77b4'},
  name: "L2-L3 with CS"
};
var L3MEM = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,],
  y: [0,0,0,0,0,0,62.12,61.24,59.49,60.12,0,0,0,0,0,0,62.12,61.24,59.49,60.12,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM with CS"
};

var data = [benchmark_l1l2,benchmark_l2l3,benchmark_l3mem,L1L2,L2L3,L3MEM];

var layout = {
	xaxis: {title: "Grid Size (N^3)",
          rangemode: "tozero"},
	yaxis: {title: 'Data Transfers [Byte/LUP]',
          rangemode: "tozero"},
  margin: { l: 50, r: 35, t: 10, b: 40},
  legend: { orientation: "h",y:1.3},
  width: 600,
  height: 450,
};

var config = {locale: 'en'};
Plotly.newPlot('mem_CS', data, layout, config);
</script>

      <p><em>Data transfers between the different cache levels and main memory. The shown data for each level contains evicted and loaded data. The measured data is represented by points and the predicted transfer rates by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> by lines.</em></p>
    </div>

  </div>

</div>

<div class="section-block-full">
  <div class="section-block-half">
    <h2 id="multi-core-thread-scaling">Multi Core Thread Scaling</h2>

    <p><input class="plot-button" type="button" onclick="document.getElementById('scaling_90').style.display = 'none';document.getElementById('scaling_90').style.display = 'block';" value="90Â³" /></p>

    <div class="scaling">

      <div id="scaling"></div>

      <script>
var trace_benchmark = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,],
  y: [73.18,136.60,188.95,225.19,248.19,265.99,275.44,280.95,283.25,326.70,367.86,416.86,437.12,512.54,500.78,589.26,752.43,752.81,],
  line: {color: 'black'},
  name: "Benchmark"
};
var trace_ecm = {
  type: "scatter",
  mode: "lines",
  x: [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,],
  y: [64.20,125.22,175.23,212.56,240.20,261.14,277.44,284.82,284.82,316.47,348.08,379.69,411.44,443.15,474.71,506.32,538.01,569.65,],
  line: {color: '#ff7f0e'},
  name: "ECM LC Prediction"
};
var trace_roofline = {
  type: "scatter",
  mode: "lines",
  x: [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,],
  y: [112.27,206.36,250.45,273.18,282.72,283.18,283.63,283.63,285.00,318.63,351.36,382.72,415.45,446.36,480.45,507.72,550.45,561.81,],
  line: {color: '#1f77b4'},
  name: "Roofline LC Prediction"
};

var data = [trace_benchmark,trace_ecm,trace_roofline];

var layout = {
	xaxis: {title: 'Number of Threads',
          range: [0.5,18.5],
          nticks: 18},
	yaxis: {title: 'Performance [MLUP/s]',
          rangemode: "tozero"},
  margin: { l: 50, r: 35, t: 10, b: 40},
  legend: { orientation: "h",
            y:1.1 },
  width: 600,
  height: 450,
};

var config = {locale: 'en'};
Plotly.newPlot('scaling', data, layout, config);
</script>

    </div>

  </div>

</div>

<div class="section-block-full">
  <h2 id="how-to-replicate-this-data">How to replicate this data</h2>

  <div class="section-block-half">
    <h3 id="single-core-measurements">Single Core Measurements</h3>

    <p>Using the <a href="#how-to-test-this-stencil">generated stencil</a> and <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a>, all single core performance data shown on this page can be reproduced by:</p>

    <h4 id="layer-condition-data">Layer Condition Data</h4>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> ECM <span class="nt">-p</span> RooflineIACA <span class="nt">-p</span> Benchmark <span class="nt">-p</span> LC <span class="nt">-P</span> LC <span class="nt">-m</span> BroadwellEP_E5-2697_CoD.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> 1 <span class="nt">--compiler</span> icc
</code></pre></div>    </div>

    <h4 id="cache-simulator-data">Cache Simulator Data</h4>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> ECM <span class="nt">-p</span> RooflineIACA <span class="nt">-p</span> Benchmark <span class="nt">-p</span> LC <span class="nt">-P</span> CS <span class="nt">-m</span> BroadwellEP_E5-2697_CoD.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> 1 <span class="nt">--compiler</span> icc
</code></pre></div>    </div>
  </div>

  <div class="section-block-half">
    <h3 id="thread-scaling-measurements">Thread Scaling Measurements</h3>

    <p>The <a href="#how-to-test-this-stencil">generated benchmark code</a> can be used to reproduce the thread scaling data shown on this page by:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> ECM <span class="nt">-p</span> RooflineIACA <span class="nt">-p</span> Benchmark <span class="nt">-P</span> LC <span class="nt">-m</span> BroadwellEP_E5-2697_CoD.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> <span class="nv">$CORES</span> <span class="nt">--compiler</span> icc
</code></pre></div>    </div>

    <p>The roofline prediction can be obtained with <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> and the <a href="#how-to-test-this-stencil">generated stencil</a>:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> RooflineIACA <span class="nt">-P</span> LC <span class="nt">-m</span> BroadwellEP_E5-2697_CoD.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> <span class="k">${</span><span class="nv">threads</span><span class="k">}</span> <span class="nt">--compiler</span> icc
</code></pre></div>    </div>
  </div>

  <div class="section-block-half">
    <h3 id="spatial-blocking-measurements">Spatial Blocking Measurements</h3>

    <p>Generate benchmark code from the <a href="#how-to-test-this-stencil">stencil</a> with blocking and compile it as shown before:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>stempel bench stencil.c <span class="nt">-m</span> BroadwellEP_E5-2697_CoD.yml <span class="nt">-b</span> 2 <span class="nt">--store</span>
</code></pre></div>    </div>

    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="nv">OMP_NUM_THREADS</span><span class="o">=</span>1 likwid-pin <span class="nt">-C</span> S0:0 ./stencil <span class="nv">$GRID_SIZE</span> <span class="nv">$GRID_SIZE</span> <span class="nv">$GRID_SIZE</span> <span class="nv">$BLOCKING_M</span> <span class="nv">$BLOCKING_N</span> <span class="nv">$BLOCKING_P</span>
</code></pre></div>    </div>
  </div>

  <div class="section-block-full">
    <h2 id="iaca-output">IACA Output</h2>

    <div class="section-block-half">

    </div>
  </div>

  <div id="iaca" class="section-block-full">

    <div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>Throughput Analysis Report
--------------------------
Block Throughput: 19.05 Cycles       Throughput Bottleneck: Backend
Loop Count:  22
Port Binding In Cycles Per Iteration:
--------------------------------------------------------------------------------------------------
|  Port  |   0   -  DV   |   1   |   2   -  D    |   3   -  D    |   4   |   5   |   6   |   7   |
--------------------------------------------------------------------------------------------------
| Cycles |  8.0     0.0  | 18.0  | 18.0    17.0  | 18.0    18.0  |  1.0  |  8.0  |  4.0  |  0.0  |
--------------------------------------------------------------------------------------------------

DV - Divider pipe (on port 0)
D - Data fetch pipe (on ports 2 and 3)
F - Macro Fusion with the previous instruction occurred
* - instruction micro-ops not bound to a port
^ - Micro Fusion occurred
# - ESP Tracking sync uop was issued
@ - SSE instruction followed an AVX256/AVX512 instruction, dozens of cycles penalty is expected
X - instruction not supported, was not accounted in Analysis

| Num Of   |                    Ports pressure in cycles                         |      |
|  Uops    |  0  - DV    |  1   |  2  -  D    |  3  -  D    |  4   |  5   |  6   |  7   |
-----------------------------------------------------------------------------------------
|   1      |             |      | 1.0     1.0 |             |      |      |      |      | vmovupd xmm6, xmmword ptr [rax+r8*1+0x20]
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | vmovupd xmm1, xmmword ptr [rax+r8*1+0x30]
|   2      |             | 1.0  | 1.0     1.0 |             |      |      |      |      | vaddpd xmm7, xmm6, xmmword ptr [rax+r8*1+0x40]
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | vmovupd xmm4, xmmword ptr [rax+rdx*1+0x30]
|   2      |             | 1.0  | 1.0     1.0 |             |      |      |      |      | vaddpd xmm8, xmm7, xmmword ptr [rax+rcx*1+0x30]
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | vmovupd xmm11, xmmword ptr [rax+r13*1+0x30]
|   2      |             | 1.0  | 1.0     1.0 |             |      |      |      |      | vaddpd xmm9, xmm8, xmmword ptr [rax+rbx*1+0x30]
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | vmovupd xmm6, xmmword ptr [rax+r9*1+0x30]
|   2      |             | 1.0  | 1.0     1.0 |             |      |      |      |      | vaddpd xmm10, xmm9, xmmword ptr [rax+rsi*1+0x30]
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | mov r15, qword ptr [rsp+0x1a8]
|   1      |             |      |             |             |      |      | 1.0  |      | inc r14
|   1      |             |      |             |             |      | 1.0  |      |      | vunpckhpd xmm2, xmm1, xmm1
|   1      |             |      |             |             |      | 1.0  |      |      | vshufpd xmm3, xmm4, xmm4, 0x1
|   2      |             | 1.0  | 1.0     1.0 |             |      |      |      |      | vaddpd xmm14, xmm10, xmmword ptr [rax+r15*1+0x30]
|   1      | 1.0         |      |             |             |      |      |      |      | vmulpd xmm5, xmm2, xmm3
|   1      |             |      |             |             |      | 1.0  |      |      | vunpckhpd xmm12, xmm11, xmm11
|   1      |             |      |             |             |      | 1.0  |      |      | vshufpd xmm13, xmm14, xmm14, 0x1
|   1      | 1.0         |      |             |             |      |      |      |      | vmulpd xmm15, xmm12, xmm13
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | vmovupd xmm13, xmmword ptr [rax+r8*1]
|   1      |             |      | 1.0     1.0 |             |      |      |      |      | vmovddup xmm0, qword ptr [rax+r8*1+0x30]
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | vmovddup xmm1, qword ptr [rax+r13*1+0x30]
|   1      | 1.0         |      |             |             |      |      |      |      | vfmaddsub213pd xmm0, xmm4, xmm5
|   1      | 1.0         |      |             |             |      |      |      |      | vfmaddsub213pd xmm1, xmm14, xmm15
|   1      |             |      |             |             |      | 1.0  |      |      | vunpckhpd xmm7, xmm6, xmm6
|   1      |             |      | 1.0     1.0 |             |      |      |      |      | vmovddup xmm12, qword ptr [rax+r9*1+0x30]
|   2      |             | 1.0  |             | 1.0     1.0 |      |      |      |      | vaddpd xmm14, xmm13, xmmword ptr [rax+r8*1+0x60]
|   1      |             | 1.0  |             |             |      |      |      |      | vaddpd xmm11, xmm0, xmm1
|   1      |             |      | 1.0     1.0 |             |      |      |      |      | vmovupd xmm0, xmmword ptr [rax+r8*1+0x10]
|   2      |             | 1.0  |             | 1.0     1.0 |      |      |      |      | vaddpd xmm15, xmm14, xmmword ptr [rax+rdi*1+0x30]
|   2      |             | 1.0  | 1.0     1.0 |             |      |      |      |      | vaddpd xmm2, xmm0, xmmword ptr [rax+r8*1+0x50]
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | vmovupd xmm0, xmmword ptr [rax+r11*1+0x30]
|   1      |             |      | 1.0     1.0 |             |      |      |      |      | mov r15, qword ptr [rsp+0x1d0]
|   2      |             | 1.0  |             | 1.0     1.0 |      |      |      |      | vaddpd xmm3, xmm2, xmmword ptr [rax+r15*1+0x30]
|   1      |             |      | 1.0     1.0 |             |      |      |      |      | mov r15, qword ptr [rsp+0x1d8]
|   2      |             | 1.0  |             | 1.0     1.0 |      |      |      |      | vaddpd xmm4, xmm3, xmmword ptr [rax+r15*1+0x30]
|   2      |             | 1.0  | 1.0     1.0 |             |      |      |      |      | vaddpd xmm5, xmm4, xmmword ptr [rax+r10*1+0x30]
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | mov r15, qword ptr [rsp+0x1c8]
|   2      |             | 1.0  | 1.0     1.0 |             |      |      |      |      | vaddpd xmm9, xmm5, xmmword ptr [rax+r15*1+0x30]
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | mov r15, qword ptr [rsp+0x1b0]
|   1      |             |      |             |             |      | 1.0  |      |      | vshufpd xmm8, xmm9, xmm9, 0x1
|   1      | 1.0         |      |             |             |      |      |      |      | vmulpd xmm10, xmm7, xmm8
|   1      |             |      |             |             |      |      | 1.0  |      | nop
|   2      |             | 1.0  | 1.0     1.0 |             |      |      |      |      | vaddpd xmm13, xmm15, xmmword ptr [rax+r15*1+0x30]
|   1      | 1.0         |      |             |             |      |      |      |      | vfmaddsub213pd xmm12, xmm9, xmm10
|   1      |             |      |             |             |      | 1.0  |      |      | vunpckhpd xmm15, xmm0, xmm0
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | mov r15, qword ptr [rsp+0x1b8]
|   1      |             |      | 1.0     1.0 |             |      |      |      |      | vmovddup xmm5, qword ptr [rax+r11*1+0x30]
|   1      |             | 1.0  |             |             |      |      |      |      | vaddpd xmm4, xmm11, xmm12
|   2      |             | 1.0  |             | 1.0     1.0 |      |      |      |      | vaddpd xmm14, xmm13, xmmword ptr [rax+r15*1+0x30]
|   2      |             | 1.0  | 1.0     1.0 |             |      |      |      |      | vaddpd xmm2, xmm14, xmmword ptr [rax+r12*1+0x30]
|   1      |             |      |             |             |      | 1.0  |      |      | vshufpd xmm1, xmm2, xmm2, 0x1
|   1      | 1.0         |      |             |             |      |      |      |      | vmulpd xmm3, xmm15, xmm1
|   1      | 1.0         |      |             |             |      |      |      |      | vfmaddsub213pd xmm5, xmm2, xmm3
|   1      |             | 1.0  |             |             |      |      |      |      | vaddpd xmm6, xmm4, xmm5
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | mov r15, qword ptr [rsp+0x1c0]
|   2      |             |      | 1.0         |             | 1.0  |      |      |      | vmovupd xmmword ptr [rax+r15*1+0x30], xmm6
|   1      |             |      |             |             |      |      | 1.0  |      | add rax, 0x10
|   2^     |             |      |             | 1.0     1.0 |      |      | 1.0  |      | cmp r14, qword ptr [rsp+0x1e0]
|   0*F    |             |      |             |             |      |      |      |      | jb 0xfffffffffffffea0
Total Num Of Uops: 75
Analysis Notes:
Backend allocation was stalled due to unavailable allocation resources.
</code></pre></div>    </div>
  </div>

  <div class="section-block-full">
    <h2 id="system-information">System Information</h2>

    <div class="section-block-half">

    </div>
  </div>

  <div id="iaca" class="section-block-full">

    <div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>################################################################################
# Hostname
################################################################################
broadep2.rrze.uni-erlangen.de

################################################################################
# Operating System
################################################################################
DISTRIB_ID=Ubuntu
DISTRIB_RELEASE=18.04
DISTRIB_CODENAME=bionic
DISTRIB_DESCRIPTION="Ubuntu 18.04.2 LTS"
NAME="Ubuntu"
VERSION="18.04.2 LTS (Bionic Beaver)"
ID=ubuntu
ID_LIKE=debian
PRETTY_NAME="Ubuntu 18.04.2 LTS"
VERSION_ID="18.04"
HOME_URL="https://www.ubuntu.com/"
SUPPORT_URL="https://help.ubuntu.com/"
BUG_REPORT_URL="https://bugs.launchpad.net/ubuntu/"
PRIVACY_POLICY_URL="https://www.ubuntu.com/legal/terms-and-policies/privacy-policy"
VERSION_CODENAME=bionic
UBUNTU_CODENAME=bionic

################################################################################
# Operating System (LSB)
################################################################################
No LSB modules are available.

################################################################################
# Operating System Kernel
################################################################################
Linux broadep2 4.15.0-48-generic #51-Ubuntu SMP Wed Apr 3 08:28:49 UTC 2019 x86_64 x86_64 x86_64 GNU/Linux

################################################################################
# Logged in users
################################################################################
 17:59:05 up 74 days,  8:12,  0 users,  load average: 3.07, 1.98, 1.39
USER     TTY      FROM             LOGIN@   IDLE   JCPU   PCPU WHAT

################################################################################
# CPUset
################################################################################
Domain N:
	0,36,1,37,2,38,3,39,4,40,5,41,6,42,7,43,8,44,9,45,10,46,11,47,12,48,13,49,14,50,15,51,16,52,17,53,18,54,19,55,20,56,21,57,22,58,23,59,24,60,25,61,26,62,27,63,28,64,29,65,30,66,31,67,32,68,33,69,34,70,35,71

Domain S0:
	0,36,1,37,2,38,3,39,4,40,5,41,6,42,7,43,8,44,9,45,10,46,11,47,12,48,13,49,14,50,15,51,16,52,17,53

Domain S1:
	18,54,19,55,20,56,21,57,22,58,23,59,24,60,25,61,26,62,27,63,28,64,29,65,30,66,31,67,32,68,33,69,34,70,35,71

Domain C0:
	0,36,1,37,2,38,3,39,4,40,5,41,6,42,7,43,8,44

Domain C1:
	9,45,10,46,11,47,12,48,13,49,14,50,15,51,16,52,17,53

Domain C2:
	18,54,19,55,20,56,21,57,22,58,23,59,24,60,25,61,26,62

Domain C3:
	27,63,28,64,29,65,30,66,31,67,32,68,33,69,34,70,35,71

Domain M0:
	0,36,1,37,2,38,3,39,4,40,5,41,6,42,7,43,8,44

Domain M1:
	9,45,10,46,11,47,12,48,13,49,14,50,15,51,16,52,17,53

Domain M2:
	18,54,19,55,20,56,21,57,22,58,23,59,24,60,25,61,26,62

Domain M3:
	27,63,28,64,29,65,30,66,31,67,32,68,33,69,34,70,35,71


################################################################################
# CGroups
################################################################################
Allowed CPUs: 0-71
Allowed Memory controllers: 0-3

################################################################################
# Topology
################################################################################
--------------------------------------------------------------------------------
CPU name:	Intel(R) Xeon(R) CPU E5-2697 v4 @ 2.30GHz
CPU type:	Intel Xeon Broadwell EN/EP/EX processor
CPU stepping:	1
********************************************************************************
Hardware Thread Topology
********************************************************************************
Sockets:		2
Cores per socket:	18
Threads per core:	2
--------------------------------------------------------------------------------
HWThread	Thread		Core		Socket		Available
0		0		0		0		*
1		0		1		0		*
2		0		2		0		*
3		0		3		0		*
4		0		4		0		*
5		0		5		0		*
6		0		6		0		*
7		0		7		0		*
8		0		8		0		*
9		0		9		0		*
10		0		10		0		*
11		0		11		0		*
12		0		12		0		*
13		0		13		0		*
14		0		14		0		*
15		0		15		0		*
16		0		16		0		*
17		0		17		0		*
18		0		18		1		*
19		0		19		1		*
20		0		20		1		*
21		0		21		1		*
22		0		22		1		*
23		0		23		1		*
24		0		24		1		*
25		0		25		1		*
26		0		26		1		*
27		0		27		1		*
28		0		28		1		*
29		0		29		1		*
30		0		30		1		*
31		0		31		1		*
32		0		32		1		*
33		0		33		1		*
34		0		34		1		*
35		0		35		1		*
36		1		0		0		*
37		1		1		0		*
38		1		2		0		*
39		1		3		0		*
40		1		4		0		*
41		1		5		0		*
42		1		6		0		*
43		1		7		0		*
44		1		8		0		*
45		1		9		0		*
46		1		10		0		*
47		1		11		0		*
48		1		12		0		*
49		1		13		0		*
50		1		14		0		*
51		1		15		0		*
52		1		16		0		*
53		1		17		0		*
54		1		18		1		*
55		1		19		1		*
56		1		20		1		*
57		1		21		1		*
58		1		22		1		*
59		1		23		1		*
60		1		24		1		*
61		1		25		1		*
62		1		26		1		*
63		1		27		1		*
64		1		28		1		*
65		1		29		1		*
66		1		30		1		*
67		1		31		1		*
68		1		32		1		*
69		1		33		1		*
70		1		34		1		*
71		1		35		1		*
--------------------------------------------------------------------------------
Socket 0:		( 0 36 1 37 2 38 3 39 4 40 5 41 6 42 7 43 8 44 9 45 10 46 11 47 12 48 13 49 14 50 15 51 16 52 17 53 )
Socket 1:		( 18 54 19 55 20 56 21 57 22 58 23 59 24 60 25 61 26 62 27 63 28 64 29 65 30 66 31 67 32 68 33 69 34 70 35 71 )
--------------------------------------------------------------------------------
********************************************************************************
Cache Topology
********************************************************************************
Level:			1
Size:			32 kB
Cache groups:		( 0 36 ) ( 1 37 ) ( 2 38 ) ( 3 39 ) ( 4 40 ) ( 5 41 ) ( 6 42 ) ( 7 43 ) ( 8 44 ) ( 9 45 ) ( 10 46 ) ( 11 47 ) ( 12 48 ) ( 13 49 ) ( 14 50 ) ( 15 51 ) ( 16 52 ) ( 17 53 ) ( 18 54 ) ( 19 55 ) ( 20 56 ) ( 21 57 ) ( 22 58 ) ( 23 59 ) ( 24 60 ) ( 25 61 ) ( 26 62 ) ( 27 63 ) ( 28 64 ) ( 29 65 ) ( 30 66 ) ( 31 67 ) ( 32 68 ) ( 33 69 ) ( 34 70 ) ( 35 71 )
--------------------------------------------------------------------------------
Level:			2
Size:			256 kB
Cache groups:		( 0 36 ) ( 1 37 ) ( 2 38 ) ( 3 39 ) ( 4 40 ) ( 5 41 ) ( 6 42 ) ( 7 43 ) ( 8 44 ) ( 9 45 ) ( 10 46 ) ( 11 47 ) ( 12 48 ) ( 13 49 ) ( 14 50 ) ( 15 51 ) ( 16 52 ) ( 17 53 ) ( 18 54 ) ( 19 55 ) ( 20 56 ) ( 21 57 ) ( 22 58 ) ( 23 59 ) ( 24 60 ) ( 25 61 ) ( 26 62 ) ( 27 63 ) ( 28 64 ) ( 29 65 ) ( 30 66 ) ( 31 67 ) ( 32 68 ) ( 33 69 ) ( 34 70 ) ( 35 71 )
--------------------------------------------------------------------------------
Level:			3
Size:			11 MB
Cache groups:		( 0 36 1 37 2 38 3 39 4 40 5 41 6 42 7 43 8 44 ) ( 9 45 10 46 11 47 12 48 13 49 14 50 15 51 16 52 17 53 ) ( 18 54 19 55 20 56 21 57 22 58 23 59 24 60 25 61 26 62 ) ( 27 63 28 64 29 65 30 66 31 67 32 68 33 69 34 70 35 71 )
--------------------------------------------------------------------------------
********************************************************************************
NUMA Topology
********************************************************************************
NUMA domains:		4
--------------------------------------------------------------------------------
Domain:			0
Processors:		( 0 36 1 37 2 38 3 39 4 40 5 41 6 42 7 43 8 44 )
Distances:		10 21 31 31
Free memory:		31074.9 MB
Total memory:		32062.8 MB
--------------------------------------------------------------------------------
Domain:			1
Processors:		( 9 45 10 46 11 47 12 48 13 49 14 50 15 51 16 52 17 53 )
Distances:		21 10 31 31
Free memory:		31593.8 MB
Total memory:		32231.5 MB
--------------------------------------------------------------------------------
Domain:			2
Processors:		( 18 54 19 55 20 56 21 57 22 58 23 59 24 60 25 61 26 62 )
Distances:		31 31 10 21
Free memory:		32085.1 MB
Total memory:		32252.6 MB
--------------------------------------------------------------------------------
Domain:			3
Processors:		( 27 63 28 64 29 65 30 66 31 67 32 68 33 69 34 70 35 71 )
Distances:		31 31 21 10
Free memory:		32018.8 MB
Total memory:		32251.1 MB
--------------------------------------------------------------------------------

################################################################################
# NUMA Topology
################################################################################
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7 8 36 37 38 39 40 41 42 43 44
node 0 size: 32062 MB
node 0 free: 31075 MB
node 1 cpus: 9 10 11 12 13 14 15 16 17 45 46 47 48 49 50 51 52 53
node 1 size: 32231 MB
node 1 free: 31604 MB
node 2 cpus: 18 19 20 21 22 23 24 25 26 54 55 56 57 58 59 60 61 62
node 2 size: 32252 MB
node 2 free: 32085 MB
node 3 cpus: 27 28 29 30 31 32 33 34 35 63 64 65 66 67 68 69 70 71
node 3 size: 32251 MB
node 3 free: 32018 MB
node distances:
node   0   1   2   3
  0:  10  21  31  31
  1:  21  10  31  31
  2:  31  31  10  21
  3:  31  31  21  10

################################################################################
# Frequencies
################################################################################
Current CPU frequencies:
CPU 0: governor  performance min/cur/max 2.3/1.932421/2.3 GHz Turbo 0
CPU 1: governor  performance min/cur/max 2.3/1.217121/2.3 GHz Turbo 0
CPU 2: governor  performance min/cur/max 2.3/1.223491/2.3 GHz Turbo 0
CPU 3: governor  performance min/cur/max 2.3/1.367641/2.3 GHz Turbo 0
CPU 4: governor  performance min/cur/max 2.3/1.227088/2.3 GHz Turbo 0
CPU 5: governor  performance min/cur/max 2.3/1.235457/2.3 GHz Turbo 0
CPU 6: governor  performance min/cur/max 2.3/1.285309/2.3 GHz Turbo 0
CPU 7: governor  performance min/cur/max 2.3/1.363012/2.3 GHz Turbo 0
CPU 8: governor  performance min/cur/max 2.3/1.4197/2.3 GHz Turbo 0
CPU 9: governor  performance min/cur/max 2.3/1.366912/2.3 GHz Turbo 0
CPU 10: governor  performance min/cur/max 2.3/1.357878/2.3 GHz Turbo 0
CPU 11: governor  performance min/cur/max 2.3/1.213995/2.3 GHz Turbo 0
CPU 12: governor  performance min/cur/max 2.3/1.324159/2.3 GHz Turbo 0
CPU 13: governor  performance min/cur/max 2.3/1.224064/2.3 GHz Turbo 0
CPU 14: governor  performance min/cur/max 2.3/1.222429/2.3 GHz Turbo 0
CPU 15: governor  performance min/cur/max 2.3/1.275993/2.3 GHz Turbo 0
CPU 16: governor  performance min/cur/max 2.3/1.278284/2.3 GHz Turbo 0
CPU 17: governor  performance min/cur/max 2.3/1.22481/2.3 GHz Turbo 0
CPU 18: governor  performance min/cur/max 2.3/2.297682/2.3 GHz Turbo 0
CPU 19: governor  performance min/cur/max 2.3/2.297001/2.3 GHz Turbo 0
CPU 20: governor  performance min/cur/max 2.3/2.296951/2.3 GHz Turbo 0
CPU 21: governor  performance min/cur/max 2.3/2.296922/2.3 GHz Turbo 0
CPU 22: governor  performance min/cur/max 2.3/2.296598/2.3 GHz Turbo 0
CPU 23: governor  performance min/cur/max 2.3/2.297162/2.3 GHz Turbo 0
CPU 24: governor  performance min/cur/max 2.3/2.29718/2.3 GHz Turbo 0
CPU 25: governor  performance min/cur/max 2.3/2.2975/2.3 GHz Turbo 0
CPU 26: governor  performance min/cur/max 2.3/2.294865/2.3 GHz Turbo 0
CPU 27: governor  performance min/cur/max 2.3/2.082618/2.3 GHz Turbo 0
CPU 28: governor  performance min/cur/max 2.3/2.272517/2.3 GHz Turbo 0
CPU 29: governor  performance min/cur/max 2.3/2.297528/2.3 GHz Turbo 0
CPU 30: governor  performance min/cur/max 2.3/2.266677/2.3 GHz Turbo 0
CPU 31: governor  performance min/cur/max 2.3/2.29501/2.3 GHz Turbo 0
CPU 32: governor  performance min/cur/max 2.3/2.247029/2.3 GHz Turbo 0
CPU 33: governor  performance min/cur/max 2.3/2.28825/2.3 GHz Turbo 0
CPU 34: governor  performance min/cur/max 2.3/2.297523/2.3 GHz Turbo 0
CPU 35: governor  performance min/cur/max 2.3/2.298005/2.3 GHz Turbo 0
CPU 36: governor  performance min/cur/max 2.3/1.43981/2.3 GHz Turbo 0
CPU 37: governor  performance min/cur/max 2.3/1.218397/2.3 GHz Turbo 0
CPU 38: governor  performance min/cur/max 2.3/1.588843/2.3 GHz Turbo 0
CPU 39: governor  performance min/cur/max 2.3/1.223234/2.3 GHz Turbo 0
CPU 40: governor  performance min/cur/max 2.3/1.218138/2.3 GHz Turbo 0
CPU 41: governor  performance min/cur/max 2.3/1.296484/2.3 GHz Turbo 0
CPU 42: governor  performance min/cur/max 2.3/1.230493/2.3 GHz Turbo 0
CPU 43: governor  performance min/cur/max 2.3/1.334038/2.3 GHz Turbo 0
CPU 44: governor  performance min/cur/max 2.3/1.262183/2.3 GHz Turbo 0
CPU 45: governor  performance min/cur/max 2.3/1.314875/2.3 GHz Turbo 0
CPU 46: governor  performance min/cur/max 2.3/1.424879/2.3 GHz Turbo 0
CPU 47: governor  performance min/cur/max 2.3/1.222233/2.3 GHz Turbo 0
CPU 48: governor  performance min/cur/max 2.3/1.235204/2.3 GHz Turbo 0
CPU 49: governor  performance min/cur/max 2.3/1.223947/2.3 GHz Turbo 0
CPU 50: governor  performance min/cur/max 2.3/1.222862/2.3 GHz Turbo 0
CPU 51: governor  performance min/cur/max 2.3/1.237357/2.3 GHz Turbo 0
CPU 52: governor  performance min/cur/max 2.3/1.236376/2.3 GHz Turbo 0
CPU 53: governor  performance min/cur/max 2.3/1.224111/2.3 GHz Turbo 0
CPU 54: governor  performance min/cur/max 2.3/2.297411/2.3 GHz Turbo 0
CPU 55: governor  performance min/cur/max 2.3/2.297023/2.3 GHz Turbo 0
CPU 56: governor  performance min/cur/max 2.3/2.281644/2.3 GHz Turbo 0
CPU 57: governor  performance min/cur/max 2.3/2.296474/2.3 GHz Turbo 0
CPU 58: governor  performance min/cur/max 2.3/2.296665/2.3 GHz Turbo 0
CPU 59: governor  performance min/cur/max 2.3/2.297123/2.3 GHz Turbo 0
CPU 60: governor  performance min/cur/max 2.3/2.29606/2.3 GHz Turbo 0
CPU 61: governor  performance min/cur/max 2.3/2.293583/2.3 GHz Turbo 0
CPU 62: governor  performance min/cur/max 2.3/2.297377/2.3 GHz Turbo 0
CPU 63: governor  performance min/cur/max 2.3/2.296549/2.3 GHz Turbo 0
CPU 64: governor  performance min/cur/max 2.3/2.194384/2.3 GHz Turbo 0
CPU 65: governor  performance min/cur/max 2.3/2.297408/2.3 GHz Turbo 0
CPU 66: governor  performance min/cur/max 2.3/2.179749/2.3 GHz Turbo 0
CPU 67: governor  performance min/cur/max 2.3/2.294675/2.3 GHz Turbo 0
CPU 68: governor  performance min/cur/max 2.3/2.295542/2.3 GHz Turbo 0
CPU 69: governor  performance min/cur/max 2.3/2.288731/2.3 GHz Turbo 0
CPU 70: governor  performance min/cur/max 2.3/2.297361/2.3 GHz Turbo 0
CPU 71: governor  performance min/cur/max 2.3/2.19716/2.3 GHz Turbo 0

Current Uncore frequencies:
Socket 0: min/max 2.3/2.3 GHz
Socket 1: min/max 2.3/2.3 GHz

################################################################################
# Prefetchers
################################################################################
Feature               CPU 0	CPU 36	CPU 1	CPU 37	CPU 2	CPU 38	CPU 3	CPU 39	CPU 4	CPU 40	CPU 5	CPU 41	CPU 6	CPU 42	CPU 7	CPU 43	CPU 8	CPU 44	CPU 9	CPU 45	CPU 10	CPU 46	CPU 11	CPU 47	CPU 12	CPU 48	CPU 13	CPU 49	CPU 14	CPU 50	CPU 15	CPU 51	CPU 16	CPU 52	CPU 17	CPU 53	CPU 18	CPU 54	CPU 19	CPU 55	CPU 20	CPU 56	CPU 21	CPU 57	CPU 22	CPU 58	CPU 23	CPU 59	CPU 24	CPU 60	CPU 25	CPU 61	CPU 26	CPU 62	CPU 27	CPU 63	CPU 28	CPU 64	CPU 29	CPU 65	CPU 30	CPU 66	CPU 31	CPU 67	CPU 32	CPU 68	CPU 33	CPU 69	CPU 34	CPU 70	CPU 35	CPU 71
HW_PREFETCHER         on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
CL_PREFETCHER         on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
DCU_PREFETCHER        on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
IP_PREFETCHER         on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
FAST_STRINGS          on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
THERMAL_CONTROL       on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
PERF_MON              on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
FERR_MULTIPLEX        off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off
BRANCH_TRACE_STORAGE  on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
XTPR_MESSAGE          off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off
PEBS                  on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
SPEEDSTEP             on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
MONITOR               on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
SPEEDSTEP_LOCK        off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off
CPUID_MAX_VAL         off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off
XD_BIT                on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
DYN_ACCEL             off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off
TURBO_MODE            off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off
TM2                   off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off

################################################################################
# Load
################################################################################
2.91 1.96 1.39 1/767 41117

################################################################################
# Performance energy bias
################################################################################
Performance energy bias: 7 (0=highest performance, 15 = lowest energy)

################################################################################
# NUMA balancing
################################################################################
Enabled: 0

################################################################################
# General memory info
################################################################################
MemTotal:       131889124 kB
MemFree:        129823812 kB
MemAvailable:   129708588 kB
Buffers:           25592 kB
Cached:           534668 kB
SwapCached:            0 kB
Active:           454492 kB
Inactive:         154516 kB
Active(anon):      49044 kB
Inactive(anon):     1628 kB
Active(file):     405448 kB
Inactive(file):   152888 kB
Unevictable:           0 kB
Mlocked:               0 kB
SwapTotal:      67043324 kB
SwapFree:       67043324 kB
Dirty:               164 kB
Writeback:             8 kB
AnonPages:         48872 kB
Mapped:            56528 kB
Shmem:              1920 kB
Slab:             647544 kB
SReclaimable:     257792 kB
SUnreclaim:       389752 kB
KernelStack:       13440 kB
PageTables:         3560 kB
NFS_Unstable:          0 kB
Bounce:                0 kB
WritebackTmp:          0 kB
CommitLimit:    132987884 kB
Committed_AS:     279712 kB
VmallocTotal:   34359738367 kB
VmallocUsed:           0 kB
VmallocChunk:          0 kB
HardwareCorrupted:     0 kB
AnonHugePages:         0 kB
ShmemHugePages:        0 kB
ShmemPmdMapped:        0 kB
CmaTotal:              0 kB
CmaFree:               0 kB
HugePages_Total:       0
HugePages_Free:        0
HugePages_Rsvd:        0
HugePages_Surp:        0
Hugepagesize:       2048 kB
DirectMap4k:      781056 kB
DirectMap2M:    33693696 kB
DirectMap1G:    101711872 kB

################################################################################
# Transparent huge pages
################################################################################
Enabled: always [madvise] never
Use zero page: 1

################################################################################
# Hardware power limits
################################################################################
RAPL domain package-1
- Limit0 long_term MaxPower 145000000uW Limit 145000000uW TimeWindow 999424us
- Limit1 short_term MaxPower 290000000uW Limit 174000000uW TimeWindow 7808us
RAPL domain dram
- Limit0 long_term MaxPower 42750000uW Limit 0uW TimeWindow 976us
RAPL domain package-0
- Limit0 long_term MaxPower 145000000uW Limit 145000000uW TimeWindow 999424us
- Limit1 short_term MaxPower 290000000uW Limit 174000000uW TimeWindow 7808us
RAPL domain dram
- Limit0 long_term MaxPower 42750000uW Limit 0uW TimeWindow 976us

################################################################################
# Compiler
################################################################################
icc (ICC) 19.0.2.187 20190117
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.


################################################################################
# MPI
################################################################################
Intel(R) MPI Library for Linux* OS, Version 2019 Update 2 Build 20190123 (id: e2d820d49)
Copyright 2003-2019, Intel Corporation.

################################################################################
# dmidecode
################################################################################
# dmidecode 3.1
Getting SMBIOS data from sysfs.
SMBIOS 2.8 present.

Handle 0x0000, DMI type 7, 19 bytes
Cache Information
	Socket Designation: L1-Cache
	Configuration: Enabled, Not Socketed, Level 1
	Operational Mode: Write Back
	Location: Internal
	Installed Size: 1152 kB
	Maximum Size: 1152 kB
	Supported SRAM Types:
		Synchronous
	Installed SRAM Type: Synchronous
	Speed: Unknown
	Error Correction Type: Single-bit ECC
	System Type: Unified
	Associativity: 8-way Set-associative

Handle 0x0001, DMI type 7, 19 bytes
Cache Information
	Socket Designation: L2-Cache
	Configuration: Enabled, Not Socketed, Level 2
	Operational Mode: Varies With Memory Address
	Location: Internal
	Installed Size: 4608 kB
	Maximum Size: 4608 kB
	Supported SRAM Types:
		Synchronous
	Installed SRAM Type: Synchronous
	Speed: Unknown
	Error Correction Type: Single-bit ECC
	System Type: Unified
	Associativity: 8-way Set-associative

Handle 0x0002, DMI type 7, 19 bytes
Cache Information
	Socket Designation: L3-Cache
	Configuration: Enabled, Not Socketed, Level 3
	Operational Mode: Varies With Memory Address
	Location: Internal
	Installed Size: 23040 kB
	Maximum Size: 23040 kB
	Supported SRAM Types:
		Synchronous
	Installed SRAM Type: Synchronous
	Speed: Unknown
	Error Correction Type: Single-bit ECC
	System Type: Unified
	Associativity: 20-way Set-associative

Handle 0x0003, DMI type 4, 42 bytes
Processor Information
	Socket Designation: Proc 1
	Type: Central Processor
	Family: Xeon
	Manufacturer: Intel(R) Corporation
	ID: F1 06 04 00 FF FB EB BF
	Signature: Type 0, Family 6, Model 79, Stepping 1
	Flags:
		FPU (Floating-point unit on-chip)
		VME (Virtual mode extension)
		DE (Debugging extension)
		PSE (Page size extension)
		TSC (Time stamp counter)
		MSR (Model specific registers)
		PAE (Physical address extension)
		MCE (Machine check exception)
		CX8 (CMPXCHG8 instruction supported)
		APIC (On-chip APIC hardware supported)
		SEP (Fast system call)
		MTRR (Memory type range registers)
		PGE (Page global enable)
		MCA (Machine check architecture)
		CMOV (Conditional move instruction supported)
		PAT (Page attribute table)
		PSE-36 (36-bit page size extension)
		CLFSH (CLFLUSH instruction supported)
		DS (Debug store)
		ACPI (ACPI supported)
		MMX (MMX technology supported)
		FXSR (FXSAVE and FXSTOR instructions supported)
		SSE (Streaming SIMD extensions)
		SSE2 (Streaming SIMD extensions 2)
		SS (Self-snoop)
		HTT (Multi-threading)
		TM (Thermal monitor supported)
		PBE (Pending break enabled)
	Version: Intel(R) Xeon(R) CPU E5-2697 v4 @ 2.30GHz
	Voltage: 1.8 V
	External Clock: 100 MHz
	Max Speed: 4000 MHz
	Current Speed: 2300 MHz
	Status: Populated, Enabled
	Upgrade: Socket LGA2011-3
	L1 Cache Handle: 0x0000
	L2 Cache Handle: 0x0001
	L3 Cache Handle: 0x0002
	(Line containing Serial number has been censored)
	Asset Tag: UNKNOWN
	Part Number: Not Specified
	Core Count: 18
	Core Enabled: 18
	Thread Count: 36
	Characteristics:
		64-bit capable
		Multi-Core
		Hardware Thread
		Execute Protection
		Enhanced Virtualization
		Power/Performance Control

Handle 0x0004, DMI type 7, 19 bytes
Cache Information
	Socket Designation: L1-Cache
	Configuration: Enabled, Not Socketed, Level 1
	Operational Mode: Write Back
	Location: Internal
	Installed Size: 1152 kB
	Maximum Size: 1152 kB
	Supported SRAM Types:
		Synchronous
	Installed SRAM Type: Synchronous
	Speed: Unknown
	Error Correction Type: Single-bit ECC
	System Type: Unified
	Associativity: 8-way Set-associative

Handle 0x0005, DMI type 7, 19 bytes
Cache Information
	Socket Designation: L2-Cache
	Configuration: Enabled, Not Socketed, Level 2
	Operational Mode: Varies With Memory Address
	Location: Internal
	Installed Size: 4608 kB
	Maximum Size: 4608 kB
	Supported SRAM Types:
		Synchronous
	Installed SRAM Type: Synchronous
	Speed: Unknown
	Error Correction Type: Single-bit ECC
	System Type: Unified
	Associativity: 8-way Set-associative

Handle 0x0006, DMI type 7, 19 bytes
Cache Information
	Socket Designation: L3-Cache
	Configuration: Enabled, Not Socketed, Level 3
	Operational Mode: Varies With Memory Address
	Location: Internal
	Installed Size: 23040 kB
	Maximum Size: 23040 kB
	Supported SRAM Types:
		Synchronous
	Installed SRAM Type: Synchronous
	Speed: Unknown
	Error Correction Type: Single-bit ECC
	System Type: Unified
	Associativity: 20-way Set-associative

Handle 0x0007, DMI type 4, 42 bytes
Processor Information
	Socket Designation: Proc 2
	Type: Central Processor
	Family: Xeon
	Manufacturer: Intel(R) Corporation
	ID: F1 06 04 00 FF FB EB BF
	Signature: Type 0, Family 6, Model 79, Stepping 1
	Flags:
		FPU (Floating-point unit on-chip)
		VME (Virtual mode extension)
		DE (Debugging extension)
		PSE (Page size extension)
		TSC (Time stamp counter)
		MSR (Model specific registers)
		PAE (Physical address extension)
		MCE (Machine check exception)
		CX8 (CMPXCHG8 instruction supported)
		APIC (On-chip APIC hardware supported)
		SEP (Fast system call)
		MTRR (Memory type range registers)
		PGE (Page global enable)
		MCA (Machine check architecture)
		CMOV (Conditional move instruction supported)
		PAT (Page attribute table)
		PSE-36 (36-bit page size extension)
		CLFSH (CLFLUSH instruction supported)
		DS (Debug store)
		ACPI (ACPI supported)
		MMX (MMX technology supported)
		FXSR (FXSAVE and FXSTOR instructions supported)
		SSE (Streaming SIMD extensions)
		SSE2 (Streaming SIMD extensions 2)
		SS (Self-snoop)
		HTT (Multi-threading)
		TM (Thermal monitor supported)
		PBE (Pending break enabled)
	Version: Intel(R) Xeon(R) CPU E5-2697 v4 @ 2.30GHz
	Voltage: 1.8 V
	External Clock: 100 MHz
	Max Speed: 4000 MHz
	Current Speed: 2300 MHz
	Status: Populated, Enabled
	Upgrade: Socket LGA2011-3
	L1 Cache Handle: 0x0004
	L2 Cache Handle: 0x0005
	L3 Cache Handle: 0x0006
	(Line containing Serial number has been censored)
	Asset Tag: UNKNOWN
	Part Number: Not Specified
	Core Count: 18
	Core Enabled: 18
	Thread Count: 36
	Characteristics:
		64-bit capable
		Multi-Core
		Hardware Thread
		Execute Protection
		Enhanced Virtualization
		Power/Performance Control

Handle 0x0008, DMI type 0, 24 bytes
BIOS Information
	Vendor: HP
	Version: P89
	Release Date: 07/18/2016
	Address: 0xF0000
	Runtime Size: 64 kB
	ROM Size: 16 MB
	Characteristics:
		PCI is supported
		PNP is supported
		BIOS is upgradeable
		BIOS shadowing is allowed
		ESCD support is available
		Boot from CD is supported
		Selectable boot is supported
		EDD is supported
		5.25"/360 kB floppy services are supported (int 13h)
		5.25"/1.2 MB floppy services are supported (int 13h)
		3.5"/720 kB floppy services are supported (int 13h)
		Print screen service is supported (int 5h)
		8042 keyboard services are supported (int 9h)
	(Line containing Serial number has been censored)
		Printer services are supported (int 17h)
		CGA/mono video services are supported (int 10h)
		ACPI is supported
		USB legacy is supported
		BIOS boot specification is supported
		Function key-initiated network boot is supported
		Targeted content distribution is supported
		UEFI is supported
	BIOS Revision: 2.22
	Firmware Revision: 2.44

Handle 0x0009, DMI type 1, 27 bytes
System Information
	Manufacturer: HP
	Product Name: ProLiant DL380 Gen9
	Version: Not Specified
	(Line containing Serial number has been censored)
	(Line containing UUID has been censored)
	Wake-up Type: Power Switch
	SKU Number: 719064-B21
	Family: ProLiant

Handle 0x000A, DMI type 16, 23 bytes
Physical Memory Array
	Location: System Board Or Motherboard
	Use: System Memory
	Error Correction Type: Multi-bit ECC
	Maximum Capacity: 1536 GB
	Error Information Handle: Not Provided
	Number Of Devices: 12

Handle 0x000B, DMI type 16, 23 bytes
Physical Memory Array
	Location: System Board Or Motherboard
	Use: System Memory
	Error Correction Type: Multi-bit ECC
	Maximum Capacity: 1536 GB
	Error Information Handle: Not Provided
	Number Of Devices: 12

Handle 0x000C, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000A
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 16384 MB
	Form Factor: DIMM
	Set: None
	Locator: PROC 1 DIMM 1
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2400 MT/s
	Manufacturer: HP
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: 809081-081
	Rank: 2
	Configured Clock Speed: 2400 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x000D, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000A
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 1
	Locator: PROC 1 DIMM 2
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x000E, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000A
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 2
	Locator: PROC 1 DIMM 3
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x000F, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000A
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 16384 MB
	Form Factor: DIMM
	Set: 3
	Locator: PROC 1 DIMM 4
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2400 MT/s
	Manufacturer: HP
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: 809081-081
	Rank: 2
	Configured Clock Speed: 2400 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0010, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000A
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 4
	Locator: PROC 1 DIMM 5
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0011, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000A
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 5
	Locator: PROC 1 DIMM 6
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0012, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000A
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 6
	Locator: PROC 1 DIMM 7
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0013, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000A
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 7
	Locator: PROC 1 DIMM 8
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0014, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000A
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 16384 MB
	Form Factor: DIMM
	Set: 8
	Locator: PROC 1 DIMM 9
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2400 MT/s
	Manufacturer: HP
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: 809081-081
	Rank: 2
	Configured Clock Speed: 2400 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0015, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000A
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 9
	Locator: PROC 1 DIMM 10
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0016, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000A
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 10
	Locator: PROC 1 DIMM 11
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0017, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000A
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 16384 MB
	Form Factor: DIMM
	Set: 11
	Locator: PROC 1 DIMM 12
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2400 MT/s
	Manufacturer: HP
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: 809081-081
	Rank: 2
	Configured Clock Speed: 2400 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0018, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000B
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 16384 MB
	Form Factor: DIMM
	Set: 12
	Locator: PROC 2 DIMM 1
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2400 MT/s
	Manufacturer: HP
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: 809081-081
	Rank: 2
	Configured Clock Speed: 2400 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0019, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000B
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 13
	Locator: PROC 2 DIMM 2
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x001A, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000B
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 14
	Locator: PROC 2 DIMM 3
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x001B, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000B
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 16384 MB
	Form Factor: DIMM
	Set: 15
	Locator: PROC 2 DIMM 4
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2400 MT/s
	Manufacturer: HP
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: 809081-081
	Rank: 2
	Configured Clock Speed: 2400 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x001C, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000B
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 16
	Locator: PROC 2 DIMM 5
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x001D, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000B
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 17
	Locator: PROC 2 DIMM 6
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x001E, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000B
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 18
	Locator: PROC 2 DIMM 7
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x001F, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000B
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 19
	Locator: PROC 2 DIMM 8
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0020, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000B
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 16384 MB
	Form Factor: DIMM
	Set: 20
	Locator: PROC 2 DIMM 9
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2400 MT/s
	Manufacturer: HP
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: 809081-081
	Rank: 2
	Configured Clock Speed: 2400 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0021, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000B
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 21
	Locator: PROC 2 DIMM 10
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0022, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000B
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: No Module Installed
	Form Factor: DIMM
	Set: 22
	Locator: PROC 2 DIMM 11
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous
	Speed: Unknown
	Manufacturer: UNKNOWN
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: NOT AVAILABLE
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0023, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x000B
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 16384 MB
	Form Factor: DIMM
	Set: 23
	Locator: PROC 2 DIMM 12
	Bank Locator: Not Specified
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2400 MT/s
	Manufacturer: HP
	(Line containing Serial number has been censored)
	Asset Tag: Not Specified
	Part Number: 809081-081
	Rank: 2
	Configured Clock Speed: 2400 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0028, DMI type 2, 17 bytes
Base Board Information
	Manufacturer: HP
	Product Name: ProLiant DL380 Gen9
	Version: Not Specified
	(Line containing Serial number has been censored)
	Asset Tag:
	Features:
		Board is a hosting board
		Board is removable
		Board is replaceable
	Location In Chassis:
	Chassis Handle: 0x0000
	Type: Motherboard
	Contained Object Handles: 0

Handle 0x0029, DMI type 3, 21 bytes
Chassis Information
	Manufacturer: HP
	Type: Rack Mount Chassis
	Lock: Not Present
	Version: Not Specified
	(Line containing Serial number has been censored)
	Asset Tag:
	Boot-up State: Safe
	Power Supply State: Safe
	Thermal State: Safe
	Security Status: Unknown
	OEM Information: 0x00000000
	Height: 2 U
	Number Of Power Cords: 2
	Contained Elements: 0

Handle 0x002A, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: J90041
	Internal Connector Type: Access Bus (USB)
	External Reference Designator: USB PORT 1
	External Connector Type: Access Bus (USB)
	Port Type: USB

Handle 0x002B, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: J90043
	Internal Connector Type: Access Bus (USB)
	External Reference Designator: USB PORT 2
	External Connector Type: Access Bus (USB)
	Port Type: USB

Handle 0x002C, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: J132
	Internal Connector Type: Access Bus (USB)
	External Reference Designator: USB PORT 3
	External Connector Type: Access Bus (USB)
	Port Type: USB

Handle 0x002D, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: J132
	Internal Connector Type: Access Bus (USB)
	External Reference Designator: USB PORT 4
	External Connector Type: Access Bus (USB)
	Port Type: USB

Handle 0x002E, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: J12
	Internal Connector Type: Access Bus (USB)
	External Reference Designator: USB PORT 5
	External Connector Type: Access Bus (USB)
	Port Type: USB

Handle 0x002F, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: J12
	Internal Connector Type: Access Bus (USB)
	External Reference Designator: USB PORT 6
	External Connector Type: Access Bus (USB)
	Port Type: USB

Handle 0x0030, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: J90043
	Internal Connector Type: None
	External Reference Designator: Video PORT
	External Connector Type: DB-15 female
	Port Type: Video Port

Handle 0x0031, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: J36
	Internal Connector Type: None
	External Reference Designator: Video PORT
	External Connector Type: DB-15 female
	Port Type: Video Port

Handle 0x0032, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: J87
	Internal Connector Type: None
	External Reference Designator: COM PORT
	External Connector Type: DB-9 male
	(Line containing Serial number has been censored)

Handle 0x0033, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: J39
	Internal Connector Type: None
	External Reference Designator: ILO NIC PORT
	External Connector Type: RJ-45
	Port Type: Network Port

Handle 0x0034, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: J90077
	Internal Connector Type: None
	External Reference Designator: NIC PORT 1
	External Connector Type: RJ-45
	Port Type: Network Port

Handle 0x0035, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: J90077
	Internal Connector Type: None
	External Reference Designator: NIC PORT 2
	External Connector Type: RJ-45
	Port Type: Network Port

Handle 0x0036, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: J90077
	Internal Connector Type: None
	External Reference Designator: NIC PORT 3
	External Connector Type: RJ-45
	Port Type: Network Port

Handle 0x0037, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: J90077
	Internal Connector Type: None
	External Reference Designator: NIC PORT 4
	External Connector Type: RJ-45
	Port Type: Network Port

Handle 0x00B6, DMI type 9, 17 bytes
System Slot Information
	Designation: PCI-E Slot 1
	Type: x8 PCI Express 3
	Current Usage: Available
	Length: Long
	ID: 1
	Characteristics:
		3.3 V is provided
		PME signal is supported
	Bus Address: 0000:05:00.0

Handle 0x00B7, DMI type 9, 17 bytes
System Slot Information
	Designation: PCI-E Slot 3
	Type: x8 PCI Express 3
	Current Usage: Available
	Length: Short
	ID: 3
	Characteristics:
		3.3 V is provided
		PME signal is supported
	Bus Address: 0000:08:00.0

Handle 0x00B8, DMI type 9, 17 bytes
System Slot Information
	Designation: PCI-E Slot 2
	Type: x8 PCI Express 3
	Current Usage: Available
	Length: Long
	ID: 2
	Characteristics:
		3.3 V is provided
		PME signal is supported
	Bus Address: 0000:0b:00.0

Handle 0x00BF, DMI type 32, 11 bytes
System Boot Information
	Status: No errors detected

Handle 0x00C1, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: Embedded FlexibleLOM 1 Port 1
	Type: Ethernet
	Status: Enabled
	Type Instance: 49
	Bus Address: 0000:04:00.0

Handle 0x00C2, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: Embedded FlexibleLOM 1 Port 2
	Type: Ethernet
	Status: Enabled
	Type Instance: 50
	Bus Address: 0000:04:00.0

Handle 0x00C3, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: Embedded LOM 1 Port 1
	Type: Ethernet
	Status: Enabled
	Type Instance: 1
	Bus Address: 0000:02:00.0

Handle 0x00C4, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: Embedded LOM 1 Port 2
	Type: Ethernet
	Status: Enabled
	Type Instance: 2
	Bus Address: 0000:02:00.1

Handle 0x00C5, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: Embedded LOM 1 Port 3
	Type: Ethernet
	Status: Enabled
	Type Instance: 3
	Bus Address: 0000:02:00.2

Handle 0x00C6, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: Embedded LOM 1 Port 4
	Type: Ethernet
	Status: Enabled
	Type Instance: 4
	Bus Address: 0000:02:00.3

Handle 0x00C7, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: Embedded SATA Controller #1
	Type: SATA Controller
	Status: Disabled
	Type Instance: 1
	Bus Address: 0000:00:1f.2

Handle 0x00C8, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: Embedded SATA Controller #2
	Type: SATA Controller
	Status: Disabled
	Type Instance: 2
	Bus Address: 0000:00:11.4

Handle 0x00C9, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: Embedded RAID 1
	Type: SAS Controller
	Status: Enabled
	Type Instance: 1
	Bus Address: 0000:03:00.0


################################################################################
# environment variables
################################################################################
PBS_ENVIRONMENT=PBS_BATCH
LS_COLORS=
LD_LIBRARY_PATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:/apps/intel/ComposerXE2019/debugger_2019/libipt/intel64/lib:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/lib:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/release:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib:/mnt/opt/likwid-4.3-dev/lib
PBS_O_LANG=en_US
MKL_INC=-I/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
INCLUDE=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
LESSCLOSE=/bin/lesspipe %s %s
MKL_SHLIB=-L/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin -lmkl_intel_lp64 -lmkl_sequential -lmkl_core -lpthread -lm
LESS=-R
LIKWID_LIBDIR=/mnt/opt/likwid-4.3-dev/lib
I_MPI_JOB_RESPECT_PROCESS_PLACEMENT=off
IPPROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp
OLDPWD=/home/hpc/iwia/iwia84/INSPECT-repo/stencils/3D_r3_point-symmetric_star_constant/BroadwellEP_E5-2697_CoD_20190709_174009
PBS_O_HOME=/home/hpc/iwia/iwia84
MPICHHOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64
RRZECLUSTER=TESTCLUSTER
EDITOR=nano
PBS_JOBID=4559.catstor
ENVIRONMENT=BATCH
PATH_modshare=/usr/bin/vendor_perl:999999999:/home/julian/.local/.bin:999999999:/opt/android-sdk/tools:999999999:/usr/bin:1:/mnt/opt/likwid-4.3-dev/bin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/bin:1:/usr/local/bin:999999999:/opt/android-sdk/platform-tools:999999999:/usr/bin/core_perl:999999999:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/bin/intel64:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/rrze-bin-intel:1:/home/julian/.bin:999999999:/bin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/bin:1:/apps/python/3.6-anaconda/bin:1:/mnt/opt/likwid-4.3-dev/sbin:1:/opt/intel/bin:999999999
MPIHOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64
LOADEDMODULES_modshare=intel64/19.0up02:1:likwid/4.3-dev:1:intelmpi/2019up02-intel:1:python/3.6-anaconda:1:mkl/2019up02:1:pbspro/default:2
PBS_JOBNAME=BDW_stempel_bench
FPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
NCPUS=72
FPATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include:1
INTEL_F_HOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler
CPATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/pstl/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include:1
WOODYHOME=/home/woody/iwia/iwia84
PBS_O_PATH=/mnt/opt/pbspro/default/bin:/apps/python/3.6-anaconda/bin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/bin/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/rrze-bin-intel:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/bin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/bin:/mnt/opt/likwid-4.3-dev/sbin:/mnt/opt/likwid-4.3-dev/bin:/bin:/usr/bin:/usr/local/bin:/opt/android-sdk/platform-tools:/opt/android-sdk/tools:/usr/bin/vendor_perl:/usr/bin/core_perl:/opt/intel/bin:/home/julian/.bin:/home/julian/.local/.bin
LIKWID_FORCE=1
FI_PROVIDER_PATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/lib/prov
INTEL_PYTHONHOME=/apps/intel/ComposerXE2019/debugger_2019/python/intel64/
MKL_INCDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
LD_LIBRARY_PATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/release:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin:1:/apps/intel/ComposerXE2019/debugger_2019/libipt/intel64/lib:1:/mnt/opt/likwid-4.3-dev/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:1
LESS_TERMCAP_so=[1;44;1m
CLASSPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/daal.jar:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/mpi.jar
PBS_CONF_FILE=/etc/pbspro.conf
LESS_TERMCAP_se=[0m
LIBRARY_PATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:1
PBS_O_WORKDIR=/home/hpc/iwia/iwia84/INSPECT
USER=iwia84
MPIINCDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/include
I_MPI_HARD_FINALIZE=1
NLSPATH_modshare=/apps/intel/ComposerXE2019/debugger_2019/gdb/intel64/share/locale/%l_%t/%N:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/locale/%l_%t/%N:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64/locale/%l_%t/%N:1
PBS_NODEFILE=/var/spool/pbspro/aux/4559.catstor
GROUP=iwia
PBS_TASKNUM=1
I_MPI_OFA_ADAPTER_NAME=mlx4_0
LIKWID_DEFINES=-DLIKWID_PERFMON
PWD=/home/hpc/iwia/iwia84/INSPECT-repo/stencils/3D_r3_isotropic_star_variable/BroadwellEP_E5-2697_CoD_20190709_175905
HOME=/home/hpc/iwia/iwia84
LIKWID_LIB=-L/mnt/opt/likwid-4.3-dev/lib
CLASSPATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/daal.jar:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/mpi.jar:1
CPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/pstl/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
PBS_MOMPORT=15003
LIKWID_INCDIR=/mnt/opt/likwid-4.3-dev/include
_LMFILES__modshare=/apps/modules/modulefiles/tools/python/3.6-anaconda:1:/apps/modules/modulefiles/libraries/mkl/2019up02:2:/opt/modules/modulefiles/testcluster/pbspro/default:2:/apps/modules/modulefiles/development/intelmpi/2019up02-intel:1:/opt/modules/modulefiles/testcluster/likwid/4.3-dev:1
NLSPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64/locale/%l_%t/%N:/apps/intel/ComposerXE2019/debugger_2019/gdb/intel64/share/locale/%l_%t/%N:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/locale/%l_%t/%N
PBS_JOBCOOKIE=5653251A583D5B782F96545B566D07AE
MKL_LIBDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin
PBS_O_SHELL=/bin/bash
MPIINC=-I/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/include
MKL_LIB_THREADED=-Wl,--start-group  /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_thread.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a -Wl,--end-group -lpthread -lm -openmp
LESS_TERMCAP_mb=[1;32m
LESS_TERMCAP_md=[1;34m
LESS_TERMCAP_me=[0m
TMPDIR=/scratch/pbs.4559.catstor
LIBRARY_PATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin
LIKWID_INC=-I/mnt/opt/likwid-4.3-dev/include
LOADEDMODULES=pbspro/default:likwid/4.3-dev:intelmpi/2019up02-intel:mkl/2019up02:intel64/19.0up02:python/3.6-anaconda
DAALROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal
MPILIB=-L/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib
PBS_CONF=/etc/pbspro.conf
INTEL_LICENSE_FILE=1713@license4
I_MPI_FABRICS=shm:ofa
PBS_O_QUEUE=route
MKL_CDFT=-Wl,--start-group  /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_cdft_core.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_thread.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_blacs_intelmpi_lp64.a -Wl,--end-group -lpthread -lm -openmp
SHELL=/bin/bash
MKL_BASE=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl
MANPATH_modshare=:1:/mnt/opt/likwid-4.3-dev/man:1:/mnt/opt/pbspro/default/man:2:/apps/python/3.6-anaconda/share/man:1:/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/man/:1:/apps/intel/ComposerXE2019/man/common:2:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/man:2:/apps/intel/mpi/man:1
MKL_SLIB_THREADED=-Wl,--start-group -lmkl_intel_lp64 -lmkl_intel_thread -lmkl_core -Wl,--end-group -lpthread -lm -openmp
MKLPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin
GDK_USE_XFT=1
TMOUT=3660
SHLVL=3
PBS_O_HOST=testfront1.rrze.uni-erlangen.de
INTEL_C_HOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler
PBS_O_SYSTEM=Linux
MANPATH=/apps/python/3.6-anaconda/share/man:/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/man/:/apps/intel/ComposerXE2019/man/common::/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/man:/apps/intel/mpi/man:/mnt/opt/likwid-4.3-dev/man:/mnt/opt/pbspro/default/man
MKL_LIB=-Wl,--start-group /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_sequential.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a -Wl,--end-group -lpthread -lm
PBS_O_LOGNAME=iwia84
PBS_NODENUM=0
MODULEPATH=/opt/modules/modulefiles/testcluster:/apps/modules/modulefiles/applications:/apps/modules/modulefiles/development:/apps/modules/modulefiles/libraries:/apps/modules/modulefiles/tools:/apps/modules/modulefiles/deprecated:/apps/modules/modulefiles/testing
PBS_JOBDIR=/home/hpc/iwia/iwia84
MPIROOTDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64
LOGNAME=iwia84
MKLROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl
MODULEPATH_modshare=/apps/modules/modulefiles/testing:2:/apps/modules/modulefiles/development:2:/apps/modules/modulefiles/applications:2:/opt/modules/modulefiles/testcluster:2:/apps/modules/modulefiles/deprecated:2:/apps/modules/modulefiles/tools:2:/apps/modules/modulefiles/libraries:2
LESS_TERMCAP_ue=[0m
PSTLROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/pstl
LESS_TERMCAP_us=[1;32m
PATH=/apps/python/3.6-anaconda/bin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/bin/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/rrze-bin-intel:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/bin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/bin:/mnt/opt/likwid-4.3-dev/sbin:/mnt/opt/likwid-4.3-dev/bin:/bin:/usr/bin:/usr/local/bin:/opt/android-sdk/platform-tools:/opt/android-sdk/tools:/usr/bin/vendor_perl:/usr/bin/core_perl:/opt/intel/bin:/home/julian/.bin:/home/julian/.local/.bin
TBBROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb
_LMFILES_=/opt/modules/modulefiles/testcluster/pbspro/default:/opt/modules/modulefiles/testcluster/likwid/4.3-dev:/apps/modules/modulefiles/development/intelmpi/2019up02-intel:/apps/modules/modulefiles/libraries/mkl/2019up02:/apps/modules/modulefiles/tools/python/3.6-anaconda
PBS_QUEUE=work
MODULESHOME=/apps/modules
INFOPATH=/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/info/
INFOPATH_modshare=/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/info/:1
I_MPI_ROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi
QT_XFT=true
INTEL_LICENSE_FILE_modshare=1713@license4:1
GCC_COLORS=error=01;31:warning=01;35:note=01;36:caret=01;32:locus=01:quote=01
MKL_SCALAPACK=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_scalapack_lp64.a -Wl,--start-group  /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_thread.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_blacs_intelmpi_lp64.a -Wl,--end-group -lpthread -lm -openmp
LESSOPEN=| /bin/lesspipe %s
OMP_NUM_THREADS=72
PBS_O_MAIL=/var/mail/iwia84
_=/usr/bin/env
</code></pre></div>    </div>
  </div>

</div>


      </section>
      <footer>
        <a href="https://github.com/RRZE-HPC/INSPECT" class="button fork"><strong>INSPECT</strong></a>
        
          <a href="https://github.com/RRZE-HPC" class="button fork"><strong>RRZE-HPC</strong></a>
        
        <p><small>Theme by <a href="https://twitter.com/michigangraham">mattgraham</a></small></p>
      </footer>
    </div>
  </body>
</html>
