design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/designer-25/CUP/openlane/Synthia,Synthia,23_08_08_14_24,flow completed,0h5m6s0ms,0h4m9s0ms,91869.79602489238,0.07491580799999999,36747.918409956954,41.46,-1,661.96,2469,0,0,0,0,0,0,0,1,1,0,-1,-1,66600,19080,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,41684777.0,0.0,29.49,25.95,1.9,2.01,0.0,2923,4010,221,1304,0,0,0,3274,189,146,200,116,470,416,139,321,306,289,29,3394,912,1,1236,2753,8296,65745.55520000002,-1,-1,-1,0.000497,0.000375,1.73e-08,-1,-1,-1,6.91,100.0,10.0,100,1,40,153.18,153.6,0.3,1,18,0.5,0,sky130_fd_sc_hd,AREA 0
