// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Thu Jul 18 13:51:08 2019
// Host        : desktopzyq running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/OneDriveLocal/ARM_CP/workspace/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_projection_mul_hls_0_0/m3_for_arty_a7_projection_mul_hls_0_0_sim_netlist.v
// Design      : m3_for_arty_a7_projection_mul_hls_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "m3_for_arty_a7_projection_mul_hls_0_0,projection_mul_hls,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "projection_mul_hls,Vivado 2018.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module m3_for_arty_a7_projection_mul_hls_0_0
   (bound_min_ce0,
    bound_min_we0,
    bound_max_ce0,
    bound_max_we0,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_r_TVALID,
    input_r_TREADY,
    input_r_TDATA,
    input_r_TKEEP,
    input_r_TSTRB,
    input_r_TUSER,
    input_r_TLAST,
    input_r_TID,
    input_r_TDEST,
    output_r_TVALID,
    output_r_TREADY,
    output_r_TDATA,
    output_r_TKEEP,
    output_r_TSTRB,
    output_r_TUSER,
    output_r_TLAST,
    output_r_TID,
    output_r_TDEST,
    bound_min_address0,
    bound_min_d0,
    bound_min_q0,
    bound_max_address0,
    bound_max_d0,
    bound_max_q0);
  output bound_min_ce0;
  output bound_min_we0;
  output bound_max_ce0;
  output bound_max_we0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [5:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [5:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 200000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /ov_cmos/clk_and_reset/clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_r:output_r, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 200000000, PHASE 0.0, CLK_DOMAIN /ov_cmos/clk_and_reset/clk_wiz_1_clk_out1" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TVALID" *) input input_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TREADY" *) output input_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TDATA" *) input [7:0]input_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TKEEP" *) input [0:0]input_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TSTRB" *) input [0:0]input_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TUSER" *) input [0:0]input_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TLAST" *) input [0:0]input_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TID" *) input [0:0]input_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_r, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 200000000, PHASE 0.0, CLK_DOMAIN /ov_cmos/clk_and_reset/clk_wiz_1_clk_out1" *) input [0:0]input_r_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TVALID" *) output output_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TREADY" *) input output_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TDATA" *) output [7:0]output_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TKEEP" *) output [0:0]output_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TSTRB" *) output [0:0]output_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TUSER" *) output [0:0]output_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TLAST" *) output [0:0]output_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TID" *) output [0:0]output_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_r, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 200000000, PHASE 0.0, CLK_DOMAIN /ov_cmos/clk_and_reset/clk_wiz_1_clk_out1" *) output [0:0]output_r_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 bound_min_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bound_min_address0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 3} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) output [2:0]bound_min_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 bound_min_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bound_min_d0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}" *) output [15:0]bound_min_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 bound_min_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bound_min_q0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}" *) input [15:0]bound_min_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 bound_max_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bound_max_address0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 3} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) output [2:0]bound_max_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 bound_max_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bound_max_d0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}" *) output [15:0]bound_max_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 bound_max_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bound_max_q0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}" *) input [15:0]bound_max_q0;

  wire ap_clk;
  wire ap_rst_n;
  wire [2:0]bound_max_address0;
  wire bound_max_ce0;
  wire [15:0]bound_max_d0;
  wire [15:0]bound_max_q0;
  wire bound_max_we0;
  wire [2:0]bound_min_address0;
  wire bound_min_ce0;
  wire [15:0]bound_min_d0;
  wire [15:0]bound_min_q0;
  wire bound_min_we0;
  wire [7:0]input_r_TDATA;
  wire [0:0]input_r_TDEST;
  wire [0:0]input_r_TID;
  wire [0:0]input_r_TKEEP;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire [0:0]input_r_TSTRB;
  wire [0:0]input_r_TUSER;
  wire input_r_TVALID;
  wire interrupt;
  wire [7:0]output_r_TDATA;
  wire [0:0]output_r_TDEST;
  wire [0:0]output_r_TID;
  wire [0:0]output_r_TKEEP;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire [0:0]output_r_TSTRB;
  wire [0:0]output_r_TUSER;
  wire output_r_TVALID;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  m3_for_arty_a7_projection_mul_hls_0_0_projection_mul_hls inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bound_max_address0(bound_max_address0),
        .bound_max_ce0(bound_max_ce0),
        .bound_max_d0(bound_max_d0),
        .bound_max_q0(bound_max_q0),
        .bound_max_we0(bound_max_we0),
        .bound_min_address0(bound_min_address0),
        .bound_min_ce0(bound_min_ce0),
        .bound_min_d0(bound_min_d0),
        .bound_min_q0(bound_min_q0),
        .bound_min_we0(bound_min_we0),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TDEST(input_r_TDEST),
        .input_r_TID(input_r_TID),
        .input_r_TKEEP(input_r_TKEEP),
        .input_r_TLAST(input_r_TLAST),
        .input_r_TREADY(input_r_TREADY),
        .input_r_TSTRB(input_r_TSTRB),
        .input_r_TUSER(input_r_TUSER),
        .input_r_TVALID(input_r_TVALID),
        .interrupt(interrupt),
        .output_r_TDATA(output_r_TDATA),
        .output_r_TDEST(output_r_TDEST),
        .output_r_TID(output_r_TID),
        .output_r_TKEEP(output_r_TKEEP),
        .output_r_TLAST(output_r_TLAST),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TSTRB(output_r_TSTRB),
        .output_r_TUSER(output_r_TUSER),
        .output_r_TVALID(output_r_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* ORIG_REF_NAME = "AXIvideo2Mat" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_AXIvideo2Mat
   (input_r_TREADY,
    D,
    shiftReg_ce,
    \SRL_SIG_reg[1][31] ,
    start_once_reg,
    Q,
    ap_sync_ready,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg,
    ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg,
    E,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][7] ,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_0,
    ap_rst_n_inv,
    ap_clk,
    img_0_cols_V_c_dout,
    img_0_rows_V_c_dout,
    ap_rst_n,
    internal_empty_n_reg,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_0,
    shiftReg_ce_1,
    Not_U0_ap_start,
    img_0_rows_V_c31_empty_n,
    img_0_cols_V_c32_empty_n,
    \ap_CS_fsm_reg[0]_0 ,
    internal_full_n_reg,
    img_0_rows_V_c_empty_n,
    img_0_rows_V_c31_full_n,
    img_0_cols_V_c32_full_n,
    img_0_cols_V_c_empty_n,
    input_r_TVALID,
    img_0_data_stream_0_full_n,
    ap_start,
    start_for_Not_U0_full_n,
    input_r_TLAST,
    input_r_TUSER,
    input_r_TDATA);
  output input_r_TREADY;
  output [31:0]D;
  output shiftReg_ce;
  output [31:0]\SRL_SIG_reg[1][31] ;
  output start_once_reg;
  output [0:0]Q;
  output ap_sync_ready;
  output ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  output ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg;
  output [0:0]E;
  output shiftReg_ce_0;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]img_0_cols_V_c_dout;
  input [31:0]img_0_rows_V_c_dout;
  input ap_rst_n;
  input internal_empty_n_reg;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_0;
  input shiftReg_ce_1;
  input Not_U0_ap_start;
  input img_0_rows_V_c31_empty_n;
  input img_0_cols_V_c32_empty_n;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input internal_full_n_reg;
  input img_0_rows_V_c_empty_n;
  input img_0_rows_V_c31_full_n;
  input img_0_cols_V_c32_full_n;
  input img_0_cols_V_c_empty_n;
  input input_r_TVALID;
  input img_0_data_stream_0_full_n;
  input ap_start;
  input start_for_Not_U0_full_n;
  input [0:0]input_r_TLAST;
  input [0:0]input_r_TUSER;
  input [7:0]input_r_TDATA;

  wire AXI_video_strm_V_data_V_0_ack_in;
  wire [7:0]AXI_video_strm_V_data_V_0_data_out;
  wire AXI_video_strm_V_data_V_0_load_A;
  wire AXI_video_strm_V_data_V_0_load_B;
  wire [7:0]AXI_video_strm_V_data_V_0_payload_A;
  wire [7:0]AXI_video_strm_V_data_V_0_payload_B;
  wire AXI_video_strm_V_data_V_0_sel;
  wire AXI_video_strm_V_data_V_0_sel2;
  wire AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_0_sel_wr;
  wire AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_0_state;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_0_state;
  wire \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_last_V_0_ack_in;
  wire AXI_video_strm_V_last_V_0_data_out;
  wire AXI_video_strm_V_last_V_0_payload_A;
  wire \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_payload_B;
  wire \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_sel;
  wire AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_0_sel_wr;
  wire AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_0_state;
  wire \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_user_V_0_ack_in;
  wire AXI_video_strm_V_user_V_0_payload_A;
  wire \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_payload_B;
  wire \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_sel;
  wire AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_0_sel_wr;
  wire AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_0_state;
  wire \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ;
  wire [31:0]D;
  wire [0:0]E;
  wire Not_U0_ap_start;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter0_i_2_n_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_0;
  wire ap_enable_reg_pp2_iter0_i_2_n_0;
  wire ap_enable_reg_pp2_iter1_i_1_n_0;
  wire ap_enable_reg_pp2_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_0;
  wire ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_0;
  wire [7:0]axi_data_V1_i_reg_211;
  wire \axi_data_V1_i_reg_211[0]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_211[1]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_211[2]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_211[3]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_211[4]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_211[5]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_211[6]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_211[7]_i_1_n_0 ;
  wire [7:0]axi_data_V_1_i_reg_266;
  wire \axi_data_V_1_i_reg_266[0]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_266[1]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_266[2]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_266[3]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_266[4]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_266[5]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_266[6]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_266[7]_i_1_n_0 ;
  wire [7:0]axi_data_V_3_i_reg_326;
  wire \axi_data_V_3_i_reg_326[0]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_326[1]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_326[2]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_326[3]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_326[4]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_326[5]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_326[6]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_326[7]_i_1_n_0 ;
  wire axi_last_V1_i_reg_201;
  wire \axi_last_V1_i_reg_201[0]_i_1_n_0 ;
  wire axi_last_V_3_i_reg_314;
  wire \axi_last_V_3_i_reg_314[0]_i_1_n_0 ;
  wire brmerge_i_reg_441;
  wire \brmerge_i_reg_441[0]_i_1_n_0 ;
  wire \brmerge_i_reg_441[0]_i_2_n_0 ;
  wire \brmerge_i_reg_441[0]_i_3_n_0 ;
  wire \brmerge_i_reg_441[0]_i_4_n_0 ;
  wire \eol_2_i_reg_303[0]_i_1_n_0 ;
  wire \eol_2_i_reg_303[0]_i_2_n_0 ;
  wire \eol_2_i_reg_303_reg_n_0_[0] ;
  wire eol_i_reg_243;
  wire \eol_i_reg_243_reg_n_0_[0] ;
  wire eol_reg_255;
  wire \eol_reg_255[0]_i_2_n_0 ;
  wire \eol_reg_255_reg_n_0_[0] ;
  wire exitcond6_i_fu_357_p2;
  wire \exitcond6_i_fu_357_p2_inferred__0/i__carry__0_n_0 ;
  wire \exitcond6_i_fu_357_p2_inferred__0/i__carry__0_n_1 ;
  wire \exitcond6_i_fu_357_p2_inferred__0/i__carry__0_n_2 ;
  wire \exitcond6_i_fu_357_p2_inferred__0/i__carry__0_n_3 ;
  wire \exitcond6_i_fu_357_p2_inferred__0/i__carry__1_n_2 ;
  wire \exitcond6_i_fu_357_p2_inferred__0/i__carry__1_n_3 ;
  wire \exitcond6_i_fu_357_p2_inferred__0/i__carry_n_0 ;
  wire \exitcond6_i_fu_357_p2_inferred__0/i__carry_n_1 ;
  wire \exitcond6_i_fu_357_p2_inferred__0/i__carry_n_2 ;
  wire \exitcond6_i_fu_357_p2_inferred__0/i__carry_n_3 ;
  wire exitcond_i_fu_368_p2;
  wire exitcond_i_fu_368_p2_carry__0_i_1_n_0;
  wire exitcond_i_fu_368_p2_carry__0_i_2_n_0;
  wire exitcond_i_fu_368_p2_carry__0_i_3_n_0;
  wire exitcond_i_fu_368_p2_carry__0_i_4_n_0;
  wire exitcond_i_fu_368_p2_carry__0_n_0;
  wire exitcond_i_fu_368_p2_carry__0_n_1;
  wire exitcond_i_fu_368_p2_carry__0_n_2;
  wire exitcond_i_fu_368_p2_carry__0_n_3;
  wire exitcond_i_fu_368_p2_carry__1_i_1_n_0;
  wire exitcond_i_fu_368_p2_carry__1_i_2_n_0;
  wire exitcond_i_fu_368_p2_carry__1_i_3_n_0;
  wire exitcond_i_fu_368_p2_carry__1_n_2;
  wire exitcond_i_fu_368_p2_carry__1_n_3;
  wire exitcond_i_fu_368_p2_carry_i_1_n_0;
  wire exitcond_i_fu_368_p2_carry_i_2_n_0;
  wire exitcond_i_fu_368_p2_carry_i_3_n_0;
  wire exitcond_i_fu_368_p2_carry_i_4_n_0;
  wire exitcond_i_fu_368_p2_carry_n_0;
  wire exitcond_i_fu_368_p2_carry_n_1;
  wire exitcond_i_fu_368_p2_carry_n_2;
  wire exitcond_i_fu_368_p2_carry_n_3;
  wire \exitcond_i_reg_432[0]_i_1_n_0 ;
  wire \exitcond_i_reg_432_reg_n_0_[0] ;
  wire [31:0]i_V_fu_362_p2;
  wire i_V_fu_362_p2_carry__0_n_0;
  wire i_V_fu_362_p2_carry__0_n_1;
  wire i_V_fu_362_p2_carry__0_n_2;
  wire i_V_fu_362_p2_carry__0_n_3;
  wire i_V_fu_362_p2_carry__1_n_0;
  wire i_V_fu_362_p2_carry__1_n_1;
  wire i_V_fu_362_p2_carry__1_n_2;
  wire i_V_fu_362_p2_carry__1_n_3;
  wire i_V_fu_362_p2_carry__2_n_0;
  wire i_V_fu_362_p2_carry__2_n_1;
  wire i_V_fu_362_p2_carry__2_n_2;
  wire i_V_fu_362_p2_carry__2_n_3;
  wire i_V_fu_362_p2_carry__3_n_0;
  wire i_V_fu_362_p2_carry__3_n_1;
  wire i_V_fu_362_p2_carry__3_n_2;
  wire i_V_fu_362_p2_carry__3_n_3;
  wire i_V_fu_362_p2_carry__4_n_0;
  wire i_V_fu_362_p2_carry__4_n_1;
  wire i_V_fu_362_p2_carry__4_n_2;
  wire i_V_fu_362_p2_carry__4_n_3;
  wire i_V_fu_362_p2_carry__5_n_0;
  wire i_V_fu_362_p2_carry__5_n_1;
  wire i_V_fu_362_p2_carry__5_n_2;
  wire i_V_fu_362_p2_carry__5_n_3;
  wire i_V_fu_362_p2_carry__6_n_2;
  wire i_V_fu_362_p2_carry__6_n_3;
  wire i_V_fu_362_p2_carry_n_0;
  wire i_V_fu_362_p2_carry_n_1;
  wire i_V_fu_362_p2_carry_n_2;
  wire i_V_fu_362_p2_carry_n_3;
  wire [31:0]i_V_reg_427;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire img_0_cols_V_c32_empty_n;
  wire img_0_cols_V_c32_full_n;
  wire [31:0]img_0_cols_V_c_dout;
  wire img_0_cols_V_c_empty_n;
  wire img_0_data_stream_0_full_n;
  wire img_0_rows_V_c31_empty_n;
  wire img_0_rows_V_c31_full_n;
  wire [31:0]img_0_rows_V_c_dout;
  wire img_0_rows_V_c_empty_n;
  wire [7:0]input_r_TDATA;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire [0:0]input_r_TUSER;
  wire input_r_TVALID;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire sof_1_i_fu_144;
  wire sof_1_i_fu_1440;
  wire \sof_1_i_fu_144[0]_i_1_n_0 ;
  wire start_for_Not_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_0;
  wire t_V_6_reg_232;
  wire \t_V_6_reg_232[0]_i_4_n_0 ;
  wire [31:0]t_V_6_reg_232_reg;
  wire \t_V_6_reg_232_reg[0]_i_3_n_0 ;
  wire \t_V_6_reg_232_reg[0]_i_3_n_1 ;
  wire \t_V_6_reg_232_reg[0]_i_3_n_2 ;
  wire \t_V_6_reg_232_reg[0]_i_3_n_3 ;
  wire \t_V_6_reg_232_reg[0]_i_3_n_4 ;
  wire \t_V_6_reg_232_reg[0]_i_3_n_5 ;
  wire \t_V_6_reg_232_reg[0]_i_3_n_6 ;
  wire \t_V_6_reg_232_reg[0]_i_3_n_7 ;
  wire \t_V_6_reg_232_reg[12]_i_1_n_0 ;
  wire \t_V_6_reg_232_reg[12]_i_1_n_1 ;
  wire \t_V_6_reg_232_reg[12]_i_1_n_2 ;
  wire \t_V_6_reg_232_reg[12]_i_1_n_3 ;
  wire \t_V_6_reg_232_reg[12]_i_1_n_4 ;
  wire \t_V_6_reg_232_reg[12]_i_1_n_5 ;
  wire \t_V_6_reg_232_reg[12]_i_1_n_6 ;
  wire \t_V_6_reg_232_reg[12]_i_1_n_7 ;
  wire \t_V_6_reg_232_reg[16]_i_1_n_0 ;
  wire \t_V_6_reg_232_reg[16]_i_1_n_1 ;
  wire \t_V_6_reg_232_reg[16]_i_1_n_2 ;
  wire \t_V_6_reg_232_reg[16]_i_1_n_3 ;
  wire \t_V_6_reg_232_reg[16]_i_1_n_4 ;
  wire \t_V_6_reg_232_reg[16]_i_1_n_5 ;
  wire \t_V_6_reg_232_reg[16]_i_1_n_6 ;
  wire \t_V_6_reg_232_reg[16]_i_1_n_7 ;
  wire \t_V_6_reg_232_reg[20]_i_1_n_0 ;
  wire \t_V_6_reg_232_reg[20]_i_1_n_1 ;
  wire \t_V_6_reg_232_reg[20]_i_1_n_2 ;
  wire \t_V_6_reg_232_reg[20]_i_1_n_3 ;
  wire \t_V_6_reg_232_reg[20]_i_1_n_4 ;
  wire \t_V_6_reg_232_reg[20]_i_1_n_5 ;
  wire \t_V_6_reg_232_reg[20]_i_1_n_6 ;
  wire \t_V_6_reg_232_reg[20]_i_1_n_7 ;
  wire \t_V_6_reg_232_reg[24]_i_1_n_0 ;
  wire \t_V_6_reg_232_reg[24]_i_1_n_1 ;
  wire \t_V_6_reg_232_reg[24]_i_1_n_2 ;
  wire \t_V_6_reg_232_reg[24]_i_1_n_3 ;
  wire \t_V_6_reg_232_reg[24]_i_1_n_4 ;
  wire \t_V_6_reg_232_reg[24]_i_1_n_5 ;
  wire \t_V_6_reg_232_reg[24]_i_1_n_6 ;
  wire \t_V_6_reg_232_reg[24]_i_1_n_7 ;
  wire \t_V_6_reg_232_reg[28]_i_1_n_1 ;
  wire \t_V_6_reg_232_reg[28]_i_1_n_2 ;
  wire \t_V_6_reg_232_reg[28]_i_1_n_3 ;
  wire \t_V_6_reg_232_reg[28]_i_1_n_4 ;
  wire \t_V_6_reg_232_reg[28]_i_1_n_5 ;
  wire \t_V_6_reg_232_reg[28]_i_1_n_6 ;
  wire \t_V_6_reg_232_reg[28]_i_1_n_7 ;
  wire \t_V_6_reg_232_reg[4]_i_1_n_0 ;
  wire \t_V_6_reg_232_reg[4]_i_1_n_1 ;
  wire \t_V_6_reg_232_reg[4]_i_1_n_2 ;
  wire \t_V_6_reg_232_reg[4]_i_1_n_3 ;
  wire \t_V_6_reg_232_reg[4]_i_1_n_4 ;
  wire \t_V_6_reg_232_reg[4]_i_1_n_5 ;
  wire \t_V_6_reg_232_reg[4]_i_1_n_6 ;
  wire \t_V_6_reg_232_reg[4]_i_1_n_7 ;
  wire \t_V_6_reg_232_reg[8]_i_1_n_0 ;
  wire \t_V_6_reg_232_reg[8]_i_1_n_1 ;
  wire \t_V_6_reg_232_reg[8]_i_1_n_2 ;
  wire \t_V_6_reg_232_reg[8]_i_1_n_3 ;
  wire \t_V_6_reg_232_reg[8]_i_1_n_4 ;
  wire \t_V_6_reg_232_reg[8]_i_1_n_5 ;
  wire \t_V_6_reg_232_reg[8]_i_1_n_6 ;
  wire \t_V_6_reg_232_reg[8]_i_1_n_7 ;
  wire [31:0]t_V_reg_221;
  wire [7:0]tmp_data_V_reg_403;
  wire tmp_last_V_reg_411;
  wire [3:0]\NLW_exitcond6_i_fu_357_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond6_i_fu_357_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond6_i_fu_357_p2_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond6_i_fu_357_p2_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]NLW_exitcond_i_fu_368_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_368_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond_i_fu_368_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_368_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_i_V_fu_362_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_i_V_fu_362_p2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_t_V_6_reg_232_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h45)) 
    \AXI_video_strm_V_data_V_0_payload_A[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_A));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \AXI_video_strm_V_data_V_0_payload_B[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_B));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h9)) 
    AXI_video_strm_V_data_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_in),
        .I1(input_r_TVALID),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_in),
        .I1(input_r_TVALID),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_data_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(input_r_TVALID),
        .I3(AXI_video_strm_V_data_V_0_ack_in),
        .O(AXI_video_strm_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_state),
        .Q(AXI_video_strm_V_data_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE0F0A000)) 
    \AXI_video_strm_V_dest_V_0_state[0]_i_1 
       (.I0(input_r_TVALID),
        .I1(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I2(ap_rst_n),
        .I3(input_r_TREADY),
        .I4(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_2 
       (.I0(input_r_TVALID),
        .I1(input_r_TREADY),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_dest_V_0_state));
  LUT5 #(
    .INIT(32'h00000BBB)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_3 
       (.I0(brmerge_i_reg_441),
        .I1(shiftReg_ce_0),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_4 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(\eol_2_i_reg_303_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_0_state),
        .Q(input_r_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_last_V_0_payload_A[0]_i_1 
       (.I0(input_r_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_last_V_0_payload_B[0]_i_1 
       (.I0(input_r_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_B),
        .O(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    AXI_video_strm_V_last_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_sel),
        .O(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(input_r_TVALID),
        .I2(AXI_video_strm_V_last_V_0_sel_wr),
        .O(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \AXI_video_strm_V_last_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(input_r_TVALID),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_last_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(input_r_TVALID),
        .I3(AXI_video_strm_V_last_V_0_ack_in),
        .O(AXI_video_strm_V_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_state),
        .Q(AXI_video_strm_V_last_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_user_V_0_payload_A[0]_i_1 
       (.I0(input_r_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_user_V_0_payload_B[0]_i_1 
       (.I0(input_r_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    AXI_video_strm_V_user_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_sel),
        .O(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(input_r_TVALID),
        .I2(AXI_video_strm_V_user_V_0_sel_wr),
        .O(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \AXI_video_strm_V_user_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(input_r_TVALID),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_user_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(input_r_TVALID),
        .I3(AXI_video_strm_V_user_V_0_ack_in),
        .O(AXI_video_strm_V_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_state),
        .Q(AXI_video_strm_V_user_V_0_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(axi_data_V_1_i_reg_266[0]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(\SRL_SIG_reg[0][7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(axi_data_V_1_i_reg_266[1]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(\SRL_SIG_reg[0][7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(axi_data_V_1_i_reg_266[2]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(\SRL_SIG_reg[0][7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(axi_data_V_1_i_reg_266[3]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(\SRL_SIG_reg[0][7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(axi_data_V_1_i_reg_266[4]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(\SRL_SIG_reg[0][7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(axi_data_V_1_i_reg_266[5]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(\SRL_SIG_reg[0][7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(axi_data_V_1_i_reg_266[6]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(\SRL_SIG_reg[0][7] [6]));
  LUT6 #(
    .INIT(64'h00E0000000000000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(brmerge_i_reg_441),
        .I2(img_0_data_stream_0_full_n),
        .I3(\exitcond_i_reg_432_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp1_iter1_reg_n_0),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(shiftReg_ce_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(axi_data_V_1_i_reg_266[7]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(\SRL_SIG_reg[0][7] [7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[1][31]_i_1 
       (.I0(Q),
        .I1(internal_full_n_reg),
        .I2(img_0_rows_V_c_empty_n),
        .I3(img_0_rows_V_c31_full_n),
        .I4(img_0_cols_V_c32_full_n),
        .I5(img_0_cols_V_c_empty_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond6_i_fu_357_p2),
        .I2(internal_empty_n_reg),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAEAEAEEEEEEEAEEE)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(ap_CS_fsm_state2),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_user_V_0_payload_A),
        .I4(AXI_video_strm_V_user_V_0_sel),
        .I5(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h88800080)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_payload_A),
        .I3(AXI_video_strm_V_user_V_0_sel),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFF44FF44FF444F44)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(exitcond6_i_fu_357_p2),
        .I1(ap_CS_fsm_state4),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\ap_CS_fsm[5]_i_2_n_0 ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[5]_i_2_n_0 ),
        .I3(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'h00001F00)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(brmerge_i_reg_441),
        .I2(img_0_data_stream_0_full_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(\exitcond_i_reg_432_reg_n_0_[0] ),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAABAAFFAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(\eol_2_i_reg_303_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_enable_reg_pp2_iter1_reg_n_0),
        .I5(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(\eol_2_i_reg_303_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .I4(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD0D0D0D000D00000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(exitcond_i_fu_368_p2),
        .I1(ap_enable_reg_pp1_iter0_i_2_n_0),
        .I2(ap_rst_n),
        .I3(exitcond6_i_fu_357_p2),
        .I4(ap_CS_fsm_state4),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  LUT6 #(
    .INIT(64'h04040444FFFFFFFF)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(\exitcond_i_reg_432_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(img_0_data_stream_0_full_n),
        .I3(brmerge_i_reg_441),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD000F0F0D0000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond6_i_fu_357_p2),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(\ap_CS_fsm[5]_i_2_n_0 ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\eol_2_i_reg_303_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_data_out),
        .I5(ap_enable_reg_pp2_iter0_i_2_n_0),
        .O(ap_enable_reg_pp2_iter0_i_1_n_0));
  LUT3 #(
    .INIT(8'h1F)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_state7),
        .I2(ap_rst_n),
        .O(ap_enable_reg_pp2_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCC4CC00000400)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_CS_fsm_state7),
        .I1(ap_rst_n),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .I4(\eol_2_i_reg_303_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp2_iter0),
        .O(ap_enable_reg_pp2_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF800F8000000F800)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_1
       (.I0(exitcond6_i_fu_357_p2),
        .I1(ap_CS_fsm_state4),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(ap_rst_n),
        .I4(ap_start),
        .I5(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg),
        .O(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_i_2
       (.I0(exitcond6_i_fu_357_p2),
        .I1(ap_CS_fsm_state4),
        .O(ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[0]_i_1 
       (.I0(tmp_data_V_reg_403[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[0]),
        .O(\axi_data_V1_i_reg_211[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[1]_i_1 
       (.I0(tmp_data_V_reg_403[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[1]),
        .O(\axi_data_V1_i_reg_211[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[2]_i_1 
       (.I0(tmp_data_V_reg_403[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[2]),
        .O(\axi_data_V1_i_reg_211[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[3]_i_1 
       (.I0(tmp_data_V_reg_403[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[3]),
        .O(\axi_data_V1_i_reg_211[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[4]_i_1 
       (.I0(tmp_data_V_reg_403[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[4]),
        .O(\axi_data_V1_i_reg_211[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[5]_i_1 
       (.I0(tmp_data_V_reg_403[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[5]),
        .O(\axi_data_V1_i_reg_211[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[6]_i_1 
       (.I0(tmp_data_V_reg_403[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[6]),
        .O(\axi_data_V1_i_reg_211[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[7]_i_1 
       (.I0(tmp_data_V_reg_403[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[7]),
        .O(\axi_data_V1_i_reg_211[7]_i_1_n_0 ));
  FDRE \axi_data_V1_i_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[0]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[0]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_211_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[1]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[1]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_211_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[2]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[2]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_211_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[3]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[3]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_211_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[4]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[4]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_211_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[5]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[5]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_211_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[6]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[6]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_211_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[7]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_266[0]_i_1 
       (.I0(axi_data_V_1_i_reg_266[0]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_data_out[0]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_211[0]),
        .O(\axi_data_V_1_i_reg_266[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_266[1]_i_1 
       (.I0(axi_data_V_1_i_reg_266[1]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_data_out[1]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_211[1]),
        .O(\axi_data_V_1_i_reg_266[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_266[2]_i_1 
       (.I0(axi_data_V_1_i_reg_266[2]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_data_out[2]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_211[2]),
        .O(\axi_data_V_1_i_reg_266[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_266[3]_i_1 
       (.I0(axi_data_V_1_i_reg_266[3]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_data_out[3]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_211[3]),
        .O(\axi_data_V_1_i_reg_266[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_266[4]_i_1 
       (.I0(axi_data_V_1_i_reg_266[4]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_data_out[4]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_211[4]),
        .O(\axi_data_V_1_i_reg_266[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_266[5]_i_1 
       (.I0(axi_data_V_1_i_reg_266[5]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_data_out[5]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_211[5]),
        .O(\axi_data_V_1_i_reg_266[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_266[6]_i_1 
       (.I0(axi_data_V_1_i_reg_266[6]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_data_out[6]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_211[6]),
        .O(\axi_data_V_1_i_reg_266[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_266[7]_i_1 
       (.I0(axi_data_V_1_i_reg_266[7]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_data_out[7]),
        .I3(shiftReg_ce_0),
        .I4(axi_data_V1_i_reg_211[7]),
        .O(\axi_data_V_1_i_reg_266[7]_i_1_n_0 ));
  FDRE \axi_data_V_1_i_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[0]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[1]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[2]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[3]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[4]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_266_reg[5] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[5]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_266_reg[6] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[6]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_266_reg[7] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[7]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[0]_i_1 
       (.I0(axi_data_V_1_i_reg_266[0]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(\axi_data_V_3_i_reg_326[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[1]_i_1 
       (.I0(axi_data_V_1_i_reg_266[1]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(\axi_data_V_3_i_reg_326[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[2]_i_1 
       (.I0(axi_data_V_1_i_reg_266[2]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(\axi_data_V_3_i_reg_326[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[3]_i_1 
       (.I0(axi_data_V_1_i_reg_266[3]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(\axi_data_V_3_i_reg_326[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[4]_i_1 
       (.I0(axi_data_V_1_i_reg_266[4]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(\axi_data_V_3_i_reg_326[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[5]_i_1 
       (.I0(axi_data_V_1_i_reg_266[5]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(\axi_data_V_3_i_reg_326[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[6]_i_1 
       (.I0(axi_data_V_1_i_reg_266[6]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(\axi_data_V_3_i_reg_326[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[7]_i_1 
       (.I0(axi_data_V_1_i_reg_266[7]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(\axi_data_V_3_i_reg_326[7]_i_1_n_0 ));
  FDRE \axi_data_V_3_i_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[0]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[1]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[2]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[3]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[4]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[5]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[6]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[7]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_i_reg_201[0]_i_1 
       (.I0(tmp_last_V_reg_411),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_314),
        .O(\axi_last_V1_i_reg_201[0]_i_1_n_0 ));
  FDRE \axi_last_V1_i_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_i_reg_201[0]_i_1_n_0 ),
        .Q(axi_last_V1_i_reg_201),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_i_reg_314[0]_i_1 
       (.I0(\eol_reg_255_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\axi_last_V_3_i_reg_314[0]_i_1_n_0 ));
  FDRE \axi_last_V_3_i_reg_314_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_last_V_3_i_reg_314[0]_i_1_n_0 ),
        .Q(axi_last_V_3_i_reg_314),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFACFFFFFFAC0000)) 
    \brmerge_i_reg_441[0]_i_1 
       (.I0(\brmerge_i_reg_441[0]_i_2_n_0 ),
        .I1(\eol_i_reg_243_reg_n_0_[0] ),
        .I2(\brmerge_i_reg_441[0]_i_3_n_0 ),
        .I3(sof_1_i_fu_144),
        .I4(\brmerge_i_reg_441[0]_i_4_n_0 ),
        .I5(brmerge_i_reg_441),
        .O(\brmerge_i_reg_441[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \brmerge_i_reg_441[0]_i_2 
       (.I0(\eol_reg_255_reg_n_0_[0] ),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\brmerge_i_reg_441[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \brmerge_i_reg_441[0]_i_3 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(\exitcond_i_reg_432_reg_n_0_[0] ),
        .O(\brmerge_i_reg_441[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \brmerge_i_reg_441[0]_i_4 
       (.I0(exitcond_i_fu_368_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[5]_i_2_n_0 ),
        .O(\brmerge_i_reg_441[0]_i_4_n_0 ));
  FDRE \brmerge_i_reg_441_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge_i_reg_441[0]_i_1_n_0 ),
        .Q(brmerge_i_reg_441),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[15]),
        .Q(D[15]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[16]),
        .Q(D[16]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[17]),
        .Q(D[17]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[18]),
        .Q(D[18]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[19]),
        .Q(D[19]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[20]),
        .Q(D[20]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[21]),
        .Q(D[21]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[22]),
        .Q(D[22]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[23]),
        .Q(D[23]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[24]),
        .Q(D[24]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[25]),
        .Q(D[25]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[26]),
        .Q(D[26]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[27]),
        .Q(D[27]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[28]),
        .Q(D[28]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[29]),
        .Q(D[29]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[30]),
        .Q(D[30]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[31]),
        .Q(D[31]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_cols_V_c_dout[9]),
        .Q(D[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \eol_2_i_reg_303[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\eol_2_i_reg_303_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\eol_2_i_reg_303[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_i_reg_303[0]_i_2 
       (.I0(\eol_i_reg_243_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\eol_2_i_reg_303[0]_i_2_n_0 ));
  FDRE \eol_2_i_reg_303_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\eol_2_i_reg_303[0]_i_2_n_0 ),
        .Q(\eol_2_i_reg_303_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \eol_i_reg_243[0]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(AXI_video_strm_V_last_V_0_payload_A),
        .I2(AXI_video_strm_V_last_V_0_sel),
        .I3(AXI_video_strm_V_last_V_0_payload_B),
        .I4(brmerge_i_reg_441),
        .I5(\eol_reg_255_reg_n_0_[0] ),
        .O(eol_i_reg_243));
  FDRE \eol_i_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(eol_i_reg_243),
        .Q(\eol_i_reg_243_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \eol_reg_255[0]_i_1 
       (.I0(exitcond6_i_fu_357_p2),
        .I1(ap_CS_fsm_state4),
        .I2(shiftReg_ce_0),
        .O(eol_reg_255));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \eol_reg_255[0]_i_2 
       (.I0(\eol_reg_255_reg_n_0_[0] ),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_last_V_0_data_out),
        .I3(shiftReg_ce_0),
        .I4(axi_last_V1_i_reg_201),
        .O(\eol_reg_255[0]_i_2_n_0 ));
  FDRE \eol_reg_255_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\eol_reg_255[0]_i_2_n_0 ),
        .Q(\eol_reg_255_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \exitcond6_i_fu_357_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\exitcond6_i_fu_357_p2_inferred__0/i__carry_n_0 ,\exitcond6_i_fu_357_p2_inferred__0/i__carry_n_1 ,\exitcond6_i_fu_357_p2_inferred__0/i__carry_n_2 ,\exitcond6_i_fu_357_p2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond6_i_fu_357_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \exitcond6_i_fu_357_p2_inferred__0/i__carry__0 
       (.CI(\exitcond6_i_fu_357_p2_inferred__0/i__carry_n_0 ),
        .CO({\exitcond6_i_fu_357_p2_inferred__0/i__carry__0_n_0 ,\exitcond6_i_fu_357_p2_inferred__0/i__carry__0_n_1 ,\exitcond6_i_fu_357_p2_inferred__0/i__carry__0_n_2 ,\exitcond6_i_fu_357_p2_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond6_i_fu_357_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \exitcond6_i_fu_357_p2_inferred__0/i__carry__1 
       (.CI(\exitcond6_i_fu_357_p2_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_exitcond6_i_fu_357_p2_inferred__0/i__carry__1_CO_UNCONNECTED [3],exitcond6_i_fu_357_p2,\exitcond6_i_fu_357_p2_inferred__0/i__carry__1_n_2 ,\exitcond6_i_fu_357_p2_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond6_i_fu_357_p2_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0}));
  CARRY4 exitcond_i_fu_368_p2_carry
       (.CI(1'b0),
        .CO({exitcond_i_fu_368_p2_carry_n_0,exitcond_i_fu_368_p2_carry_n_1,exitcond_i_fu_368_p2_carry_n_2,exitcond_i_fu_368_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_368_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_368_p2_carry_i_1_n_0,exitcond_i_fu_368_p2_carry_i_2_n_0,exitcond_i_fu_368_p2_carry_i_3_n_0,exitcond_i_fu_368_p2_carry_i_4_n_0}));
  CARRY4 exitcond_i_fu_368_p2_carry__0
       (.CI(exitcond_i_fu_368_p2_carry_n_0),
        .CO({exitcond_i_fu_368_p2_carry__0_n_0,exitcond_i_fu_368_p2_carry__0_n_1,exitcond_i_fu_368_p2_carry__0_n_2,exitcond_i_fu_368_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_368_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_368_p2_carry__0_i_1_n_0,exitcond_i_fu_368_p2_carry__0_i_2_n_0,exitcond_i_fu_368_p2_carry__0_i_3_n_0,exitcond_i_fu_368_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_368_p2_carry__0_i_1
       (.I0(t_V_6_reg_232_reg[21]),
        .I1(D[21]),
        .I2(t_V_6_reg_232_reg[22]),
        .I3(D[22]),
        .I4(D[23]),
        .I5(t_V_6_reg_232_reg[23]),
        .O(exitcond_i_fu_368_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_368_p2_carry__0_i_2
       (.I0(t_V_6_reg_232_reg[18]),
        .I1(D[18]),
        .I2(t_V_6_reg_232_reg[19]),
        .I3(D[19]),
        .I4(D[20]),
        .I5(t_V_6_reg_232_reg[20]),
        .O(exitcond_i_fu_368_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_368_p2_carry__0_i_3
       (.I0(t_V_6_reg_232_reg[15]),
        .I1(D[15]),
        .I2(t_V_6_reg_232_reg[16]),
        .I3(D[16]),
        .I4(D[17]),
        .I5(t_V_6_reg_232_reg[17]),
        .O(exitcond_i_fu_368_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_368_p2_carry__0_i_4
       (.I0(t_V_6_reg_232_reg[14]),
        .I1(D[14]),
        .I2(t_V_6_reg_232_reg[12]),
        .I3(D[12]),
        .I4(D[13]),
        .I5(t_V_6_reg_232_reg[13]),
        .O(exitcond_i_fu_368_p2_carry__0_i_4_n_0));
  CARRY4 exitcond_i_fu_368_p2_carry__1
       (.CI(exitcond_i_fu_368_p2_carry__0_n_0),
        .CO({NLW_exitcond_i_fu_368_p2_carry__1_CO_UNCONNECTED[3],exitcond_i_fu_368_p2,exitcond_i_fu_368_p2_carry__1_n_2,exitcond_i_fu_368_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_368_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond_i_fu_368_p2_carry__1_i_1_n_0,exitcond_i_fu_368_p2_carry__1_i_2_n_0,exitcond_i_fu_368_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond_i_fu_368_p2_carry__1_i_1
       (.I0(D[31]),
        .I1(t_V_6_reg_232_reg[31]),
        .I2(D[30]),
        .I3(t_V_6_reg_232_reg[30]),
        .O(exitcond_i_fu_368_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_368_p2_carry__1_i_2
       (.I0(t_V_6_reg_232_reg[28]),
        .I1(D[28]),
        .I2(t_V_6_reg_232_reg[27]),
        .I3(D[27]),
        .I4(D[29]),
        .I5(t_V_6_reg_232_reg[29]),
        .O(exitcond_i_fu_368_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_368_p2_carry__1_i_3
       (.I0(t_V_6_reg_232_reg[25]),
        .I1(D[25]),
        .I2(t_V_6_reg_232_reg[24]),
        .I3(D[24]),
        .I4(D[26]),
        .I5(t_V_6_reg_232_reg[26]),
        .O(exitcond_i_fu_368_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_368_p2_carry_i_1
       (.I0(t_V_6_reg_232_reg[9]),
        .I1(D[9]),
        .I2(t_V_6_reg_232_reg[10]),
        .I3(D[10]),
        .I4(D[11]),
        .I5(t_V_6_reg_232_reg[11]),
        .O(exitcond_i_fu_368_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_368_p2_carry_i_2
       (.I0(t_V_6_reg_232_reg[6]),
        .I1(D[6]),
        .I2(t_V_6_reg_232_reg[7]),
        .I3(D[7]),
        .I4(D[8]),
        .I5(t_V_6_reg_232_reg[8]),
        .O(exitcond_i_fu_368_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_368_p2_carry_i_3
       (.I0(t_V_6_reg_232_reg[3]),
        .I1(D[3]),
        .I2(t_V_6_reg_232_reg[4]),
        .I3(D[4]),
        .I4(D[5]),
        .I5(t_V_6_reg_232_reg[5]),
        .O(exitcond_i_fu_368_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_368_p2_carry_i_4
       (.I0(t_V_6_reg_232_reg[0]),
        .I1(D[0]),
        .I2(t_V_6_reg_232_reg[1]),
        .I3(D[1]),
        .I4(D[2]),
        .I5(t_V_6_reg_232_reg[2]),
        .O(exitcond_i_fu_368_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \exitcond_i_reg_432[0]_i_1 
       (.I0(\exitcond_i_reg_432_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_368_p2),
        .O(\exitcond_i_reg_432[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_432_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_432[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_432_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 i_V_fu_362_p2_carry
       (.CI(1'b0),
        .CO({i_V_fu_362_p2_carry_n_0,i_V_fu_362_p2_carry_n_1,i_V_fu_362_p2_carry_n_2,i_V_fu_362_p2_carry_n_3}),
        .CYINIT(t_V_reg_221[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_362_p2[4:1]),
        .S(t_V_reg_221[4:1]));
  CARRY4 i_V_fu_362_p2_carry__0
       (.CI(i_V_fu_362_p2_carry_n_0),
        .CO({i_V_fu_362_p2_carry__0_n_0,i_V_fu_362_p2_carry__0_n_1,i_V_fu_362_p2_carry__0_n_2,i_V_fu_362_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_362_p2[8:5]),
        .S(t_V_reg_221[8:5]));
  CARRY4 i_V_fu_362_p2_carry__1
       (.CI(i_V_fu_362_p2_carry__0_n_0),
        .CO({i_V_fu_362_p2_carry__1_n_0,i_V_fu_362_p2_carry__1_n_1,i_V_fu_362_p2_carry__1_n_2,i_V_fu_362_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_362_p2[12:9]),
        .S(t_V_reg_221[12:9]));
  CARRY4 i_V_fu_362_p2_carry__2
       (.CI(i_V_fu_362_p2_carry__1_n_0),
        .CO({i_V_fu_362_p2_carry__2_n_0,i_V_fu_362_p2_carry__2_n_1,i_V_fu_362_p2_carry__2_n_2,i_V_fu_362_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_362_p2[16:13]),
        .S(t_V_reg_221[16:13]));
  CARRY4 i_V_fu_362_p2_carry__3
       (.CI(i_V_fu_362_p2_carry__2_n_0),
        .CO({i_V_fu_362_p2_carry__3_n_0,i_V_fu_362_p2_carry__3_n_1,i_V_fu_362_p2_carry__3_n_2,i_V_fu_362_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_362_p2[20:17]),
        .S(t_V_reg_221[20:17]));
  CARRY4 i_V_fu_362_p2_carry__4
       (.CI(i_V_fu_362_p2_carry__3_n_0),
        .CO({i_V_fu_362_p2_carry__4_n_0,i_V_fu_362_p2_carry__4_n_1,i_V_fu_362_p2_carry__4_n_2,i_V_fu_362_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_362_p2[24:21]),
        .S(t_V_reg_221[24:21]));
  CARRY4 i_V_fu_362_p2_carry__5
       (.CI(i_V_fu_362_p2_carry__4_n_0),
        .CO({i_V_fu_362_p2_carry__5_n_0,i_V_fu_362_p2_carry__5_n_1,i_V_fu_362_p2_carry__5_n_2,i_V_fu_362_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_362_p2[28:25]),
        .S(t_V_reg_221[28:25]));
  CARRY4 i_V_fu_362_p2_carry__6
       (.CI(i_V_fu_362_p2_carry__5_n_0),
        .CO({NLW_i_V_fu_362_p2_carry__6_CO_UNCONNECTED[3:2],i_V_fu_362_p2_carry__6_n_2,i_V_fu_362_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_V_fu_362_p2_carry__6_O_UNCONNECTED[3],i_V_fu_362_p2[31:29]}),
        .S({1'b0,t_V_reg_221[31:29]}));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_427[0]_i_1 
       (.I0(t_V_reg_221[0]),
        .O(i_V_fu_362_p2[0]));
  FDRE \i_V_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[0]),
        .Q(i_V_reg_427[0]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[10]),
        .Q(i_V_reg_427[10]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[11]),
        .Q(i_V_reg_427[11]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[12]),
        .Q(i_V_reg_427[12]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[13]),
        .Q(i_V_reg_427[13]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[14]),
        .Q(i_V_reg_427[14]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[15]),
        .Q(i_V_reg_427[15]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[16]),
        .Q(i_V_reg_427[16]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[17]),
        .Q(i_V_reg_427[17]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[18]),
        .Q(i_V_reg_427[18]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[19]),
        .Q(i_V_reg_427[19]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[1]),
        .Q(i_V_reg_427[1]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[20]),
        .Q(i_V_reg_427[20]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[21]),
        .Q(i_V_reg_427[21]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[22]),
        .Q(i_V_reg_427[22]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[23]),
        .Q(i_V_reg_427[23]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[24]),
        .Q(i_V_reg_427[24]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[25]),
        .Q(i_V_reg_427[25]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[26]),
        .Q(i_V_reg_427[26]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[27]),
        .Q(i_V_reg_427[27]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[28]),
        .Q(i_V_reg_427[28]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[29]),
        .Q(i_V_reg_427[29]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[2]),
        .Q(i_V_reg_427[2]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[30]),
        .Q(i_V_reg_427[30]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[31]),
        .Q(i_V_reg_427[31]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[3]),
        .Q(i_V_reg_427[3]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[4]),
        .Q(i_V_reg_427[4]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[5]),
        .Q(i_V_reg_427[5]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[6]),
        .Q(i_V_reg_427[6]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[7]),
        .Q(i_V_reg_427[7]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[8]),
        .Q(i_V_reg_427[8]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[9]),
        .Q(i_V_reg_427[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1
       (.I0(t_V_reg_221[21]),
        .I1(\SRL_SIG_reg[1][31] [21]),
        .I2(t_V_reg_221[22]),
        .I3(\SRL_SIG_reg[1][31] [22]),
        .I4(\SRL_SIG_reg[1][31] [23]),
        .I5(t_V_reg_221[23]),
        .O(i__carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(t_V_reg_221[18]),
        .I1(\SRL_SIG_reg[1][31] [18]),
        .I2(t_V_reg_221[19]),
        .I3(\SRL_SIG_reg[1][31] [19]),
        .I4(\SRL_SIG_reg[1][31] [20]),
        .I5(t_V_reg_221[20]),
        .O(i__carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3
       (.I0(t_V_reg_221[15]),
        .I1(\SRL_SIG_reg[1][31] [15]),
        .I2(t_V_reg_221[16]),
        .I3(\SRL_SIG_reg[1][31] [16]),
        .I4(\SRL_SIG_reg[1][31] [17]),
        .I5(t_V_reg_221[17]),
        .O(i__carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4
       (.I0(t_V_reg_221[13]),
        .I1(\SRL_SIG_reg[1][31] [13]),
        .I2(t_V_reg_221[12]),
        .I3(\SRL_SIG_reg[1][31] [12]),
        .I4(\SRL_SIG_reg[1][31] [14]),
        .I5(t_V_reg_221[14]),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_1
       (.I0(\SRL_SIG_reg[1][31] [31]),
        .I1(t_V_reg_221[31]),
        .I2(\SRL_SIG_reg[1][31] [30]),
        .I3(t_V_reg_221[30]),
        .O(i__carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_2
       (.I0(t_V_reg_221[27]),
        .I1(\SRL_SIG_reg[1][31] [27]),
        .I2(t_V_reg_221[28]),
        .I3(\SRL_SIG_reg[1][31] [28]),
        .I4(\SRL_SIG_reg[1][31] [29]),
        .I5(t_V_reg_221[29]),
        .O(i__carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_3
       (.I0(t_V_reg_221[24]),
        .I1(\SRL_SIG_reg[1][31] [24]),
        .I2(t_V_reg_221[25]),
        .I3(\SRL_SIG_reg[1][31] [25]),
        .I4(\SRL_SIG_reg[1][31] [26]),
        .I5(t_V_reg_221[26]),
        .O(i__carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(t_V_reg_221[9]),
        .I1(\SRL_SIG_reg[1][31] [9]),
        .I2(t_V_reg_221[10]),
        .I3(\SRL_SIG_reg[1][31] [10]),
        .I4(\SRL_SIG_reg[1][31] [11]),
        .I5(t_V_reg_221[11]),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(t_V_reg_221[8]),
        .I1(\SRL_SIG_reg[1][31] [8]),
        .I2(t_V_reg_221[6]),
        .I3(\SRL_SIG_reg[1][31] [6]),
        .I4(\SRL_SIG_reg[1][31] [7]),
        .I5(t_V_reg_221[7]),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(t_V_reg_221[3]),
        .I1(\SRL_SIG_reg[1][31] [3]),
        .I2(t_V_reg_221[4]),
        .I3(\SRL_SIG_reg[1][31] [4]),
        .I4(\SRL_SIG_reg[1][31] [5]),
        .I5(t_V_reg_221[5]),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(t_V_reg_221[0]),
        .I1(\SRL_SIG_reg[1][31] [0]),
        .I2(t_V_reg_221[1]),
        .I3(\SRL_SIG_reg[1][31] [1]),
        .I4(\SRL_SIG_reg[1][31] [2]),
        .I5(t_V_reg_221[2]),
        .O(i__carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEAEAEA00)) 
    int_ap_ready_i_1
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I1(ap_CS_fsm_state4),
        .I2(exitcond6_i_fu_357_p2),
        .I3(ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_0),
        .I4(shiftReg_ce_1),
        .O(ap_sync_ready));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h11111FFF)) 
    int_ap_start_i_3
       (.I0(shiftReg_ce_1),
        .I1(ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_0),
        .I2(exitcond6_i_fu_357_p2),
        .I3(ap_CS_fsm_state4),
        .I4(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .O(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[1]_i_1__16 
       (.I0(shiftReg_ce),
        .I1(Not_U0_ap_start),
        .I2(img_0_rows_V_c31_empty_n),
        .I3(img_0_cols_V_c32_empty_n),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(E));
  FDRE \rows_V_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[0]),
        .Q(\SRL_SIG_reg[1][31] [0]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[10]),
        .Q(\SRL_SIG_reg[1][31] [10]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[11]),
        .Q(\SRL_SIG_reg[1][31] [11]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[12]),
        .Q(\SRL_SIG_reg[1][31] [12]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[13]),
        .Q(\SRL_SIG_reg[1][31] [13]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[14]),
        .Q(\SRL_SIG_reg[1][31] [14]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[15]),
        .Q(\SRL_SIG_reg[1][31] [15]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[16]),
        .Q(\SRL_SIG_reg[1][31] [16]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[17]),
        .Q(\SRL_SIG_reg[1][31] [17]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[18]),
        .Q(\SRL_SIG_reg[1][31] [18]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[19]),
        .Q(\SRL_SIG_reg[1][31] [19]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[1]),
        .Q(\SRL_SIG_reg[1][31] [1]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[20]),
        .Q(\SRL_SIG_reg[1][31] [20]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[21]),
        .Q(\SRL_SIG_reg[1][31] [21]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[22]),
        .Q(\SRL_SIG_reg[1][31] [22]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[23]),
        .Q(\SRL_SIG_reg[1][31] [23]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[24]),
        .Q(\SRL_SIG_reg[1][31] [24]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[25]),
        .Q(\SRL_SIG_reg[1][31] [25]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[26]),
        .Q(\SRL_SIG_reg[1][31] [26]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[27]),
        .Q(\SRL_SIG_reg[1][31] [27]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[28]),
        .Q(\SRL_SIG_reg[1][31] [28]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[29]),
        .Q(\SRL_SIG_reg[1][31] [29]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[2]),
        .Q(\SRL_SIG_reg[1][31] [2]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[30]),
        .Q(\SRL_SIG_reg[1][31] [30]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[31]),
        .Q(\SRL_SIG_reg[1][31] [31]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[3]),
        .Q(\SRL_SIG_reg[1][31] [3]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[4]),
        .Q(\SRL_SIG_reg[1][31] [4]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[5]),
        .Q(\SRL_SIG_reg[1][31] [5]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[6]),
        .Q(\SRL_SIG_reg[1][31] [6]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[7]),
        .Q(\SRL_SIG_reg[1][31] [7]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[8]),
        .Q(\SRL_SIG_reg[1][31] [8]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_0_rows_V_c_dout[9]),
        .Q(\SRL_SIG_reg[1][31] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFDF0000)) 
    \sof_1_i_fu_144[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_368_p2),
        .I4(sof_1_i_fu_144),
        .I5(ap_CS_fsm_state3),
        .O(\sof_1_i_fu_144[0]_i_1_n_0 ));
  FDRE \sof_1_i_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_i_fu_144[0]_i_1_n_0 ),
        .Q(sof_1_i_fu_144),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777070077770000)) 
    start_once_reg_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond6_i_fu_357_p2),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(ap_start),
        .I4(start_once_reg),
        .I5(start_for_Not_U0_full_n),
        .O(start_once_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000FFDF00000000)) 
    \t_V_6_reg_232[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_368_p2),
        .I4(exitcond6_i_fu_357_p2),
        .I5(ap_CS_fsm_state4),
        .O(t_V_6_reg_232));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_6_reg_232[0]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_368_p2),
        .O(sof_1_i_fu_1440));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_6_reg_232[0]_i_4 
       (.I0(t_V_6_reg_232_reg[0]),
        .O(\t_V_6_reg_232[0]_i_4_n_0 ));
  FDRE \t_V_6_reg_232_reg[0] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[0]_i_3_n_7 ),
        .Q(t_V_6_reg_232_reg[0]),
        .R(t_V_6_reg_232));
  CARRY4 \t_V_6_reg_232_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_6_reg_232_reg[0]_i_3_n_0 ,\t_V_6_reg_232_reg[0]_i_3_n_1 ,\t_V_6_reg_232_reg[0]_i_3_n_2 ,\t_V_6_reg_232_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_6_reg_232_reg[0]_i_3_n_4 ,\t_V_6_reg_232_reg[0]_i_3_n_5 ,\t_V_6_reg_232_reg[0]_i_3_n_6 ,\t_V_6_reg_232_reg[0]_i_3_n_7 }),
        .S({t_V_6_reg_232_reg[3:1],\t_V_6_reg_232[0]_i_4_n_0 }));
  FDRE \t_V_6_reg_232_reg[10] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[8]_i_1_n_5 ),
        .Q(t_V_6_reg_232_reg[10]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[11] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[8]_i_1_n_4 ),
        .Q(t_V_6_reg_232_reg[11]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[12] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[12]_i_1_n_7 ),
        .Q(t_V_6_reg_232_reg[12]),
        .R(t_V_6_reg_232));
  CARRY4 \t_V_6_reg_232_reg[12]_i_1 
       (.CI(\t_V_6_reg_232_reg[8]_i_1_n_0 ),
        .CO({\t_V_6_reg_232_reg[12]_i_1_n_0 ,\t_V_6_reg_232_reg[12]_i_1_n_1 ,\t_V_6_reg_232_reg[12]_i_1_n_2 ,\t_V_6_reg_232_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_232_reg[12]_i_1_n_4 ,\t_V_6_reg_232_reg[12]_i_1_n_5 ,\t_V_6_reg_232_reg[12]_i_1_n_6 ,\t_V_6_reg_232_reg[12]_i_1_n_7 }),
        .S(t_V_6_reg_232_reg[15:12]));
  FDRE \t_V_6_reg_232_reg[13] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[12]_i_1_n_6 ),
        .Q(t_V_6_reg_232_reg[13]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[14] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[12]_i_1_n_5 ),
        .Q(t_V_6_reg_232_reg[14]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[15] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[12]_i_1_n_4 ),
        .Q(t_V_6_reg_232_reg[15]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[16] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[16]_i_1_n_7 ),
        .Q(t_V_6_reg_232_reg[16]),
        .R(t_V_6_reg_232));
  CARRY4 \t_V_6_reg_232_reg[16]_i_1 
       (.CI(\t_V_6_reg_232_reg[12]_i_1_n_0 ),
        .CO({\t_V_6_reg_232_reg[16]_i_1_n_0 ,\t_V_6_reg_232_reg[16]_i_1_n_1 ,\t_V_6_reg_232_reg[16]_i_1_n_2 ,\t_V_6_reg_232_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_232_reg[16]_i_1_n_4 ,\t_V_6_reg_232_reg[16]_i_1_n_5 ,\t_V_6_reg_232_reg[16]_i_1_n_6 ,\t_V_6_reg_232_reg[16]_i_1_n_7 }),
        .S(t_V_6_reg_232_reg[19:16]));
  FDRE \t_V_6_reg_232_reg[17] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[16]_i_1_n_6 ),
        .Q(t_V_6_reg_232_reg[17]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[18] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[16]_i_1_n_5 ),
        .Q(t_V_6_reg_232_reg[18]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[19] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[16]_i_1_n_4 ),
        .Q(t_V_6_reg_232_reg[19]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[1] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[0]_i_3_n_6 ),
        .Q(t_V_6_reg_232_reg[1]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[20] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[20]_i_1_n_7 ),
        .Q(t_V_6_reg_232_reg[20]),
        .R(t_V_6_reg_232));
  CARRY4 \t_V_6_reg_232_reg[20]_i_1 
       (.CI(\t_V_6_reg_232_reg[16]_i_1_n_0 ),
        .CO({\t_V_6_reg_232_reg[20]_i_1_n_0 ,\t_V_6_reg_232_reg[20]_i_1_n_1 ,\t_V_6_reg_232_reg[20]_i_1_n_2 ,\t_V_6_reg_232_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_232_reg[20]_i_1_n_4 ,\t_V_6_reg_232_reg[20]_i_1_n_5 ,\t_V_6_reg_232_reg[20]_i_1_n_6 ,\t_V_6_reg_232_reg[20]_i_1_n_7 }),
        .S(t_V_6_reg_232_reg[23:20]));
  FDRE \t_V_6_reg_232_reg[21] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[20]_i_1_n_6 ),
        .Q(t_V_6_reg_232_reg[21]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[22] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[20]_i_1_n_5 ),
        .Q(t_V_6_reg_232_reg[22]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[23] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[20]_i_1_n_4 ),
        .Q(t_V_6_reg_232_reg[23]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[24] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[24]_i_1_n_7 ),
        .Q(t_V_6_reg_232_reg[24]),
        .R(t_V_6_reg_232));
  CARRY4 \t_V_6_reg_232_reg[24]_i_1 
       (.CI(\t_V_6_reg_232_reg[20]_i_1_n_0 ),
        .CO({\t_V_6_reg_232_reg[24]_i_1_n_0 ,\t_V_6_reg_232_reg[24]_i_1_n_1 ,\t_V_6_reg_232_reg[24]_i_1_n_2 ,\t_V_6_reg_232_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_232_reg[24]_i_1_n_4 ,\t_V_6_reg_232_reg[24]_i_1_n_5 ,\t_V_6_reg_232_reg[24]_i_1_n_6 ,\t_V_6_reg_232_reg[24]_i_1_n_7 }),
        .S(t_V_6_reg_232_reg[27:24]));
  FDRE \t_V_6_reg_232_reg[25] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[24]_i_1_n_6 ),
        .Q(t_V_6_reg_232_reg[25]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[26] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[24]_i_1_n_5 ),
        .Q(t_V_6_reg_232_reg[26]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[27] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[24]_i_1_n_4 ),
        .Q(t_V_6_reg_232_reg[27]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[28] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[28]_i_1_n_7 ),
        .Q(t_V_6_reg_232_reg[28]),
        .R(t_V_6_reg_232));
  CARRY4 \t_V_6_reg_232_reg[28]_i_1 
       (.CI(\t_V_6_reg_232_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_6_reg_232_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_6_reg_232_reg[28]_i_1_n_1 ,\t_V_6_reg_232_reg[28]_i_1_n_2 ,\t_V_6_reg_232_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_232_reg[28]_i_1_n_4 ,\t_V_6_reg_232_reg[28]_i_1_n_5 ,\t_V_6_reg_232_reg[28]_i_1_n_6 ,\t_V_6_reg_232_reg[28]_i_1_n_7 }),
        .S(t_V_6_reg_232_reg[31:28]));
  FDRE \t_V_6_reg_232_reg[29] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[28]_i_1_n_6 ),
        .Q(t_V_6_reg_232_reg[29]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[2] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[0]_i_3_n_5 ),
        .Q(t_V_6_reg_232_reg[2]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[30] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[28]_i_1_n_5 ),
        .Q(t_V_6_reg_232_reg[30]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[31] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[28]_i_1_n_4 ),
        .Q(t_V_6_reg_232_reg[31]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[3] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[0]_i_3_n_4 ),
        .Q(t_V_6_reg_232_reg[3]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[4] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[4]_i_1_n_7 ),
        .Q(t_V_6_reg_232_reg[4]),
        .R(t_V_6_reg_232));
  CARRY4 \t_V_6_reg_232_reg[4]_i_1 
       (.CI(\t_V_6_reg_232_reg[0]_i_3_n_0 ),
        .CO({\t_V_6_reg_232_reg[4]_i_1_n_0 ,\t_V_6_reg_232_reg[4]_i_1_n_1 ,\t_V_6_reg_232_reg[4]_i_1_n_2 ,\t_V_6_reg_232_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_232_reg[4]_i_1_n_4 ,\t_V_6_reg_232_reg[4]_i_1_n_5 ,\t_V_6_reg_232_reg[4]_i_1_n_6 ,\t_V_6_reg_232_reg[4]_i_1_n_7 }),
        .S(t_V_6_reg_232_reg[7:4]));
  FDRE \t_V_6_reg_232_reg[5] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[4]_i_1_n_6 ),
        .Q(t_V_6_reg_232_reg[5]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[6] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[4]_i_1_n_5 ),
        .Q(t_V_6_reg_232_reg[6]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[7] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[4]_i_1_n_4 ),
        .Q(t_V_6_reg_232_reg[7]),
        .R(t_V_6_reg_232));
  FDRE \t_V_6_reg_232_reg[8] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[8]_i_1_n_7 ),
        .Q(t_V_6_reg_232_reg[8]),
        .R(t_V_6_reg_232));
  CARRY4 \t_V_6_reg_232_reg[8]_i_1 
       (.CI(\t_V_6_reg_232_reg[4]_i_1_n_0 ),
        .CO({\t_V_6_reg_232_reg[8]_i_1_n_0 ,\t_V_6_reg_232_reg[8]_i_1_n_1 ,\t_V_6_reg_232_reg[8]_i_1_n_2 ,\t_V_6_reg_232_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_232_reg[8]_i_1_n_4 ,\t_V_6_reg_232_reg[8]_i_1_n_5 ,\t_V_6_reg_232_reg[8]_i_1_n_6 ,\t_V_6_reg_232_reg[8]_i_1_n_7 }),
        .S(t_V_6_reg_232_reg[11:8]));
  FDRE \t_V_6_reg_232_reg[9] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_6_reg_232_reg[8]_i_1_n_6 ),
        .Q(t_V_6_reg_232_reg[9]),
        .R(t_V_6_reg_232));
  FDRE \t_V_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[0]),
        .Q(t_V_reg_221[0]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[10]),
        .Q(t_V_reg_221[10]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[11]),
        .Q(t_V_reg_221[11]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[12]),
        .Q(t_V_reg_221[12]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[13]),
        .Q(t_V_reg_221[13]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[14]),
        .Q(t_V_reg_221[14]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[15]),
        .Q(t_V_reg_221[15]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[16]),
        .Q(t_V_reg_221[16]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[17]),
        .Q(t_V_reg_221[17]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[18]),
        .Q(t_V_reg_221[18]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[19]),
        .Q(t_V_reg_221[19]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[1]),
        .Q(t_V_reg_221[1]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[20]),
        .Q(t_V_reg_221[20]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[21]),
        .Q(t_V_reg_221[21]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[22]),
        .Q(t_V_reg_221[22]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[23]),
        .Q(t_V_reg_221[23]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[24]),
        .Q(t_V_reg_221[24]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[25]),
        .Q(t_V_reg_221[25]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[26]),
        .Q(t_V_reg_221[26]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[27]),
        .Q(t_V_reg_221[27]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[28]),
        .Q(t_V_reg_221[28]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[29]),
        .Q(t_V_reg_221[29]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[2]),
        .Q(t_V_reg_221[2]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[30]),
        .Q(t_V_reg_221[30]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[31]),
        .Q(t_V_reg_221[31]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[3]),
        .Q(t_V_reg_221[3]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[4]),
        .Q(t_V_reg_221[4]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[5]),
        .Q(t_V_reg_221[5]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[6]),
        .Q(t_V_reg_221[6]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[7]),
        .Q(t_V_reg_221[7]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[8]),
        .Q(t_V_reg_221[8]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[9]),
        .Q(t_V_reg_221[9]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(AXI_video_strm_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(AXI_video_strm_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[2]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(AXI_video_strm_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[3]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(AXI_video_strm_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[4]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(AXI_video_strm_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[5]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(AXI_video_strm_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[6]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(AXI_video_strm_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(AXI_video_strm_V_data_V_0_data_out[7]));
  FDRE \tmp_data_V_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_403[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_403[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_403[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_403[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_403[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_403[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_403[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_403_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_403[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_411[0]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .O(AXI_video_strm_V_data_V_0_sel2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_411[0]_i_2 
       (.I0(AXI_video_strm_V_last_V_0_payload_B),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_A),
        .O(AXI_video_strm_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_411_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_411),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Block_Mat_exit1614_p" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_Block_Mat_exit1614_p
   (E,
    \mOutPtr_reg[0] ,
    internal_empty_n4_out,
    \mOutPtr_reg[3] ,
    int_ap_idle_reg,
    ap_idle,
    ap_rst_n_inv,
    ap_clk,
    Q,
    find_boundary_U0_ap_start,
    ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg,
    ap_start,
    start_for_Reduce_my_U0_full_n,
    start_for_Mat2AXIvideo_U0_full_n,
    start_for_U8toBin_U0_full_n,
    start_for_Duplicate_U0_full_n,
    start_for_find_boundary_U0_full_n,
    \ap_CS_fsm_reg[0] ,
    internal_full_n_reg);
  output [0:0]E;
  output \mOutPtr_reg[0] ;
  output internal_empty_n4_out;
  output \mOutPtr_reg[3] ;
  output int_ap_idle_reg;
  output ap_idle;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input find_boundary_U0_ap_start;
  input ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg;
  input ap_start;
  input start_for_Reduce_my_U0_full_n;
  input start_for_Mat2AXIvideo_U0_full_n;
  input start_for_U8toBin_U0_full_n;
  input start_for_Duplicate_U0_full_n;
  input start_for_find_boundary_U0_full_n;
  input \ap_CS_fsm_reg[0] ;
  input internal_full_n_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg;
  wire find_boundary_U0_ap_start;
  wire int_ap_idle_reg;
  wire internal_empty_n4_out;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[3] ;
  wire start_for_Duplicate_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Reduce_my_U0_full_n;
  wire start_for_U8toBin_U0_full_n;
  wire start_for_find_boundary_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_0;

  LUT6 #(
    .INIT(64'h1555555555555555)) 
    \SRL_SIG[0][31]_i_2 
       (.I0(start_once_reg),
        .I1(start_for_Reduce_my_U0_full_n),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(start_for_U8toBin_U0_full_n),
        .I4(start_for_Duplicate_U0_full_n),
        .I5(start_for_find_boundary_U0_full_n),
        .O(int_ap_idle_reg));
  LUT4 #(
    .INIT(16'h00FB)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg),
        .I3(\ap_CS_fsm_reg[0] ),
        .O(ap_idle));
  LUT3 #(
    .INIT(8'h2A)) 
    internal_empty_n_i_3__3
       (.I0(\mOutPtr_reg[0] ),
        .I1(Q),
        .I2(find_boundary_U0_ap_start),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \mOutPtr[2]_i_2__1 
       (.I0(start_once_reg),
        .I1(ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg),
        .I2(ap_start),
        .I3(int_ap_idle_reg),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg[0] ),
        .I1(Q),
        .I2(find_boundary_U0_ap_start),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[3]_i_3__2 
       (.I0(\mOutPtr_reg[0] ),
        .I1(Q),
        .I2(find_boundary_U0_ap_start),
        .O(\mOutPtr_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFF04FB00)) 
    start_once_reg_i_1__0
       (.I0(int_ap_idle_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg),
        .I3(start_once_reg),
        .I4(internal_full_n_reg),
        .O(start_once_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "Duplicate" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_Duplicate
   (CO,
    \mOutPtr_reg[0] ,
    shiftReg_ce,
    \mOutPtr_reg[0]_0 ,
    Q,
    Duplicate_U0_src_cols_V_read,
    \mOutPtr_reg[2] ,
    ap_clk,
    shiftReg_ce_0,
    \mOutPtr_reg[0]_1 ,
    AXI_video_strm_V_data_V_1_sel_wr036_out,
    \mOutPtr_reg[0]_2 ,
    ap_rst_n,
    Duplicate_U0_ap_start,
    img_1_rows_V_c_empty_n,
    img_1_cols_V_c_empty_n,
    img_1_data_stream_0_empty_n,
    img_original_0_data_s_full_n,
    img_original_1_data_s_full_n,
    ap_rst_n_inv,
    out,
    \int_cols_reg[31] );
  output [0:0]CO;
  output \mOutPtr_reg[0] ;
  output shiftReg_ce;
  output \mOutPtr_reg[0]_0 ;
  output [1:0]Q;
  output Duplicate_U0_src_cols_V_read;
  output \mOutPtr_reg[2] ;
  input ap_clk;
  input shiftReg_ce_0;
  input \mOutPtr_reg[0]_1 ;
  input AXI_video_strm_V_data_V_1_sel_wr036_out;
  input \mOutPtr_reg[0]_2 ;
  input ap_rst_n;
  input Duplicate_U0_ap_start;
  input img_1_rows_V_c_empty_n;
  input img_1_cols_V_c_empty_n;
  input img_1_data_stream_0_empty_n;
  input img_original_0_data_s_full_n;
  input img_original_1_data_s_full_n;
  input ap_rst_n_inv;
  input [31:0]out;
  input [31:0]\int_cols_reg[31] ;

  wire AXI_video_strm_V_data_V_1_sel_wr036_out;
  wire [0:0]CO;
  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_src_cols_V_read;
  wire [1:0]Q;
  wire \ap_CS_fsm[2]_i_2__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]cols_V_reg_199;
  wire exitcond5_i_fu_172_p2_carry__0_i_1_n_0;
  wire exitcond5_i_fu_172_p2_carry__0_i_2_n_0;
  wire exitcond5_i_fu_172_p2_carry__0_i_3_n_0;
  wire exitcond5_i_fu_172_p2_carry__0_i_4_n_0;
  wire exitcond5_i_fu_172_p2_carry__0_n_0;
  wire exitcond5_i_fu_172_p2_carry__0_n_1;
  wire exitcond5_i_fu_172_p2_carry__0_n_2;
  wire exitcond5_i_fu_172_p2_carry__0_n_3;
  wire exitcond5_i_fu_172_p2_carry__1_i_1_n_0;
  wire exitcond5_i_fu_172_p2_carry__1_i_2_n_0;
  wire exitcond5_i_fu_172_p2_carry__1_i_3_n_0;
  wire exitcond5_i_fu_172_p2_carry__1_n_2;
  wire exitcond5_i_fu_172_p2_carry__1_n_3;
  wire exitcond5_i_fu_172_p2_carry_i_1_n_0;
  wire exitcond5_i_fu_172_p2_carry_i_2_n_0;
  wire exitcond5_i_fu_172_p2_carry_i_3_n_0;
  wire exitcond5_i_fu_172_p2_carry_i_4_n_0;
  wire exitcond5_i_fu_172_p2_carry_n_0;
  wire exitcond5_i_fu_172_p2_carry_n_1;
  wire exitcond5_i_fu_172_p2_carry_n_2;
  wire exitcond5_i_fu_172_p2_carry_n_3;
  wire exitcond_i_fu_183_p2_carry__0_i_1_n_0;
  wire exitcond_i_fu_183_p2_carry__0_i_2_n_0;
  wire exitcond_i_fu_183_p2_carry__0_i_3_n_0;
  wire exitcond_i_fu_183_p2_carry__0_i_4_n_0;
  wire exitcond_i_fu_183_p2_carry__0_n_0;
  wire exitcond_i_fu_183_p2_carry__0_n_1;
  wire exitcond_i_fu_183_p2_carry__0_n_2;
  wire exitcond_i_fu_183_p2_carry__0_n_3;
  wire exitcond_i_fu_183_p2_carry__1_i_1_n_0;
  wire exitcond_i_fu_183_p2_carry__1_i_2_n_0;
  wire exitcond_i_fu_183_p2_carry__1_i_3_n_0;
  wire exitcond_i_fu_183_p2_carry__1_n_2;
  wire exitcond_i_fu_183_p2_carry__1_n_3;
  wire exitcond_i_fu_183_p2_carry_i_1_n_0;
  wire exitcond_i_fu_183_p2_carry_i_2_n_0;
  wire exitcond_i_fu_183_p2_carry_i_3_n_0;
  wire exitcond_i_fu_183_p2_carry_i_4_n_0;
  wire exitcond_i_fu_183_p2_carry_n_0;
  wire exitcond_i_fu_183_p2_carry_n_1;
  wire exitcond_i_fu_183_p2_carry_n_2;
  wire exitcond_i_fu_183_p2_carry_n_3;
  wire exitcond_i_reg_2130;
  wire \exitcond_i_reg_213[0]_i_1_n_0 ;
  wire \exitcond_i_reg_213_reg_n_0_[0] ;
  wire [31:0]i_V_fu_177_p2;
  wire i_V_fu_177_p2_carry__0_n_0;
  wire i_V_fu_177_p2_carry__0_n_1;
  wire i_V_fu_177_p2_carry__0_n_2;
  wire i_V_fu_177_p2_carry__0_n_3;
  wire i_V_fu_177_p2_carry__1_n_0;
  wire i_V_fu_177_p2_carry__1_n_1;
  wire i_V_fu_177_p2_carry__1_n_2;
  wire i_V_fu_177_p2_carry__1_n_3;
  wire i_V_fu_177_p2_carry__2_n_0;
  wire i_V_fu_177_p2_carry__2_n_1;
  wire i_V_fu_177_p2_carry__2_n_2;
  wire i_V_fu_177_p2_carry__2_n_3;
  wire i_V_fu_177_p2_carry__3_n_0;
  wire i_V_fu_177_p2_carry__3_n_1;
  wire i_V_fu_177_p2_carry__3_n_2;
  wire i_V_fu_177_p2_carry__3_n_3;
  wire i_V_fu_177_p2_carry__4_n_0;
  wire i_V_fu_177_p2_carry__4_n_1;
  wire i_V_fu_177_p2_carry__4_n_2;
  wire i_V_fu_177_p2_carry__4_n_3;
  wire i_V_fu_177_p2_carry__5_n_0;
  wire i_V_fu_177_p2_carry__5_n_1;
  wire i_V_fu_177_p2_carry__5_n_2;
  wire i_V_fu_177_p2_carry__5_n_3;
  wire i_V_fu_177_p2_carry__6_n_2;
  wire i_V_fu_177_p2_carry__6_n_3;
  wire i_V_fu_177_p2_carry_n_0;
  wire i_V_fu_177_p2_carry_n_1;
  wire i_V_fu_177_p2_carry_n_2;
  wire i_V_fu_177_p2_carry_n_3;
  wire [31:0]i_V_reg_208;
  wire img_1_cols_V_c_empty_n;
  wire img_1_data_stream_0_empty_n;
  wire img_1_rows_V_c_empty_n;
  wire img_original_0_data_s_full_n;
  wire img_original_1_data_s_full_n;
  wire [31:0]\int_cols_reg[31] ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[2] ;
  wire [31:0]out;
  wire [31:0]rows_V_reg_194;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire t_V_5_reg_161;
  wire t_V_5_reg_1610;
  wire \t_V_5_reg_161[0]_i_4_n_0 ;
  wire [31:0]t_V_5_reg_161_reg;
  wire \t_V_5_reg_161_reg[0]_i_3_n_0 ;
  wire \t_V_5_reg_161_reg[0]_i_3_n_1 ;
  wire \t_V_5_reg_161_reg[0]_i_3_n_2 ;
  wire \t_V_5_reg_161_reg[0]_i_3_n_3 ;
  wire \t_V_5_reg_161_reg[0]_i_3_n_4 ;
  wire \t_V_5_reg_161_reg[0]_i_3_n_5 ;
  wire \t_V_5_reg_161_reg[0]_i_3_n_6 ;
  wire \t_V_5_reg_161_reg[0]_i_3_n_7 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_0 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_1 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_2 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_3 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_4 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_5 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_6 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_7 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_0 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_1 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_2 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_3 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_4 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_5 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_6 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_7 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_0 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_1 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_2 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_3 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_4 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_5 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_6 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_7 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_0 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_1 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_2 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_3 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_4 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_5 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_6 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_7 ;
  wire \t_V_5_reg_161_reg[28]_i_1_n_1 ;
  wire \t_V_5_reg_161_reg[28]_i_1_n_2 ;
  wire \t_V_5_reg_161_reg[28]_i_1_n_3 ;
  wire \t_V_5_reg_161_reg[28]_i_1_n_4 ;
  wire \t_V_5_reg_161_reg[28]_i_1_n_5 ;
  wire \t_V_5_reg_161_reg[28]_i_1_n_6 ;
  wire \t_V_5_reg_161_reg[28]_i_1_n_7 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_0 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_1 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_2 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_3 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_4 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_5 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_6 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_7 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_0 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_1 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_2 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_3 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_4 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_5 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_6 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_7 ;
  wire t_V_reg_150;
  wire \t_V_reg_150_reg_n_0_[0] ;
  wire \t_V_reg_150_reg_n_0_[10] ;
  wire \t_V_reg_150_reg_n_0_[11] ;
  wire \t_V_reg_150_reg_n_0_[12] ;
  wire \t_V_reg_150_reg_n_0_[13] ;
  wire \t_V_reg_150_reg_n_0_[14] ;
  wire \t_V_reg_150_reg_n_0_[15] ;
  wire \t_V_reg_150_reg_n_0_[16] ;
  wire \t_V_reg_150_reg_n_0_[17] ;
  wire \t_V_reg_150_reg_n_0_[18] ;
  wire \t_V_reg_150_reg_n_0_[19] ;
  wire \t_V_reg_150_reg_n_0_[1] ;
  wire \t_V_reg_150_reg_n_0_[20] ;
  wire \t_V_reg_150_reg_n_0_[21] ;
  wire \t_V_reg_150_reg_n_0_[22] ;
  wire \t_V_reg_150_reg_n_0_[23] ;
  wire \t_V_reg_150_reg_n_0_[24] ;
  wire \t_V_reg_150_reg_n_0_[25] ;
  wire \t_V_reg_150_reg_n_0_[26] ;
  wire \t_V_reg_150_reg_n_0_[27] ;
  wire \t_V_reg_150_reg_n_0_[28] ;
  wire \t_V_reg_150_reg_n_0_[29] ;
  wire \t_V_reg_150_reg_n_0_[2] ;
  wire \t_V_reg_150_reg_n_0_[30] ;
  wire \t_V_reg_150_reg_n_0_[31] ;
  wire \t_V_reg_150_reg_n_0_[3] ;
  wire \t_V_reg_150_reg_n_0_[4] ;
  wire \t_V_reg_150_reg_n_0_[5] ;
  wire \t_V_reg_150_reg_n_0_[6] ;
  wire \t_V_reg_150_reg_n_0_[7] ;
  wire \t_V_reg_150_reg_n_0_[8] ;
  wire \t_V_reg_150_reg_n_0_[9] ;
  wire [3:0]NLW_exitcond5_i_fu_172_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond5_i_fu_172_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond5_i_fu_172_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond5_i_fu_172_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_183_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_183_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond_i_fu_183_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_183_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_i_V_fu_177_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_i_V_fu_177_p2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_t_V_5_reg_161_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\exitcond_i_reg_213_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(img_1_data_stream_0_empty_n),
        .I3(img_original_0_data_s_full_n),
        .I4(img_original_1_data_s_full_n),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Duplicate_U0_ap_start),
        .I1(img_1_rows_V_c_empty_n),
        .I2(img_1_cols_V_c_empty_n),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state5),
        .I1(Duplicate_U0_ap_start),
        .I2(img_1_rows_V_c_empty_n),
        .I3(img_1_cols_V_c_empty_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFF4FFFFF44444444)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h04444444)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(\exitcond_i_reg_213_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(img_1_data_stream_0_empty_n),
        .I3(img_original_0_data_s_full_n),
        .I4(img_original_1_data_s_full_n),
        .O(\ap_CS_fsm[2]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(exitcond_i_reg_2130),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8000AAAA)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(img_original_1_data_s_full_n),
        .I2(img_original_0_data_s_full_n),
        .I3(img_1_data_stream_0_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\exitcond_i_reg_213_reg_n_0_[0] ),
        .O(exitcond_i_reg_2130));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7070707000700000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(exitcond_i_reg_2130),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_rst_n),
        .I3(CO),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4000400040CC4000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [0]),
        .Q(cols_V_reg_199[0]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[10] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [10]),
        .Q(cols_V_reg_199[10]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[11] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [11]),
        .Q(cols_V_reg_199[11]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[12] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [12]),
        .Q(cols_V_reg_199[12]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[13] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [13]),
        .Q(cols_V_reg_199[13]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[14] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [14]),
        .Q(cols_V_reg_199[14]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[15] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [15]),
        .Q(cols_V_reg_199[15]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[16] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [16]),
        .Q(cols_V_reg_199[16]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[17] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [17]),
        .Q(cols_V_reg_199[17]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[18] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [18]),
        .Q(cols_V_reg_199[18]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[19] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [19]),
        .Q(cols_V_reg_199[19]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [1]),
        .Q(cols_V_reg_199[1]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[20] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [20]),
        .Q(cols_V_reg_199[20]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[21] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [21]),
        .Q(cols_V_reg_199[21]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[22] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [22]),
        .Q(cols_V_reg_199[22]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[23] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [23]),
        .Q(cols_V_reg_199[23]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[24] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [24]),
        .Q(cols_V_reg_199[24]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[25] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [25]),
        .Q(cols_V_reg_199[25]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[26] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [26]),
        .Q(cols_V_reg_199[26]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[27] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [27]),
        .Q(cols_V_reg_199[27]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[28] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [28]),
        .Q(cols_V_reg_199[28]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[29] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [29]),
        .Q(cols_V_reg_199[29]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[2] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [2]),
        .Q(cols_V_reg_199[2]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[30] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [30]),
        .Q(cols_V_reg_199[30]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[31] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [31]),
        .Q(cols_V_reg_199[31]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[3] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [3]),
        .Q(cols_V_reg_199[3]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[4] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [4]),
        .Q(cols_V_reg_199[4]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[5] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [5]),
        .Q(cols_V_reg_199[5]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[6] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [6]),
        .Q(cols_V_reg_199[6]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[7] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [7]),
        .Q(cols_V_reg_199[7]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[8] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [8]),
        .Q(cols_V_reg_199[8]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[9] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [9]),
        .Q(cols_V_reg_199[9]),
        .R(1'b0));
  CARRY4 exitcond5_i_fu_172_p2_carry
       (.CI(1'b0),
        .CO({exitcond5_i_fu_172_p2_carry_n_0,exitcond5_i_fu_172_p2_carry_n_1,exitcond5_i_fu_172_p2_carry_n_2,exitcond5_i_fu_172_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond5_i_fu_172_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond5_i_fu_172_p2_carry_i_1_n_0,exitcond5_i_fu_172_p2_carry_i_2_n_0,exitcond5_i_fu_172_p2_carry_i_3_n_0,exitcond5_i_fu_172_p2_carry_i_4_n_0}));
  CARRY4 exitcond5_i_fu_172_p2_carry__0
       (.CI(exitcond5_i_fu_172_p2_carry_n_0),
        .CO({exitcond5_i_fu_172_p2_carry__0_n_0,exitcond5_i_fu_172_p2_carry__0_n_1,exitcond5_i_fu_172_p2_carry__0_n_2,exitcond5_i_fu_172_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond5_i_fu_172_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond5_i_fu_172_p2_carry__0_i_1_n_0,exitcond5_i_fu_172_p2_carry__0_i_2_n_0,exitcond5_i_fu_172_p2_carry__0_i_3_n_0,exitcond5_i_fu_172_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond5_i_fu_172_p2_carry__0_i_1
       (.I0(\t_V_reg_150_reg_n_0_[21] ),
        .I1(rows_V_reg_194[21]),
        .I2(\t_V_reg_150_reg_n_0_[22] ),
        .I3(rows_V_reg_194[22]),
        .I4(rows_V_reg_194[23]),
        .I5(\t_V_reg_150_reg_n_0_[23] ),
        .O(exitcond5_i_fu_172_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond5_i_fu_172_p2_carry__0_i_2
       (.I0(\t_V_reg_150_reg_n_0_[18] ),
        .I1(rows_V_reg_194[18]),
        .I2(\t_V_reg_150_reg_n_0_[19] ),
        .I3(rows_V_reg_194[19]),
        .I4(rows_V_reg_194[20]),
        .I5(\t_V_reg_150_reg_n_0_[20] ),
        .O(exitcond5_i_fu_172_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond5_i_fu_172_p2_carry__0_i_3
       (.I0(\t_V_reg_150_reg_n_0_[15] ),
        .I1(rows_V_reg_194[15]),
        .I2(\t_V_reg_150_reg_n_0_[16] ),
        .I3(rows_V_reg_194[16]),
        .I4(rows_V_reg_194[17]),
        .I5(\t_V_reg_150_reg_n_0_[17] ),
        .O(exitcond5_i_fu_172_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond5_i_fu_172_p2_carry__0_i_4
       (.I0(\t_V_reg_150_reg_n_0_[13] ),
        .I1(rows_V_reg_194[13]),
        .I2(\t_V_reg_150_reg_n_0_[12] ),
        .I3(rows_V_reg_194[12]),
        .I4(rows_V_reg_194[14]),
        .I5(\t_V_reg_150_reg_n_0_[14] ),
        .O(exitcond5_i_fu_172_p2_carry__0_i_4_n_0));
  CARRY4 exitcond5_i_fu_172_p2_carry__1
       (.CI(exitcond5_i_fu_172_p2_carry__0_n_0),
        .CO({NLW_exitcond5_i_fu_172_p2_carry__1_CO_UNCONNECTED[3],CO,exitcond5_i_fu_172_p2_carry__1_n_2,exitcond5_i_fu_172_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond5_i_fu_172_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond5_i_fu_172_p2_carry__1_i_1_n_0,exitcond5_i_fu_172_p2_carry__1_i_2_n_0,exitcond5_i_fu_172_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond5_i_fu_172_p2_carry__1_i_1
       (.I0(rows_V_reg_194[31]),
        .I1(\t_V_reg_150_reg_n_0_[31] ),
        .I2(rows_V_reg_194[30]),
        .I3(\t_V_reg_150_reg_n_0_[30] ),
        .O(exitcond5_i_fu_172_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond5_i_fu_172_p2_carry__1_i_2
       (.I0(\t_V_reg_150_reg_n_0_[29] ),
        .I1(rows_V_reg_194[29]),
        .I2(\t_V_reg_150_reg_n_0_[27] ),
        .I3(rows_V_reg_194[27]),
        .I4(rows_V_reg_194[28]),
        .I5(\t_V_reg_150_reg_n_0_[28] ),
        .O(exitcond5_i_fu_172_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond5_i_fu_172_p2_carry__1_i_3
       (.I0(\t_V_reg_150_reg_n_0_[24] ),
        .I1(rows_V_reg_194[24]),
        .I2(\t_V_reg_150_reg_n_0_[25] ),
        .I3(rows_V_reg_194[25]),
        .I4(rows_V_reg_194[26]),
        .I5(\t_V_reg_150_reg_n_0_[26] ),
        .O(exitcond5_i_fu_172_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond5_i_fu_172_p2_carry_i_1
       (.I0(\t_V_reg_150_reg_n_0_[9] ),
        .I1(rows_V_reg_194[9]),
        .I2(\t_V_reg_150_reg_n_0_[10] ),
        .I3(rows_V_reg_194[10]),
        .I4(rows_V_reg_194[11]),
        .I5(\t_V_reg_150_reg_n_0_[11] ),
        .O(exitcond5_i_fu_172_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond5_i_fu_172_p2_carry_i_2
       (.I0(\t_V_reg_150_reg_n_0_[6] ),
        .I1(rows_V_reg_194[6]),
        .I2(\t_V_reg_150_reg_n_0_[7] ),
        .I3(rows_V_reg_194[7]),
        .I4(rows_V_reg_194[8]),
        .I5(\t_V_reg_150_reg_n_0_[8] ),
        .O(exitcond5_i_fu_172_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond5_i_fu_172_p2_carry_i_3
       (.I0(\t_V_reg_150_reg_n_0_[3] ),
        .I1(rows_V_reg_194[3]),
        .I2(\t_V_reg_150_reg_n_0_[4] ),
        .I3(rows_V_reg_194[4]),
        .I4(rows_V_reg_194[5]),
        .I5(\t_V_reg_150_reg_n_0_[5] ),
        .O(exitcond5_i_fu_172_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond5_i_fu_172_p2_carry_i_4
       (.I0(\t_V_reg_150_reg_n_0_[0] ),
        .I1(rows_V_reg_194[0]),
        .I2(\t_V_reg_150_reg_n_0_[1] ),
        .I3(rows_V_reg_194[1]),
        .I4(rows_V_reg_194[2]),
        .I5(\t_V_reg_150_reg_n_0_[2] ),
        .O(exitcond5_i_fu_172_p2_carry_i_4_n_0));
  CARRY4 exitcond_i_fu_183_p2_carry
       (.CI(1'b0),
        .CO({exitcond_i_fu_183_p2_carry_n_0,exitcond_i_fu_183_p2_carry_n_1,exitcond_i_fu_183_p2_carry_n_2,exitcond_i_fu_183_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_183_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_183_p2_carry_i_1_n_0,exitcond_i_fu_183_p2_carry_i_2_n_0,exitcond_i_fu_183_p2_carry_i_3_n_0,exitcond_i_fu_183_p2_carry_i_4_n_0}));
  CARRY4 exitcond_i_fu_183_p2_carry__0
       (.CI(exitcond_i_fu_183_p2_carry_n_0),
        .CO({exitcond_i_fu_183_p2_carry__0_n_0,exitcond_i_fu_183_p2_carry__0_n_1,exitcond_i_fu_183_p2_carry__0_n_2,exitcond_i_fu_183_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_183_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_183_p2_carry__0_i_1_n_0,exitcond_i_fu_183_p2_carry__0_i_2_n_0,exitcond_i_fu_183_p2_carry__0_i_3_n_0,exitcond_i_fu_183_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_183_p2_carry__0_i_1
       (.I0(t_V_5_reg_161_reg[21]),
        .I1(cols_V_reg_199[21]),
        .I2(t_V_5_reg_161_reg[22]),
        .I3(cols_V_reg_199[22]),
        .I4(cols_V_reg_199[23]),
        .I5(t_V_5_reg_161_reg[23]),
        .O(exitcond_i_fu_183_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_183_p2_carry__0_i_2
       (.I0(t_V_5_reg_161_reg[18]),
        .I1(cols_V_reg_199[18]),
        .I2(t_V_5_reg_161_reg[19]),
        .I3(cols_V_reg_199[19]),
        .I4(cols_V_reg_199[20]),
        .I5(t_V_5_reg_161_reg[20]),
        .O(exitcond_i_fu_183_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_183_p2_carry__0_i_3
       (.I0(t_V_5_reg_161_reg[15]),
        .I1(cols_V_reg_199[15]),
        .I2(t_V_5_reg_161_reg[16]),
        .I3(cols_V_reg_199[16]),
        .I4(cols_V_reg_199[17]),
        .I5(t_V_5_reg_161_reg[17]),
        .O(exitcond_i_fu_183_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_183_p2_carry__0_i_4
       (.I0(t_V_5_reg_161_reg[12]),
        .I1(cols_V_reg_199[12]),
        .I2(t_V_5_reg_161_reg[13]),
        .I3(cols_V_reg_199[13]),
        .I4(cols_V_reg_199[14]),
        .I5(t_V_5_reg_161_reg[14]),
        .O(exitcond_i_fu_183_p2_carry__0_i_4_n_0));
  CARRY4 exitcond_i_fu_183_p2_carry__1
       (.CI(exitcond_i_fu_183_p2_carry__0_n_0),
        .CO({NLW_exitcond_i_fu_183_p2_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state3,exitcond_i_fu_183_p2_carry__1_n_2,exitcond_i_fu_183_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_183_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond_i_fu_183_p2_carry__1_i_1_n_0,exitcond_i_fu_183_p2_carry__1_i_2_n_0,exitcond_i_fu_183_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond_i_fu_183_p2_carry__1_i_1
       (.I0(cols_V_reg_199[31]),
        .I1(t_V_5_reg_161_reg[31]),
        .I2(cols_V_reg_199[30]),
        .I3(t_V_5_reg_161_reg[30]),
        .O(exitcond_i_fu_183_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_183_p2_carry__1_i_2
       (.I0(t_V_5_reg_161_reg[29]),
        .I1(cols_V_reg_199[29]),
        .I2(t_V_5_reg_161_reg[27]),
        .I3(cols_V_reg_199[27]),
        .I4(cols_V_reg_199[28]),
        .I5(t_V_5_reg_161_reg[28]),
        .O(exitcond_i_fu_183_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_183_p2_carry__1_i_3
       (.I0(t_V_5_reg_161_reg[24]),
        .I1(cols_V_reg_199[24]),
        .I2(t_V_5_reg_161_reg[25]),
        .I3(cols_V_reg_199[25]),
        .I4(cols_V_reg_199[26]),
        .I5(t_V_5_reg_161_reg[26]),
        .O(exitcond_i_fu_183_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_183_p2_carry_i_1
       (.I0(t_V_5_reg_161_reg[9]),
        .I1(cols_V_reg_199[9]),
        .I2(t_V_5_reg_161_reg[10]),
        .I3(cols_V_reg_199[10]),
        .I4(cols_V_reg_199[11]),
        .I5(t_V_5_reg_161_reg[11]),
        .O(exitcond_i_fu_183_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_183_p2_carry_i_2
       (.I0(t_V_5_reg_161_reg[6]),
        .I1(cols_V_reg_199[6]),
        .I2(t_V_5_reg_161_reg[7]),
        .I3(cols_V_reg_199[7]),
        .I4(cols_V_reg_199[8]),
        .I5(t_V_5_reg_161_reg[8]),
        .O(exitcond_i_fu_183_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_183_p2_carry_i_3
       (.I0(t_V_5_reg_161_reg[3]),
        .I1(cols_V_reg_199[3]),
        .I2(t_V_5_reg_161_reg[4]),
        .I3(cols_V_reg_199[4]),
        .I4(cols_V_reg_199[5]),
        .I5(t_V_5_reg_161_reg[5]),
        .O(exitcond_i_fu_183_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_183_p2_carry_i_4
       (.I0(t_V_5_reg_161_reg[0]),
        .I1(cols_V_reg_199[0]),
        .I2(t_V_5_reg_161_reg[1]),
        .I3(cols_V_reg_199[1]),
        .I4(cols_V_reg_199[2]),
        .I5(t_V_5_reg_161_reg[2]),
        .O(exitcond_i_fu_183_p2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_i_reg_213[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(exitcond_i_reg_2130),
        .I2(\exitcond_i_reg_213_reg_n_0_[0] ),
        .O(\exitcond_i_reg_213[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_213[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_213_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 i_V_fu_177_p2_carry
       (.CI(1'b0),
        .CO({i_V_fu_177_p2_carry_n_0,i_V_fu_177_p2_carry_n_1,i_V_fu_177_p2_carry_n_2,i_V_fu_177_p2_carry_n_3}),
        .CYINIT(\t_V_reg_150_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[4:1]),
        .S({\t_V_reg_150_reg_n_0_[4] ,\t_V_reg_150_reg_n_0_[3] ,\t_V_reg_150_reg_n_0_[2] ,\t_V_reg_150_reg_n_0_[1] }));
  CARRY4 i_V_fu_177_p2_carry__0
       (.CI(i_V_fu_177_p2_carry_n_0),
        .CO({i_V_fu_177_p2_carry__0_n_0,i_V_fu_177_p2_carry__0_n_1,i_V_fu_177_p2_carry__0_n_2,i_V_fu_177_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[8:5]),
        .S({\t_V_reg_150_reg_n_0_[8] ,\t_V_reg_150_reg_n_0_[7] ,\t_V_reg_150_reg_n_0_[6] ,\t_V_reg_150_reg_n_0_[5] }));
  CARRY4 i_V_fu_177_p2_carry__1
       (.CI(i_V_fu_177_p2_carry__0_n_0),
        .CO({i_V_fu_177_p2_carry__1_n_0,i_V_fu_177_p2_carry__1_n_1,i_V_fu_177_p2_carry__1_n_2,i_V_fu_177_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[12:9]),
        .S({\t_V_reg_150_reg_n_0_[12] ,\t_V_reg_150_reg_n_0_[11] ,\t_V_reg_150_reg_n_0_[10] ,\t_V_reg_150_reg_n_0_[9] }));
  CARRY4 i_V_fu_177_p2_carry__2
       (.CI(i_V_fu_177_p2_carry__1_n_0),
        .CO({i_V_fu_177_p2_carry__2_n_0,i_V_fu_177_p2_carry__2_n_1,i_V_fu_177_p2_carry__2_n_2,i_V_fu_177_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[16:13]),
        .S({\t_V_reg_150_reg_n_0_[16] ,\t_V_reg_150_reg_n_0_[15] ,\t_V_reg_150_reg_n_0_[14] ,\t_V_reg_150_reg_n_0_[13] }));
  CARRY4 i_V_fu_177_p2_carry__3
       (.CI(i_V_fu_177_p2_carry__2_n_0),
        .CO({i_V_fu_177_p2_carry__3_n_0,i_V_fu_177_p2_carry__3_n_1,i_V_fu_177_p2_carry__3_n_2,i_V_fu_177_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[20:17]),
        .S({\t_V_reg_150_reg_n_0_[20] ,\t_V_reg_150_reg_n_0_[19] ,\t_V_reg_150_reg_n_0_[18] ,\t_V_reg_150_reg_n_0_[17] }));
  CARRY4 i_V_fu_177_p2_carry__4
       (.CI(i_V_fu_177_p2_carry__3_n_0),
        .CO({i_V_fu_177_p2_carry__4_n_0,i_V_fu_177_p2_carry__4_n_1,i_V_fu_177_p2_carry__4_n_2,i_V_fu_177_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[24:21]),
        .S({\t_V_reg_150_reg_n_0_[24] ,\t_V_reg_150_reg_n_0_[23] ,\t_V_reg_150_reg_n_0_[22] ,\t_V_reg_150_reg_n_0_[21] }));
  CARRY4 i_V_fu_177_p2_carry__5
       (.CI(i_V_fu_177_p2_carry__4_n_0),
        .CO({i_V_fu_177_p2_carry__5_n_0,i_V_fu_177_p2_carry__5_n_1,i_V_fu_177_p2_carry__5_n_2,i_V_fu_177_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[28:25]),
        .S({\t_V_reg_150_reg_n_0_[28] ,\t_V_reg_150_reg_n_0_[27] ,\t_V_reg_150_reg_n_0_[26] ,\t_V_reg_150_reg_n_0_[25] }));
  CARRY4 i_V_fu_177_p2_carry__6
       (.CI(i_V_fu_177_p2_carry__5_n_0),
        .CO({NLW_i_V_fu_177_p2_carry__6_CO_UNCONNECTED[3:2],i_V_fu_177_p2_carry__6_n_2,i_V_fu_177_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_V_fu_177_p2_carry__6_O_UNCONNECTED[3],i_V_fu_177_p2[31:29]}),
        .S({1'b0,\t_V_reg_150_reg_n_0_[31] ,\t_V_reg_150_reg_n_0_[30] ,\t_V_reg_150_reg_n_0_[29] }));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_208[0]_i_1 
       (.I0(\t_V_reg_150_reg_n_0_[0] ),
        .O(i_V_fu_177_p2[0]));
  FDRE \i_V_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[0]),
        .Q(i_V_reg_208[0]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[10]),
        .Q(i_V_reg_208[10]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[11]),
        .Q(i_V_reg_208[11]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[12]),
        .Q(i_V_reg_208[12]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[13]),
        .Q(i_V_reg_208[13]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[14]),
        .Q(i_V_reg_208[14]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[15]),
        .Q(i_V_reg_208[15]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[16]),
        .Q(i_V_reg_208[16]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[17]),
        .Q(i_V_reg_208[17]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[18]),
        .Q(i_V_reg_208[18]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[19]),
        .Q(i_V_reg_208[19]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[1]),
        .Q(i_V_reg_208[1]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[20]),
        .Q(i_V_reg_208[20]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[21]),
        .Q(i_V_reg_208[21]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[22]),
        .Q(i_V_reg_208[22]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[23]),
        .Q(i_V_reg_208[23]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[24]),
        .Q(i_V_reg_208[24]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[25]),
        .Q(i_V_reg_208[25]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[26]),
        .Q(i_V_reg_208[26]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[27]),
        .Q(i_V_reg_208[27]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[28]),
        .Q(i_V_reg_208[28]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[29]),
        .Q(i_V_reg_208[29]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[2]),
        .Q(i_V_reg_208[2]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[30]),
        .Q(i_V_reg_208[30]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[31]),
        .Q(i_V_reg_208[31]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[3]),
        .Q(i_V_reg_208[3]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[4]),
        .Q(i_V_reg_208[4]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[5]),
        .Q(i_V_reg_208[5]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[6]),
        .Q(i_V_reg_208[6]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[7]),
        .Q(i_V_reg_208[7]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[8]),
        .Q(i_V_reg_208[8]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[9]),
        .Q(i_V_reg_208[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .I2(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__2 
       (.I0(shiftReg_ce),
        .I1(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I2(\mOutPtr_reg[0]_2 ),
        .O(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[2]_i_3 
       (.I0(Duplicate_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .O(\mOutPtr_reg[2] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \rows_V_reg_194[31]_i_1 
       (.I0(Q[0]),
        .I1(img_1_cols_V_c_empty_n),
        .I2(img_1_rows_V_c_empty_n),
        .I3(Duplicate_U0_ap_start),
        .O(Duplicate_U0_src_cols_V_read));
  FDRE \rows_V_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[0]),
        .Q(rows_V_reg_194[0]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[10] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[10]),
        .Q(rows_V_reg_194[10]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[11] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[11]),
        .Q(rows_V_reg_194[11]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[12] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[12]),
        .Q(rows_V_reg_194[12]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[13] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[13]),
        .Q(rows_V_reg_194[13]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[14] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[14]),
        .Q(rows_V_reg_194[14]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[15] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[15]),
        .Q(rows_V_reg_194[15]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[16] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[16]),
        .Q(rows_V_reg_194[16]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[17] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[17]),
        .Q(rows_V_reg_194[17]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[18] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[18]),
        .Q(rows_V_reg_194[18]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[19] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[19]),
        .Q(rows_V_reg_194[19]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[1] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[1]),
        .Q(rows_V_reg_194[1]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[20] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[20]),
        .Q(rows_V_reg_194[20]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[21] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[21]),
        .Q(rows_V_reg_194[21]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[22] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[22]),
        .Q(rows_V_reg_194[22]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[23] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[23]),
        .Q(rows_V_reg_194[23]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[24] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[24]),
        .Q(rows_V_reg_194[24]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[25] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[25]),
        .Q(rows_V_reg_194[25]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[26] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[26]),
        .Q(rows_V_reg_194[26]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[27] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[27]),
        .Q(rows_V_reg_194[27]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[28] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[28]),
        .Q(rows_V_reg_194[28]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[29] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[29]),
        .Q(rows_V_reg_194[29]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[2] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[2]),
        .Q(rows_V_reg_194[2]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[30] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[30]),
        .Q(rows_V_reg_194[30]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[31] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[31]),
        .Q(rows_V_reg_194[31]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[3] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[3]),
        .Q(rows_V_reg_194[3]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[4] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[4]),
        .Q(rows_V_reg_194[4]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[5] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[5]),
        .Q(rows_V_reg_194[5]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[6] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[6]),
        .Q(rows_V_reg_194[6]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[7] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[7]),
        .Q(rows_V_reg_194[7]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[8] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[8]),
        .Q(rows_V_reg_194[8]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[9] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[9]),
        .Q(rows_V_reg_194[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00F70000)) 
    \t_V_5_reg_161[0]_i_1 
       (.I0(exitcond_i_reg_2130),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(CO),
        .I4(Q[1]),
        .O(t_V_5_reg_161));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_5_reg_161[0]_i_2 
       (.I0(exitcond_i_reg_2130),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_5_reg_1610));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_5_reg_161[0]_i_4 
       (.I0(t_V_5_reg_161_reg[0]),
        .O(\t_V_5_reg_161[0]_i_4_n_0 ));
  FDRE \t_V_5_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[0]_i_3_n_7 ),
        .Q(t_V_5_reg_161_reg[0]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_5_reg_161_reg[0]_i_3_n_0 ,\t_V_5_reg_161_reg[0]_i_3_n_1 ,\t_V_5_reg_161_reg[0]_i_3_n_2 ,\t_V_5_reg_161_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_5_reg_161_reg[0]_i_3_n_4 ,\t_V_5_reg_161_reg[0]_i_3_n_5 ,\t_V_5_reg_161_reg[0]_i_3_n_6 ,\t_V_5_reg_161_reg[0]_i_3_n_7 }),
        .S({t_V_5_reg_161_reg[3:1],\t_V_5_reg_161[0]_i_4_n_0 }));
  FDRE \t_V_5_reg_161_reg[10] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[8]_i_1_n_5 ),
        .Q(t_V_5_reg_161_reg[10]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[11] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[8]_i_1_n_4 ),
        .Q(t_V_5_reg_161_reg[11]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[12] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[12]_i_1_n_7 ),
        .Q(t_V_5_reg_161_reg[12]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[12]_i_1 
       (.CI(\t_V_5_reg_161_reg[8]_i_1_n_0 ),
        .CO({\t_V_5_reg_161_reg[12]_i_1_n_0 ,\t_V_5_reg_161_reg[12]_i_1_n_1 ,\t_V_5_reg_161_reg[12]_i_1_n_2 ,\t_V_5_reg_161_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_161_reg[12]_i_1_n_4 ,\t_V_5_reg_161_reg[12]_i_1_n_5 ,\t_V_5_reg_161_reg[12]_i_1_n_6 ,\t_V_5_reg_161_reg[12]_i_1_n_7 }),
        .S(t_V_5_reg_161_reg[15:12]));
  FDRE \t_V_5_reg_161_reg[13] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[12]_i_1_n_6 ),
        .Q(t_V_5_reg_161_reg[13]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[14] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[12]_i_1_n_5 ),
        .Q(t_V_5_reg_161_reg[14]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[15] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[12]_i_1_n_4 ),
        .Q(t_V_5_reg_161_reg[15]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[16] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[16]_i_1_n_7 ),
        .Q(t_V_5_reg_161_reg[16]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[16]_i_1 
       (.CI(\t_V_5_reg_161_reg[12]_i_1_n_0 ),
        .CO({\t_V_5_reg_161_reg[16]_i_1_n_0 ,\t_V_5_reg_161_reg[16]_i_1_n_1 ,\t_V_5_reg_161_reg[16]_i_1_n_2 ,\t_V_5_reg_161_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_161_reg[16]_i_1_n_4 ,\t_V_5_reg_161_reg[16]_i_1_n_5 ,\t_V_5_reg_161_reg[16]_i_1_n_6 ,\t_V_5_reg_161_reg[16]_i_1_n_7 }),
        .S(t_V_5_reg_161_reg[19:16]));
  FDRE \t_V_5_reg_161_reg[17] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[16]_i_1_n_6 ),
        .Q(t_V_5_reg_161_reg[17]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[18] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[16]_i_1_n_5 ),
        .Q(t_V_5_reg_161_reg[18]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[19] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[16]_i_1_n_4 ),
        .Q(t_V_5_reg_161_reg[19]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[1] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[0]_i_3_n_6 ),
        .Q(t_V_5_reg_161_reg[1]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[20] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[20]_i_1_n_7 ),
        .Q(t_V_5_reg_161_reg[20]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[20]_i_1 
       (.CI(\t_V_5_reg_161_reg[16]_i_1_n_0 ),
        .CO({\t_V_5_reg_161_reg[20]_i_1_n_0 ,\t_V_5_reg_161_reg[20]_i_1_n_1 ,\t_V_5_reg_161_reg[20]_i_1_n_2 ,\t_V_5_reg_161_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_161_reg[20]_i_1_n_4 ,\t_V_5_reg_161_reg[20]_i_1_n_5 ,\t_V_5_reg_161_reg[20]_i_1_n_6 ,\t_V_5_reg_161_reg[20]_i_1_n_7 }),
        .S(t_V_5_reg_161_reg[23:20]));
  FDRE \t_V_5_reg_161_reg[21] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[20]_i_1_n_6 ),
        .Q(t_V_5_reg_161_reg[21]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[22] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[20]_i_1_n_5 ),
        .Q(t_V_5_reg_161_reg[22]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[23] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[20]_i_1_n_4 ),
        .Q(t_V_5_reg_161_reg[23]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[24] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[24]_i_1_n_7 ),
        .Q(t_V_5_reg_161_reg[24]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[24]_i_1 
       (.CI(\t_V_5_reg_161_reg[20]_i_1_n_0 ),
        .CO({\t_V_5_reg_161_reg[24]_i_1_n_0 ,\t_V_5_reg_161_reg[24]_i_1_n_1 ,\t_V_5_reg_161_reg[24]_i_1_n_2 ,\t_V_5_reg_161_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_161_reg[24]_i_1_n_4 ,\t_V_5_reg_161_reg[24]_i_1_n_5 ,\t_V_5_reg_161_reg[24]_i_1_n_6 ,\t_V_5_reg_161_reg[24]_i_1_n_7 }),
        .S(t_V_5_reg_161_reg[27:24]));
  FDRE \t_V_5_reg_161_reg[25] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[24]_i_1_n_6 ),
        .Q(t_V_5_reg_161_reg[25]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[26] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[24]_i_1_n_5 ),
        .Q(t_V_5_reg_161_reg[26]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[27] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[24]_i_1_n_4 ),
        .Q(t_V_5_reg_161_reg[27]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[28] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[28]_i_1_n_7 ),
        .Q(t_V_5_reg_161_reg[28]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[28]_i_1 
       (.CI(\t_V_5_reg_161_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_5_reg_161_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_5_reg_161_reg[28]_i_1_n_1 ,\t_V_5_reg_161_reg[28]_i_1_n_2 ,\t_V_5_reg_161_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_161_reg[28]_i_1_n_4 ,\t_V_5_reg_161_reg[28]_i_1_n_5 ,\t_V_5_reg_161_reg[28]_i_1_n_6 ,\t_V_5_reg_161_reg[28]_i_1_n_7 }),
        .S(t_V_5_reg_161_reg[31:28]));
  FDRE \t_V_5_reg_161_reg[29] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[28]_i_1_n_6 ),
        .Q(t_V_5_reg_161_reg[29]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[2] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[0]_i_3_n_5 ),
        .Q(t_V_5_reg_161_reg[2]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[30] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[28]_i_1_n_5 ),
        .Q(t_V_5_reg_161_reg[30]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[31] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[28]_i_1_n_4 ),
        .Q(t_V_5_reg_161_reg[31]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[3] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[0]_i_3_n_4 ),
        .Q(t_V_5_reg_161_reg[3]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[4] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[4]_i_1_n_7 ),
        .Q(t_V_5_reg_161_reg[4]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[4]_i_1 
       (.CI(\t_V_5_reg_161_reg[0]_i_3_n_0 ),
        .CO({\t_V_5_reg_161_reg[4]_i_1_n_0 ,\t_V_5_reg_161_reg[4]_i_1_n_1 ,\t_V_5_reg_161_reg[4]_i_1_n_2 ,\t_V_5_reg_161_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_161_reg[4]_i_1_n_4 ,\t_V_5_reg_161_reg[4]_i_1_n_5 ,\t_V_5_reg_161_reg[4]_i_1_n_6 ,\t_V_5_reg_161_reg[4]_i_1_n_7 }),
        .S(t_V_5_reg_161_reg[7:4]));
  FDRE \t_V_5_reg_161_reg[5] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[4]_i_1_n_6 ),
        .Q(t_V_5_reg_161_reg[5]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[6] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[4]_i_1_n_5 ),
        .Q(t_V_5_reg_161_reg[6]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[7] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[4]_i_1_n_4 ),
        .Q(t_V_5_reg_161_reg[7]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[8] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[8]_i_1_n_7 ),
        .Q(t_V_5_reg_161_reg[8]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[8]_i_1 
       (.CI(\t_V_5_reg_161_reg[4]_i_1_n_0 ),
        .CO({\t_V_5_reg_161_reg[8]_i_1_n_0 ,\t_V_5_reg_161_reg[8]_i_1_n_1 ,\t_V_5_reg_161_reg[8]_i_1_n_2 ,\t_V_5_reg_161_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_161_reg[8]_i_1_n_4 ,\t_V_5_reg_161_reg[8]_i_1_n_5 ,\t_V_5_reg_161_reg[8]_i_1_n_6 ,\t_V_5_reg_161_reg[8]_i_1_n_7 }),
        .S(t_V_5_reg_161_reg[11:8]));
  FDRE \t_V_5_reg_161_reg[9] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[8]_i_1_n_6 ),
        .Q(t_V_5_reg_161_reg[9]),
        .R(t_V_5_reg_161));
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_reg_150[31]_i_1 
       (.I0(Duplicate_U0_ap_start),
        .I1(img_1_rows_V_c_empty_n),
        .I2(img_1_cols_V_c_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state5),
        .O(t_V_reg_150));
  FDRE \t_V_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[0]),
        .Q(\t_V_reg_150_reg_n_0_[0] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[10]),
        .Q(\t_V_reg_150_reg_n_0_[10] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[11]),
        .Q(\t_V_reg_150_reg_n_0_[11] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[12]),
        .Q(\t_V_reg_150_reg_n_0_[12] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[13]),
        .Q(\t_V_reg_150_reg_n_0_[13] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[14]),
        .Q(\t_V_reg_150_reg_n_0_[14] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[15]),
        .Q(\t_V_reg_150_reg_n_0_[15] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[16]),
        .Q(\t_V_reg_150_reg_n_0_[16] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[17]),
        .Q(\t_V_reg_150_reg_n_0_[17] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[18]),
        .Q(\t_V_reg_150_reg_n_0_[18] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[19]),
        .Q(\t_V_reg_150_reg_n_0_[19] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[1]),
        .Q(\t_V_reg_150_reg_n_0_[1] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[20]),
        .Q(\t_V_reg_150_reg_n_0_[20] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[21]),
        .Q(\t_V_reg_150_reg_n_0_[21] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[22]),
        .Q(\t_V_reg_150_reg_n_0_[22] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[23]),
        .Q(\t_V_reg_150_reg_n_0_[23] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[24]),
        .Q(\t_V_reg_150_reg_n_0_[24] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[25]),
        .Q(\t_V_reg_150_reg_n_0_[25] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[26]),
        .Q(\t_V_reg_150_reg_n_0_[26] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[27]),
        .Q(\t_V_reg_150_reg_n_0_[27] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[28]),
        .Q(\t_V_reg_150_reg_n_0_[28] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[29]),
        .Q(\t_V_reg_150_reg_n_0_[29] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[2]),
        .Q(\t_V_reg_150_reg_n_0_[2] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[30]),
        .Q(\t_V_reg_150_reg_n_0_[30] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[31]),
        .Q(\t_V_reg_150_reg_n_0_[31] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[3]),
        .Q(\t_V_reg_150_reg_n_0_[3] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[4]),
        .Q(\t_V_reg_150_reg_n_0_[4] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[5]),
        .Q(\t_V_reg_150_reg_n_0_[5] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[6]),
        .Q(\t_V_reg_150_reg_n_0_[6] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[7]),
        .Q(\t_V_reg_150_reg_n_0_[7] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[8]),
        .Q(\t_V_reg_150_reg_n_0_[8] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[9]),
        .Q(\t_V_reg_150_reg_n_0_[9] ),
        .R(t_V_reg_150));
endmodule

(* ORIG_REF_NAME = "Mat2AXIvideo" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_Mat2AXIvideo
   (CO,
    output_r_TVALID,
    ap_done_reg_reg_0,
    ap_sync_done,
    Mat2AXIvideo_U0_img_cols_V_read,
    E,
    internal_empty_n4_out,
    \mOutPtr_reg[1] ,
    \ap_CS_fsm_reg[0]_0 ,
    internal_empty_n4_out_0,
    internal_full_n_reg,
    \mOutPtr_reg[3] ,
    AXI_video_strm_V_data_V_1_sel_wr036_out,
    internal_full_n_reg_0,
    output_r_TUSER,
    output_r_TLAST,
    output_r_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q,
    ap_done_reg,
    start_once_reg_reg,
    Mat2AXIvideo_U0_ap_start,
    img_original_1_rows_s_empty_n,
    img_original_1_cols_s_empty_n,
    shiftReg_ce,
    output_r_TREADY,
    img_original_1_data_s_empty_n,
    out,
    \int_rows_reg[31] ,
    D);
  output [0:0]CO;
  output output_r_TVALID;
  output ap_done_reg_reg_0;
  output ap_sync_done;
  output Mat2AXIvideo_U0_img_cols_V_read;
  output [0:0]E;
  output internal_empty_n4_out;
  output \mOutPtr_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output internal_empty_n4_out_0;
  output internal_full_n_reg;
  output [0:0]\mOutPtr_reg[3] ;
  output AXI_video_strm_V_data_V_1_sel_wr036_out;
  output internal_full_n_reg_0;
  output [0:0]output_r_TUSER;
  output [0:0]output_r_TLAST;
  output [7:0]output_r_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input ap_done_reg;
  input start_once_reg_reg;
  input Mat2AXIvideo_U0_ap_start;
  input img_original_1_rows_s_empty_n;
  input img_original_1_cols_s_empty_n;
  input shiftReg_ce;
  input output_r_TREADY;
  input img_original_1_data_s_empty_n;
  input [31:0]out;
  input [31:0]\int_rows_reg[31] ;
  input [7:0]D;

  wire AXI_video_strm_V_data_V_1_ack_in;
  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [7:0]AXI_video_strm_V_data_V_1_payload_A;
  wire [7:0]AXI_video_strm_V_data_V_1_payload_B;
  wire AXI_video_strm_V_data_V_1_sel;
  wire AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_1_sel_wr;
  wire AXI_video_strm_V_data_V_1_sel_wr036_out;
  wire AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_1_state;
  wire \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_1_state;
  wire \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_id_V_1_state;
  wire \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_keep_V_1_state;
  wire \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_last_V_1_ack_in;
  wire AXI_video_strm_V_last_V_1_payload_A;
  wire \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_payload_B;
  wire \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_sel;
  wire AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_1_sel_wr;
  wire AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_1_state;
  wire \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_strb_V_1_state;
  wire \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_user_V_1_ack_in;
  wire AXI_video_strm_V_user_V_1_payload_A;
  wire \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_payload_B;
  wire \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_sel;
  wire AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_1_sel_wr;
  wire AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_1_state;
  wire \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [0:0]Q;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_i_1__0_n_0;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_done;
  wire axi_last_V_fu_229_p2;
  wire axi_last_V_fu_229_p2_carry__0_i_1_n_0;
  wire axi_last_V_fu_229_p2_carry__0_i_2_n_0;
  wire axi_last_V_fu_229_p2_carry__0_i_3_n_0;
  wire axi_last_V_fu_229_p2_carry__0_i_4_n_0;
  wire axi_last_V_fu_229_p2_carry__0_n_0;
  wire axi_last_V_fu_229_p2_carry__0_n_1;
  wire axi_last_V_fu_229_p2_carry__0_n_2;
  wire axi_last_V_fu_229_p2_carry__0_n_3;
  wire axi_last_V_fu_229_p2_carry__1_i_1_n_0;
  wire axi_last_V_fu_229_p2_carry__1_i_2_n_0;
  wire axi_last_V_fu_229_p2_carry__1_i_3_n_0;
  wire axi_last_V_fu_229_p2_carry__1_n_2;
  wire axi_last_V_fu_229_p2_carry__1_n_3;
  wire axi_last_V_fu_229_p2_carry_i_1_n_0;
  wire axi_last_V_fu_229_p2_carry_i_2_n_0;
  wire axi_last_V_fu_229_p2_carry_i_3_n_0;
  wire axi_last_V_fu_229_p2_carry_i_4_n_0;
  wire axi_last_V_fu_229_p2_carry_n_0;
  wire axi_last_V_fu_229_p2_carry_n_1;
  wire axi_last_V_fu_229_p2_carry_n_2;
  wire axi_last_V_fu_229_p2_carry_n_3;
  wire axi_last_V_reg_283;
  wire \axi_last_V_reg_283[0]_i_1_n_0 ;
  wire [31:0]cols_V_reg_255;
  wire \exitcond4_i_fu_203_p2_inferred__0/i__carry__0_n_0 ;
  wire \exitcond4_i_fu_203_p2_inferred__0/i__carry__0_n_1 ;
  wire \exitcond4_i_fu_203_p2_inferred__0/i__carry__0_n_2 ;
  wire \exitcond4_i_fu_203_p2_inferred__0/i__carry__0_n_3 ;
  wire \exitcond4_i_fu_203_p2_inferred__0/i__carry__1_n_2 ;
  wire \exitcond4_i_fu_203_p2_inferred__0/i__carry__1_n_3 ;
  wire \exitcond4_i_fu_203_p2_inferred__0/i__carry_n_0 ;
  wire \exitcond4_i_fu_203_p2_inferred__0/i__carry_n_1 ;
  wire \exitcond4_i_fu_203_p2_inferred__0/i__carry_n_2 ;
  wire \exitcond4_i_fu_203_p2_inferred__0/i__carry_n_3 ;
  wire exitcond_i_fu_214_p2_carry__0_i_1_n_0;
  wire exitcond_i_fu_214_p2_carry__0_i_2_n_0;
  wire exitcond_i_fu_214_p2_carry__0_i_3_n_0;
  wire exitcond_i_fu_214_p2_carry__0_i_4_n_0;
  wire exitcond_i_fu_214_p2_carry__0_n_0;
  wire exitcond_i_fu_214_p2_carry__0_n_1;
  wire exitcond_i_fu_214_p2_carry__0_n_2;
  wire exitcond_i_fu_214_p2_carry__0_n_3;
  wire exitcond_i_fu_214_p2_carry__1_i_1_n_0;
  wire exitcond_i_fu_214_p2_carry__1_i_2_n_0;
  wire exitcond_i_fu_214_p2_carry__1_i_3_n_0;
  wire exitcond_i_fu_214_p2_carry__1_n_2;
  wire exitcond_i_fu_214_p2_carry__1_n_3;
  wire exitcond_i_fu_214_p2_carry_i_1_n_0;
  wire exitcond_i_fu_214_p2_carry_i_2_n_0;
  wire exitcond_i_fu_214_p2_carry_i_3_n_0;
  wire exitcond_i_fu_214_p2_carry_i_4_n_0;
  wire exitcond_i_fu_214_p2_carry_n_0;
  wire exitcond_i_fu_214_p2_carry_n_1;
  wire exitcond_i_fu_214_p2_carry_n_2;
  wire exitcond_i_fu_214_p2_carry_n_3;
  wire \exitcond_i_reg_274[0]_i_1_n_0 ;
  wire exitcond_i_reg_274_pp0_iter1_reg;
  wire \exitcond_i_reg_274_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_i_reg_274_reg_n_0_[0] ;
  wire [31:0]i_V_fu_208_p2;
  wire i_V_fu_208_p2_carry__0_n_0;
  wire i_V_fu_208_p2_carry__0_n_1;
  wire i_V_fu_208_p2_carry__0_n_2;
  wire i_V_fu_208_p2_carry__0_n_3;
  wire i_V_fu_208_p2_carry__1_n_0;
  wire i_V_fu_208_p2_carry__1_n_1;
  wire i_V_fu_208_p2_carry__1_n_2;
  wire i_V_fu_208_p2_carry__1_n_3;
  wire i_V_fu_208_p2_carry__2_n_0;
  wire i_V_fu_208_p2_carry__2_n_1;
  wire i_V_fu_208_p2_carry__2_n_2;
  wire i_V_fu_208_p2_carry__2_n_3;
  wire i_V_fu_208_p2_carry__3_n_0;
  wire i_V_fu_208_p2_carry__3_n_1;
  wire i_V_fu_208_p2_carry__3_n_2;
  wire i_V_fu_208_p2_carry__3_n_3;
  wire i_V_fu_208_p2_carry__4_n_0;
  wire i_V_fu_208_p2_carry__4_n_1;
  wire i_V_fu_208_p2_carry__4_n_2;
  wire i_V_fu_208_p2_carry__4_n_3;
  wire i_V_fu_208_p2_carry__5_n_0;
  wire i_V_fu_208_p2_carry__5_n_1;
  wire i_V_fu_208_p2_carry__5_n_2;
  wire i_V_fu_208_p2_carry__5_n_3;
  wire i_V_fu_208_p2_carry__6_n_2;
  wire i_V_fu_208_p2_carry__6_n_3;
  wire i_V_fu_208_p2_carry_n_0;
  wire i_V_fu_208_p2_carry_n_1;
  wire i_V_fu_208_p2_carry_n_2;
  wire i_V_fu_208_p2_carry_n_3;
  wire [31:0]i_V_reg_269;
  wire i_V_reg_2690;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_2__1_n_0;
  wire i__carry__1_i_3__1_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_4__1_n_0;
  wire img_original_1_cols_s_empty_n;
  wire img_original_1_data_s_empty_n;
  wire img_original_1_rows_s_empty_n;
  wire [31:0]\int_rows_reg[31] ;
  wire internal_empty_n4_out;
  wire internal_empty_n4_out_0;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire \mOutPtr_reg[1] ;
  wire [0:0]\mOutPtr_reg[3] ;
  wire [31:0]out;
  wire [7:0]output_r_TDATA;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire [0:0]output_r_TUSER;
  wire output_r_TVALID;
  wire [32:0]r_V_fu_192_p2;
  wire [32:0]r_V_reg_260;
  wire \r_V_reg_260[12]_i_2_n_0 ;
  wire \r_V_reg_260[12]_i_3_n_0 ;
  wire \r_V_reg_260[12]_i_4_n_0 ;
  wire \r_V_reg_260[12]_i_5_n_0 ;
  wire \r_V_reg_260[16]_i_2_n_0 ;
  wire \r_V_reg_260[16]_i_3_n_0 ;
  wire \r_V_reg_260[16]_i_4_n_0 ;
  wire \r_V_reg_260[16]_i_5_n_0 ;
  wire \r_V_reg_260[20]_i_2_n_0 ;
  wire \r_V_reg_260[20]_i_3_n_0 ;
  wire \r_V_reg_260[20]_i_4_n_0 ;
  wire \r_V_reg_260[20]_i_5_n_0 ;
  wire \r_V_reg_260[24]_i_2_n_0 ;
  wire \r_V_reg_260[24]_i_3_n_0 ;
  wire \r_V_reg_260[24]_i_4_n_0 ;
  wire \r_V_reg_260[24]_i_5_n_0 ;
  wire \r_V_reg_260[28]_i_2_n_0 ;
  wire \r_V_reg_260[28]_i_3_n_0 ;
  wire \r_V_reg_260[28]_i_4_n_0 ;
  wire \r_V_reg_260[28]_i_5_n_0 ;
  wire \r_V_reg_260[32]_i_2_n_0 ;
  wire \r_V_reg_260[32]_i_3_n_0 ;
  wire \r_V_reg_260[32]_i_4_n_0 ;
  wire \r_V_reg_260[4]_i_2_n_0 ;
  wire \r_V_reg_260[4]_i_3_n_0 ;
  wire \r_V_reg_260[4]_i_4_n_0 ;
  wire \r_V_reg_260[4]_i_5_n_0 ;
  wire \r_V_reg_260[8]_i_2_n_0 ;
  wire \r_V_reg_260[8]_i_3_n_0 ;
  wire \r_V_reg_260[8]_i_4_n_0 ;
  wire \r_V_reg_260[8]_i_5_n_0 ;
  wire \r_V_reg_260_reg[12]_i_1_n_0 ;
  wire \r_V_reg_260_reg[12]_i_1_n_1 ;
  wire \r_V_reg_260_reg[12]_i_1_n_2 ;
  wire \r_V_reg_260_reg[12]_i_1_n_3 ;
  wire \r_V_reg_260_reg[16]_i_1_n_0 ;
  wire \r_V_reg_260_reg[16]_i_1_n_1 ;
  wire \r_V_reg_260_reg[16]_i_1_n_2 ;
  wire \r_V_reg_260_reg[16]_i_1_n_3 ;
  wire \r_V_reg_260_reg[20]_i_1_n_0 ;
  wire \r_V_reg_260_reg[20]_i_1_n_1 ;
  wire \r_V_reg_260_reg[20]_i_1_n_2 ;
  wire \r_V_reg_260_reg[20]_i_1_n_3 ;
  wire \r_V_reg_260_reg[24]_i_1_n_0 ;
  wire \r_V_reg_260_reg[24]_i_1_n_1 ;
  wire \r_V_reg_260_reg[24]_i_1_n_2 ;
  wire \r_V_reg_260_reg[24]_i_1_n_3 ;
  wire \r_V_reg_260_reg[28]_i_1_n_0 ;
  wire \r_V_reg_260_reg[28]_i_1_n_1 ;
  wire \r_V_reg_260_reg[28]_i_1_n_2 ;
  wire \r_V_reg_260_reg[28]_i_1_n_3 ;
  wire \r_V_reg_260_reg[32]_i_1_n_1 ;
  wire \r_V_reg_260_reg[32]_i_1_n_2 ;
  wire \r_V_reg_260_reg[32]_i_1_n_3 ;
  wire \r_V_reg_260_reg[4]_i_1_n_0 ;
  wire \r_V_reg_260_reg[4]_i_1_n_1 ;
  wire \r_V_reg_260_reg[4]_i_1_n_2 ;
  wire \r_V_reg_260_reg[4]_i_1_n_3 ;
  wire \r_V_reg_260_reg[8]_i_1_n_0 ;
  wire \r_V_reg_260_reg[8]_i_1_n_1 ;
  wire \r_V_reg_260_reg[8]_i_1_n_2 ;
  wire \r_V_reg_260_reg[8]_i_1_n_3 ;
  wire [31:0]rows_V_reg_250;
  wire shiftReg_ce;
  wire start_once_reg_reg;
  wire t_V_4_reg_177;
  wire t_V_4_reg_1770;
  wire \t_V_4_reg_177[0]_i_4_n_0 ;
  wire [31:0]t_V_4_reg_177_reg;
  wire \t_V_4_reg_177_reg[0]_i_3_n_0 ;
  wire \t_V_4_reg_177_reg[0]_i_3_n_1 ;
  wire \t_V_4_reg_177_reg[0]_i_3_n_2 ;
  wire \t_V_4_reg_177_reg[0]_i_3_n_3 ;
  wire \t_V_4_reg_177_reg[0]_i_3_n_4 ;
  wire \t_V_4_reg_177_reg[0]_i_3_n_5 ;
  wire \t_V_4_reg_177_reg[0]_i_3_n_6 ;
  wire \t_V_4_reg_177_reg[0]_i_3_n_7 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_0 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_1 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_2 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_3 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_4 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_5 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_6 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_7 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_0 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_1 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_2 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_3 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_4 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_5 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_6 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_7 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_0 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_1 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_2 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_3 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_4 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_5 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_6 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_7 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_0 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_1 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_2 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_3 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_4 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_5 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_6 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_7 ;
  wire \t_V_4_reg_177_reg[28]_i_1_n_1 ;
  wire \t_V_4_reg_177_reg[28]_i_1_n_2 ;
  wire \t_V_4_reg_177_reg[28]_i_1_n_3 ;
  wire \t_V_4_reg_177_reg[28]_i_1_n_4 ;
  wire \t_V_4_reg_177_reg[28]_i_1_n_5 ;
  wire \t_V_4_reg_177_reg[28]_i_1_n_6 ;
  wire \t_V_4_reg_177_reg[28]_i_1_n_7 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_0 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_1 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_2 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_3 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_4 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_5 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_6 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_7 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_0 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_1 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_2 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_3 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_4 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_5 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_6 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_7 ;
  wire t_V_reg_166;
  wire \t_V_reg_166_reg_n_0_[0] ;
  wire \t_V_reg_166_reg_n_0_[10] ;
  wire \t_V_reg_166_reg_n_0_[11] ;
  wire \t_V_reg_166_reg_n_0_[12] ;
  wire \t_V_reg_166_reg_n_0_[13] ;
  wire \t_V_reg_166_reg_n_0_[14] ;
  wire \t_V_reg_166_reg_n_0_[15] ;
  wire \t_V_reg_166_reg_n_0_[16] ;
  wire \t_V_reg_166_reg_n_0_[17] ;
  wire \t_V_reg_166_reg_n_0_[18] ;
  wire \t_V_reg_166_reg_n_0_[19] ;
  wire \t_V_reg_166_reg_n_0_[1] ;
  wire \t_V_reg_166_reg_n_0_[20] ;
  wire \t_V_reg_166_reg_n_0_[21] ;
  wire \t_V_reg_166_reg_n_0_[22] ;
  wire \t_V_reg_166_reg_n_0_[23] ;
  wire \t_V_reg_166_reg_n_0_[24] ;
  wire \t_V_reg_166_reg_n_0_[25] ;
  wire \t_V_reg_166_reg_n_0_[26] ;
  wire \t_V_reg_166_reg_n_0_[27] ;
  wire \t_V_reg_166_reg_n_0_[28] ;
  wire \t_V_reg_166_reg_n_0_[29] ;
  wire \t_V_reg_166_reg_n_0_[2] ;
  wire \t_V_reg_166_reg_n_0_[30] ;
  wire \t_V_reg_166_reg_n_0_[31] ;
  wire \t_V_reg_166_reg_n_0_[3] ;
  wire \t_V_reg_166_reg_n_0_[4] ;
  wire \t_V_reg_166_reg_n_0_[5] ;
  wire \t_V_reg_166_reg_n_0_[6] ;
  wire \t_V_reg_166_reg_n_0_[7] ;
  wire \t_V_reg_166_reg_n_0_[8] ;
  wire \t_V_reg_166_reg_n_0_[9] ;
  wire tmp_user_V_fu_114;
  wire \tmp_user_V_fu_114[0]_i_1_n_0 ;
  wire [3:0]NLW_axi_last_V_fu_229_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_axi_last_V_fu_229_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_axi_last_V_fu_229_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_axi_last_V_fu_229_p2_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_exitcond4_i_fu_203_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond4_i_fu_203_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond4_i_fu_203_p2_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond4_i_fu_203_p2_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]NLW_exitcond_i_fu_214_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_214_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond_i_fu_214_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_214_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_i_V_fu_208_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_i_V_fu_208_p2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_r_V_reg_260_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_V_4_reg_177_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h45)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_1_load_A));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \AXI_video_strm_V_data_V_1_payload_B[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_1_load_B));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_rd_i_1
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(output_r_TREADY),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    AXI_video_strm_V_data_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \AXI_video_strm_V_data_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(output_r_TREADY),
        .I3(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_1 
       (.I0(output_r_TREADY),
        .I1(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_state),
        .Q(AXI_video_strm_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I1(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I2(output_r_TVALID),
        .I3(output_r_TREADY),
        .O(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_2 
       (.I0(\exitcond_i_reg_274_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .O(AXI_video_strm_V_data_V_1_sel_wr036_out));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \AXI_video_strm_V_dest_V_1_state[1]_i_1 
       (.I0(output_r_TVALID),
        .I1(output_r_TREADY),
        .I2(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I3(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(output_r_TVALID),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_1_state),
        .Q(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \AXI_video_strm_V_id_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I2(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I3(output_r_TREADY),
        .O(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \AXI_video_strm_V_id_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I1(output_r_TREADY),
        .I2(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_id_V_1_state),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \AXI_video_strm_V_keep_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I1(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I2(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I3(output_r_TREADY),
        .O(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \AXI_video_strm_V_keep_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I1(output_r_TREADY),
        .I2(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_keep_V_1_state),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_last_V_1_payload_A[0]_i_1 
       (.I0(axi_last_V_reg_283),
        .I1(AXI_video_strm_V_last_V_1_sel_wr),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_1_payload_A),
        .O(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_last_V_1_payload_B[0]_i_1 
       (.I0(axi_last_V_reg_283),
        .I1(AXI_video_strm_V_last_V_1_sel_wr),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_1_payload_B),
        .O(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_rd_i_1
       (.I0(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I1(output_r_TREADY),
        .I2(AXI_video_strm_V_last_V_1_sel),
        .O(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(AXI_video_strm_V_last_V_1_sel_wr),
        .O(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \AXI_video_strm_V_last_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(output_r_TREADY),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_last_V_1_state[1]_i_1 
       (.I0(output_r_TREADY),
        .I1(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_state),
        .Q(AXI_video_strm_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \AXI_video_strm_V_strb_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I1(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I2(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I3(output_r_TREADY),
        .O(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \AXI_video_strm_V_strb_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I1(output_r_TREADY),
        .I2(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_strb_V_1_state),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_114),
        .I1(AXI_video_strm_V_user_V_1_sel_wr),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_1_payload_A),
        .O(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_114),
        .I1(AXI_video_strm_V_user_V_1_sel_wr),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_1_payload_B),
        .O(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_rd_i_1
       (.I0(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I1(output_r_TREADY),
        .I2(AXI_video_strm_V_user_V_1_sel),
        .O(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(AXI_video_strm_V_user_V_1_sel_wr),
        .O(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \AXI_video_strm_V_user_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I1(output_r_TREADY),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_user_V_1_state[1]_i_1 
       (.I0(output_r_TREADY),
        .I1(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_state),
        .Q(AXI_video_strm_V_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBFFFAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm[0]_i_2_n_0 ),
        .I1(img_original_1_rows_s_empty_n),
        .I2(img_original_1_cols_s_empty_n),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(ap_done_reg_0),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(CO),
        .I1(ap_done_reg_reg_0),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_done_reg_reg_0),
        .I1(ap_CS_fsm_state2),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(ap_CS_fsm_state6),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I3(ap_CS_fsm_state2),
        .I4(\ap_CS_fsm[1]_i_3_n_0 ),
        .O(ap_done_reg_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(AXI_video_strm_V_user_V_1_ack_in),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[2]_i_3_n_0 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(CO),
        .I1(ap_done_reg_reg_0),
        .O(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'hFF07FFFF)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_block_pp0_stage0_subdone2_in),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0808080008000800)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFBF3FBF3FB00FBF3)) 
    \ap_CS_fsm[3]_i_2__3 
       (.I0(img_original_1_data_s_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_274_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_data_V_1_ack_in),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(exitcond_i_reg_274_pp0_iter1_reg),
        .O(ap_block_pp0_stage0_subdone2_in));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h000000000000AA08)) 
    ap_done_reg_i_1__0
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_done_reg_reg_0),
        .I3(ap_done_reg_0),
        .I4(Q),
        .I5(ap_done_reg),
        .O(ap_done_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__0_n_0),
        .Q(ap_done_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F007F007F000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm1),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40CC4000)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC044C000)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_NS_fsm1),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  CARRY4 axi_last_V_fu_229_p2_carry
       (.CI(1'b0),
        .CO({axi_last_V_fu_229_p2_carry_n_0,axi_last_V_fu_229_p2_carry_n_1,axi_last_V_fu_229_p2_carry_n_2,axi_last_V_fu_229_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_229_p2_carry_O_UNCONNECTED[3:0]),
        .S({axi_last_V_fu_229_p2_carry_i_1_n_0,axi_last_V_fu_229_p2_carry_i_2_n_0,axi_last_V_fu_229_p2_carry_i_3_n_0,axi_last_V_fu_229_p2_carry_i_4_n_0}));
  CARRY4 axi_last_V_fu_229_p2_carry__0
       (.CI(axi_last_V_fu_229_p2_carry_n_0),
        .CO({axi_last_V_fu_229_p2_carry__0_n_0,axi_last_V_fu_229_p2_carry__0_n_1,axi_last_V_fu_229_p2_carry__0_n_2,axi_last_V_fu_229_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_229_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({axi_last_V_fu_229_p2_carry__0_i_1_n_0,axi_last_V_fu_229_p2_carry__0_i_2_n_0,axi_last_V_fu_229_p2_carry__0_i_3_n_0,axi_last_V_fu_229_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_229_p2_carry__0_i_1
       (.I0(r_V_reg_260[23]),
        .I1(t_V_4_reg_177_reg[23]),
        .I2(t_V_4_reg_177_reg[21]),
        .I3(r_V_reg_260[21]),
        .I4(t_V_4_reg_177_reg[22]),
        .I5(r_V_reg_260[22]),
        .O(axi_last_V_fu_229_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_229_p2_carry__0_i_2
       (.I0(r_V_reg_260[20]),
        .I1(t_V_4_reg_177_reg[20]),
        .I2(t_V_4_reg_177_reg[18]),
        .I3(r_V_reg_260[18]),
        .I4(t_V_4_reg_177_reg[19]),
        .I5(r_V_reg_260[19]),
        .O(axi_last_V_fu_229_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_229_p2_carry__0_i_3
       (.I0(r_V_reg_260[17]),
        .I1(t_V_4_reg_177_reg[17]),
        .I2(t_V_4_reg_177_reg[15]),
        .I3(r_V_reg_260[15]),
        .I4(t_V_4_reg_177_reg[16]),
        .I5(r_V_reg_260[16]),
        .O(axi_last_V_fu_229_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_229_p2_carry__0_i_4
       (.I0(t_V_4_reg_177_reg[12]),
        .I1(r_V_reg_260[12]),
        .I2(t_V_4_reg_177_reg[13]),
        .I3(r_V_reg_260[13]),
        .I4(r_V_reg_260[14]),
        .I5(t_V_4_reg_177_reg[14]),
        .O(axi_last_V_fu_229_p2_carry__0_i_4_n_0));
  CARRY4 axi_last_V_fu_229_p2_carry__1
       (.CI(axi_last_V_fu_229_p2_carry__0_n_0),
        .CO({NLW_axi_last_V_fu_229_p2_carry__1_CO_UNCONNECTED[3],axi_last_V_fu_229_p2,axi_last_V_fu_229_p2_carry__1_n_2,axi_last_V_fu_229_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_229_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,axi_last_V_fu_229_p2_carry__1_i_1_n_0,axi_last_V_fu_229_p2_carry__1_i_2_n_0,axi_last_V_fu_229_p2_carry__1_i_3_n_0}));
  LUT5 #(
    .INIT(32'h09000009)) 
    axi_last_V_fu_229_p2_carry__1_i_1
       (.I0(t_V_4_reg_177_reg[31]),
        .I1(r_V_reg_260[31]),
        .I2(r_V_reg_260[32]),
        .I3(r_V_reg_260[30]),
        .I4(t_V_4_reg_177_reg[30]),
        .O(axi_last_V_fu_229_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_229_p2_carry__1_i_2
       (.I0(t_V_4_reg_177_reg[28]),
        .I1(r_V_reg_260[28]),
        .I2(t_V_4_reg_177_reg[27]),
        .I3(r_V_reg_260[27]),
        .I4(r_V_reg_260[29]),
        .I5(t_V_4_reg_177_reg[29]),
        .O(axi_last_V_fu_229_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_229_p2_carry__1_i_3
       (.I0(t_V_4_reg_177_reg[26]),
        .I1(r_V_reg_260[26]),
        .I2(t_V_4_reg_177_reg[24]),
        .I3(r_V_reg_260[24]),
        .I4(r_V_reg_260[25]),
        .I5(t_V_4_reg_177_reg[25]),
        .O(axi_last_V_fu_229_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_229_p2_carry_i_1
       (.I0(r_V_reg_260[11]),
        .I1(t_V_4_reg_177_reg[11]),
        .I2(t_V_4_reg_177_reg[9]),
        .I3(r_V_reg_260[9]),
        .I4(t_V_4_reg_177_reg[10]),
        .I5(r_V_reg_260[10]),
        .O(axi_last_V_fu_229_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_229_p2_carry_i_2
       (.I0(r_V_reg_260[8]),
        .I1(t_V_4_reg_177_reg[8]),
        .I2(t_V_4_reg_177_reg[7]),
        .I3(r_V_reg_260[7]),
        .I4(t_V_4_reg_177_reg[6]),
        .I5(r_V_reg_260[6]),
        .O(axi_last_V_fu_229_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_229_p2_carry_i_3
       (.I0(r_V_reg_260[5]),
        .I1(t_V_4_reg_177_reg[5]),
        .I2(t_V_4_reg_177_reg[3]),
        .I3(r_V_reg_260[3]),
        .I4(t_V_4_reg_177_reg[4]),
        .I5(r_V_reg_260[4]),
        .O(axi_last_V_fu_229_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_229_p2_carry_i_4
       (.I0(r_V_reg_260[1]),
        .I1(t_V_4_reg_177_reg[1]),
        .I2(t_V_4_reg_177_reg[2]),
        .I3(r_V_reg_260[2]),
        .I4(t_V_4_reg_177_reg[0]),
        .I5(r_V_reg_260[0]),
        .O(axi_last_V_fu_229_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_last_V_reg_283[0]_i_1 
       (.I0(axi_last_V_fu_229_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(axi_last_V_reg_283),
        .O(\axi_last_V_reg_283[0]_i_1_n_0 ));
  FDRE \axi_last_V_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_283[0]_i_1_n_0 ),
        .Q(axi_last_V_reg_283),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \cols_V_reg_255[31]_i_1 
       (.I0(img_original_1_rows_s_empty_n),
        .I1(img_original_1_cols_s_empty_n),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(ap_done_reg_0),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \cols_V_reg_255_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[0]),
        .Q(cols_V_reg_255[0]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[10]),
        .Q(cols_V_reg_255[10]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[11]),
        .Q(cols_V_reg_255[11]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[12]),
        .Q(cols_V_reg_255[12]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[13]),
        .Q(cols_V_reg_255[13]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[14]),
        .Q(cols_V_reg_255[14]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[15]),
        .Q(cols_V_reg_255[15]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[16]),
        .Q(cols_V_reg_255[16]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[17]),
        .Q(cols_V_reg_255[17]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[18]),
        .Q(cols_V_reg_255[18]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[19]),
        .Q(cols_V_reg_255[19]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[1]),
        .Q(cols_V_reg_255[1]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[20]),
        .Q(cols_V_reg_255[20]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[21]),
        .Q(cols_V_reg_255[21]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[22]),
        .Q(cols_V_reg_255[22]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[23]),
        .Q(cols_V_reg_255[23]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[24]),
        .Q(cols_V_reg_255[24]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[25]),
        .Q(cols_V_reg_255[25]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[26]),
        .Q(cols_V_reg_255[26]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[27]),
        .Q(cols_V_reg_255[27]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[28]),
        .Q(cols_V_reg_255[28]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[29]),
        .Q(cols_V_reg_255[29]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[2]),
        .Q(cols_V_reg_255[2]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[30]),
        .Q(cols_V_reg_255[30]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[31]),
        .Q(cols_V_reg_255[31]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[3]),
        .Q(cols_V_reg_255[3]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[4]),
        .Q(cols_V_reg_255[4]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[5]),
        .Q(cols_V_reg_255[5]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[6]),
        .Q(cols_V_reg_255[6]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[7]),
        .Q(cols_V_reg_255[7]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[8]),
        .Q(cols_V_reg_255[8]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[9]),
        .Q(cols_V_reg_255[9]),
        .R(1'b0));
  CARRY4 \exitcond4_i_fu_203_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\exitcond4_i_fu_203_p2_inferred__0/i__carry_n_0 ,\exitcond4_i_fu_203_p2_inferred__0/i__carry_n_1 ,\exitcond4_i_fu_203_p2_inferred__0/i__carry_n_2 ,\exitcond4_i_fu_203_p2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond4_i_fu_203_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}));
  CARRY4 \exitcond4_i_fu_203_p2_inferred__0/i__carry__0 
       (.CI(\exitcond4_i_fu_203_p2_inferred__0/i__carry_n_0 ),
        .CO({\exitcond4_i_fu_203_p2_inferred__0/i__carry__0_n_0 ,\exitcond4_i_fu_203_p2_inferred__0/i__carry__0_n_1 ,\exitcond4_i_fu_203_p2_inferred__0/i__carry__0_n_2 ,\exitcond4_i_fu_203_p2_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond4_i_fu_203_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__1_n_0}));
  CARRY4 \exitcond4_i_fu_203_p2_inferred__0/i__carry__1 
       (.CI(\exitcond4_i_fu_203_p2_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_exitcond4_i_fu_203_p2_inferred__0/i__carry__1_CO_UNCONNECTED [3],CO,\exitcond4_i_fu_203_p2_inferred__0/i__carry__1_n_2 ,\exitcond4_i_fu_203_p2_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond4_i_fu_203_p2_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1__1_n_0,i__carry__1_i_2__1_n_0,i__carry__1_i_3__1_n_0}));
  CARRY4 exitcond_i_fu_214_p2_carry
       (.CI(1'b0),
        .CO({exitcond_i_fu_214_p2_carry_n_0,exitcond_i_fu_214_p2_carry_n_1,exitcond_i_fu_214_p2_carry_n_2,exitcond_i_fu_214_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_214_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_214_p2_carry_i_1_n_0,exitcond_i_fu_214_p2_carry_i_2_n_0,exitcond_i_fu_214_p2_carry_i_3_n_0,exitcond_i_fu_214_p2_carry_i_4_n_0}));
  CARRY4 exitcond_i_fu_214_p2_carry__0
       (.CI(exitcond_i_fu_214_p2_carry_n_0),
        .CO({exitcond_i_fu_214_p2_carry__0_n_0,exitcond_i_fu_214_p2_carry__0_n_1,exitcond_i_fu_214_p2_carry__0_n_2,exitcond_i_fu_214_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_214_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_214_p2_carry__0_i_1_n_0,exitcond_i_fu_214_p2_carry__0_i_2_n_0,exitcond_i_fu_214_p2_carry__0_i_3_n_0,exitcond_i_fu_214_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_214_p2_carry__0_i_1
       (.I0(cols_V_reg_255[23]),
        .I1(t_V_4_reg_177_reg[23]),
        .I2(t_V_4_reg_177_reg[21]),
        .I3(cols_V_reg_255[21]),
        .I4(t_V_4_reg_177_reg[22]),
        .I5(cols_V_reg_255[22]),
        .O(exitcond_i_fu_214_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_214_p2_carry__0_i_2
       (.I0(cols_V_reg_255[20]),
        .I1(t_V_4_reg_177_reg[20]),
        .I2(t_V_4_reg_177_reg[18]),
        .I3(cols_V_reg_255[18]),
        .I4(t_V_4_reg_177_reg[19]),
        .I5(cols_V_reg_255[19]),
        .O(exitcond_i_fu_214_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_214_p2_carry__0_i_3
       (.I0(cols_V_reg_255[17]),
        .I1(t_V_4_reg_177_reg[17]),
        .I2(t_V_4_reg_177_reg[15]),
        .I3(cols_V_reg_255[15]),
        .I4(t_V_4_reg_177_reg[16]),
        .I5(cols_V_reg_255[16]),
        .O(exitcond_i_fu_214_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_214_p2_carry__0_i_4
       (.I0(t_V_4_reg_177_reg[14]),
        .I1(cols_V_reg_255[14]),
        .I2(t_V_4_reg_177_reg[12]),
        .I3(cols_V_reg_255[12]),
        .I4(cols_V_reg_255[13]),
        .I5(t_V_4_reg_177_reg[13]),
        .O(exitcond_i_fu_214_p2_carry__0_i_4_n_0));
  CARRY4 exitcond_i_fu_214_p2_carry__1
       (.CI(exitcond_i_fu_214_p2_carry__0_n_0),
        .CO({NLW_exitcond_i_fu_214_p2_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state3,exitcond_i_fu_214_p2_carry__1_n_2,exitcond_i_fu_214_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_214_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond_i_fu_214_p2_carry__1_i_1_n_0,exitcond_i_fu_214_p2_carry__1_i_2_n_0,exitcond_i_fu_214_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond_i_fu_214_p2_carry__1_i_1
       (.I0(cols_V_reg_255[31]),
        .I1(t_V_4_reg_177_reg[31]),
        .I2(cols_V_reg_255[30]),
        .I3(t_V_4_reg_177_reg[30]),
        .O(exitcond_i_fu_214_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_214_p2_carry__1_i_2
       (.I0(t_V_4_reg_177_reg[29]),
        .I1(cols_V_reg_255[29]),
        .I2(t_V_4_reg_177_reg[27]),
        .I3(cols_V_reg_255[27]),
        .I4(cols_V_reg_255[28]),
        .I5(t_V_4_reg_177_reg[28]),
        .O(exitcond_i_fu_214_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_214_p2_carry__1_i_3
       (.I0(t_V_4_reg_177_reg[24]),
        .I1(cols_V_reg_255[24]),
        .I2(t_V_4_reg_177_reg[25]),
        .I3(cols_V_reg_255[25]),
        .I4(cols_V_reg_255[26]),
        .I5(t_V_4_reg_177_reg[26]),
        .O(exitcond_i_fu_214_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_214_p2_carry_i_1
       (.I0(cols_V_reg_255[11]),
        .I1(t_V_4_reg_177_reg[11]),
        .I2(t_V_4_reg_177_reg[9]),
        .I3(cols_V_reg_255[9]),
        .I4(t_V_4_reg_177_reg[10]),
        .I5(cols_V_reg_255[10]),
        .O(exitcond_i_fu_214_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_214_p2_carry_i_2
       (.I0(cols_V_reg_255[8]),
        .I1(t_V_4_reg_177_reg[8]),
        .I2(t_V_4_reg_177_reg[6]),
        .I3(cols_V_reg_255[6]),
        .I4(t_V_4_reg_177_reg[7]),
        .I5(cols_V_reg_255[7]),
        .O(exitcond_i_fu_214_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_214_p2_carry_i_3
       (.I0(cols_V_reg_255[5]),
        .I1(t_V_4_reg_177_reg[5]),
        .I2(t_V_4_reg_177_reg[3]),
        .I3(cols_V_reg_255[3]),
        .I4(t_V_4_reg_177_reg[4]),
        .I5(cols_V_reg_255[4]),
        .O(exitcond_i_fu_214_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_214_p2_carry_i_4
       (.I0(cols_V_reg_255[1]),
        .I1(t_V_4_reg_177_reg[1]),
        .I2(t_V_4_reg_177_reg[2]),
        .I3(cols_V_reg_255[2]),
        .I4(t_V_4_reg_177_reg[0]),
        .I5(cols_V_reg_255[0]),
        .O(exitcond_i_fu_214_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \exitcond_i_reg_274[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_reg_274_reg_n_0_[0] ),
        .O(\exitcond_i_reg_274[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \exitcond_i_reg_274_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_i_reg_274_reg_n_0_[0] ),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(exitcond_i_reg_274_pp0_iter1_reg),
        .O(\exitcond_i_reg_274_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_274_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_274_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_i_reg_274_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_i_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_274[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_274_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 i_V_fu_208_p2_carry
       (.CI(1'b0),
        .CO({i_V_fu_208_p2_carry_n_0,i_V_fu_208_p2_carry_n_1,i_V_fu_208_p2_carry_n_2,i_V_fu_208_p2_carry_n_3}),
        .CYINIT(\t_V_reg_166_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_208_p2[4:1]),
        .S({\t_V_reg_166_reg_n_0_[4] ,\t_V_reg_166_reg_n_0_[3] ,\t_V_reg_166_reg_n_0_[2] ,\t_V_reg_166_reg_n_0_[1] }));
  CARRY4 i_V_fu_208_p2_carry__0
       (.CI(i_V_fu_208_p2_carry_n_0),
        .CO({i_V_fu_208_p2_carry__0_n_0,i_V_fu_208_p2_carry__0_n_1,i_V_fu_208_p2_carry__0_n_2,i_V_fu_208_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_208_p2[8:5]),
        .S({\t_V_reg_166_reg_n_0_[8] ,\t_V_reg_166_reg_n_0_[7] ,\t_V_reg_166_reg_n_0_[6] ,\t_V_reg_166_reg_n_0_[5] }));
  CARRY4 i_V_fu_208_p2_carry__1
       (.CI(i_V_fu_208_p2_carry__0_n_0),
        .CO({i_V_fu_208_p2_carry__1_n_0,i_V_fu_208_p2_carry__1_n_1,i_V_fu_208_p2_carry__1_n_2,i_V_fu_208_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_208_p2[12:9]),
        .S({\t_V_reg_166_reg_n_0_[12] ,\t_V_reg_166_reg_n_0_[11] ,\t_V_reg_166_reg_n_0_[10] ,\t_V_reg_166_reg_n_0_[9] }));
  CARRY4 i_V_fu_208_p2_carry__2
       (.CI(i_V_fu_208_p2_carry__1_n_0),
        .CO({i_V_fu_208_p2_carry__2_n_0,i_V_fu_208_p2_carry__2_n_1,i_V_fu_208_p2_carry__2_n_2,i_V_fu_208_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_208_p2[16:13]),
        .S({\t_V_reg_166_reg_n_0_[16] ,\t_V_reg_166_reg_n_0_[15] ,\t_V_reg_166_reg_n_0_[14] ,\t_V_reg_166_reg_n_0_[13] }));
  CARRY4 i_V_fu_208_p2_carry__3
       (.CI(i_V_fu_208_p2_carry__2_n_0),
        .CO({i_V_fu_208_p2_carry__3_n_0,i_V_fu_208_p2_carry__3_n_1,i_V_fu_208_p2_carry__3_n_2,i_V_fu_208_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_208_p2[20:17]),
        .S({\t_V_reg_166_reg_n_0_[20] ,\t_V_reg_166_reg_n_0_[19] ,\t_V_reg_166_reg_n_0_[18] ,\t_V_reg_166_reg_n_0_[17] }));
  CARRY4 i_V_fu_208_p2_carry__4
       (.CI(i_V_fu_208_p2_carry__3_n_0),
        .CO({i_V_fu_208_p2_carry__4_n_0,i_V_fu_208_p2_carry__4_n_1,i_V_fu_208_p2_carry__4_n_2,i_V_fu_208_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_208_p2[24:21]),
        .S({\t_V_reg_166_reg_n_0_[24] ,\t_V_reg_166_reg_n_0_[23] ,\t_V_reg_166_reg_n_0_[22] ,\t_V_reg_166_reg_n_0_[21] }));
  CARRY4 i_V_fu_208_p2_carry__5
       (.CI(i_V_fu_208_p2_carry__4_n_0),
        .CO({i_V_fu_208_p2_carry__5_n_0,i_V_fu_208_p2_carry__5_n_1,i_V_fu_208_p2_carry__5_n_2,i_V_fu_208_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_208_p2[28:25]),
        .S({\t_V_reg_166_reg_n_0_[28] ,\t_V_reg_166_reg_n_0_[27] ,\t_V_reg_166_reg_n_0_[26] ,\t_V_reg_166_reg_n_0_[25] }));
  CARRY4 i_V_fu_208_p2_carry__6
       (.CI(i_V_fu_208_p2_carry__5_n_0),
        .CO({NLW_i_V_fu_208_p2_carry__6_CO_UNCONNECTED[3:2],i_V_fu_208_p2_carry__6_n_2,i_V_fu_208_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_V_fu_208_p2_carry__6_O_UNCONNECTED[3],i_V_fu_208_p2[31:29]}),
        .S({1'b0,\t_V_reg_166_reg_n_0_[31] ,\t_V_reg_166_reg_n_0_[30] ,\t_V_reg_166_reg_n_0_[29] }));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_269[0]_i_1 
       (.I0(\t_V_reg_166_reg_n_0_[0] ),
        .O(i_V_fu_208_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_269[31]_i_1 
       (.I0(ap_done_reg_reg_0),
        .O(i_V_reg_2690));
  FDRE \i_V_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[0]),
        .Q(i_V_reg_269[0]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[10] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[10]),
        .Q(i_V_reg_269[10]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[11] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[11]),
        .Q(i_V_reg_269[11]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[12] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[12]),
        .Q(i_V_reg_269[12]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[13] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[13]),
        .Q(i_V_reg_269[13]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[14] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[14]),
        .Q(i_V_reg_269[14]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[15] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[15]),
        .Q(i_V_reg_269[15]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[16] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[16]),
        .Q(i_V_reg_269[16]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[17] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[17]),
        .Q(i_V_reg_269[17]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[18] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[18]),
        .Q(i_V_reg_269[18]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[19] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[19]),
        .Q(i_V_reg_269[19]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[1]),
        .Q(i_V_reg_269[1]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[20] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[20]),
        .Q(i_V_reg_269[20]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[21] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[21]),
        .Q(i_V_reg_269[21]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[22] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[22]),
        .Q(i_V_reg_269[22]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[23] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[23]),
        .Q(i_V_reg_269[23]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[24] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[24]),
        .Q(i_V_reg_269[24]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[25] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[25]),
        .Q(i_V_reg_269[25]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[26] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[26]),
        .Q(i_V_reg_269[26]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[27] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[27]),
        .Q(i_V_reg_269[27]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[28] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[28]),
        .Q(i_V_reg_269[28]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[29] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[29]),
        .Q(i_V_reg_269[29]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[2]),
        .Q(i_V_reg_269[2]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[30] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[30]),
        .Q(i_V_reg_269[30]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[31] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[31]),
        .Q(i_V_reg_269[31]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[3]),
        .Q(i_V_reg_269[3]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[4]),
        .Q(i_V_reg_269[4]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[5]),
        .Q(i_V_reg_269[5]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[6]),
        .Q(i_V_reg_269[6]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[7]),
        .Q(i_V_reg_269[7]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[8]),
        .Q(i_V_reg_269[8]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[9] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[9]),
        .Q(i_V_reg_269[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1__1
       (.I0(\t_V_reg_166_reg_n_0_[21] ),
        .I1(rows_V_reg_250[21]),
        .I2(\t_V_reg_166_reg_n_0_[22] ),
        .I3(rows_V_reg_250[22]),
        .I4(rows_V_reg_250[23]),
        .I5(\t_V_reg_166_reg_n_0_[23] ),
        .O(i__carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__1
       (.I0(\t_V_reg_166_reg_n_0_[18] ),
        .I1(rows_V_reg_250[18]),
        .I2(\t_V_reg_166_reg_n_0_[19] ),
        .I3(rows_V_reg_250[19]),
        .I4(rows_V_reg_250[20]),
        .I5(\t_V_reg_166_reg_n_0_[20] ),
        .O(i__carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3__1
       (.I0(\t_V_reg_166_reg_n_0_[15] ),
        .I1(rows_V_reg_250[15]),
        .I2(\t_V_reg_166_reg_n_0_[16] ),
        .I3(rows_V_reg_250[16]),
        .I4(rows_V_reg_250[17]),
        .I5(\t_V_reg_166_reg_n_0_[17] ),
        .O(i__carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4__1
       (.I0(\t_V_reg_166_reg_n_0_[12] ),
        .I1(rows_V_reg_250[12]),
        .I2(\t_V_reg_166_reg_n_0_[13] ),
        .I3(rows_V_reg_250[13]),
        .I4(rows_V_reg_250[14]),
        .I5(\t_V_reg_166_reg_n_0_[14] ),
        .O(i__carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_1__1
       (.I0(rows_V_reg_250[31]),
        .I1(\t_V_reg_166_reg_n_0_[31] ),
        .I2(rows_V_reg_250[30]),
        .I3(\t_V_reg_166_reg_n_0_[30] ),
        .O(i__carry__1_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_2__1
       (.I0(\t_V_reg_166_reg_n_0_[28] ),
        .I1(rows_V_reg_250[28]),
        .I2(\t_V_reg_166_reg_n_0_[27] ),
        .I3(rows_V_reg_250[27]),
        .I4(rows_V_reg_250[29]),
        .I5(\t_V_reg_166_reg_n_0_[29] ),
        .O(i__carry__1_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_3__1
       (.I0(\t_V_reg_166_reg_n_0_[26] ),
        .I1(rows_V_reg_250[26]),
        .I2(\t_V_reg_166_reg_n_0_[24] ),
        .I3(rows_V_reg_250[24]),
        .I4(rows_V_reg_250[25]),
        .I5(\t_V_reg_166_reg_n_0_[25] ),
        .O(i__carry__1_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__1
       (.I0(\t_V_reg_166_reg_n_0_[10] ),
        .I1(rows_V_reg_250[10]),
        .I2(\t_V_reg_166_reg_n_0_[9] ),
        .I3(rows_V_reg_250[9]),
        .I4(rows_V_reg_250[11]),
        .I5(\t_V_reg_166_reg_n_0_[11] ),
        .O(i__carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(\t_V_reg_166_reg_n_0_[6] ),
        .I1(rows_V_reg_250[6]),
        .I2(\t_V_reg_166_reg_n_0_[7] ),
        .I3(rows_V_reg_250[7]),
        .I4(rows_V_reg_250[8]),
        .I5(\t_V_reg_166_reg_n_0_[8] ),
        .O(i__carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__1
       (.I0(\t_V_reg_166_reg_n_0_[3] ),
        .I1(rows_V_reg_250[3]),
        .I2(\t_V_reg_166_reg_n_0_[4] ),
        .I3(rows_V_reg_250[4]),
        .I4(rows_V_reg_250[5]),
        .I5(\t_V_reg_166_reg_n_0_[5] ),
        .O(i__carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__1
       (.I0(\t_V_reg_166_reg_n_0_[0] ),
        .I1(rows_V_reg_250[0]),
        .I2(\t_V_reg_166_reg_n_0_[1] ),
        .I3(rows_V_reg_250[1]),
        .I4(rows_V_reg_250[2]),
        .I5(\t_V_reg_166_reg_n_0_[2] ),
        .O(i__carry_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hF2F2F200)) 
    \int_isr[0]_i_3 
       (.I0(CO),
        .I1(ap_done_reg_reg_0),
        .I2(ap_done_reg_0),
        .I3(Q),
        .I4(ap_done_reg),
        .O(ap_sync_done));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    internal_empty_n_i_3
       (.I0(start_once_reg_reg),
        .I1(Mat2AXIvideo_U0_ap_start),
        .I2(CO),
        .I3(ap_done_reg_reg_0),
        .O(internal_empty_n4_out));
  LUT6 #(
    .INIT(64'hA2AAAAAAAAAAAAAA)) 
    internal_full_n_i_2__0
       (.I0(shiftReg_ce),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(ap_done_reg_0),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(img_original_1_cols_s_empty_n),
        .I5(img_original_1_rows_s_empty_n),
        .O(internal_empty_n4_out_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    internal_full_n_i_3__1
       (.I0(ap_rst_n),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(shiftReg_ce),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h40)) 
    internal_full_n_i_3__4
       (.I0(ap_done_reg_reg_0),
        .I1(CO),
        .I2(Mat2AXIvideo_U0_ap_start),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \mOutPtr[3]_i_1 
       (.I0(start_once_reg_reg),
        .I1(Mat2AXIvideo_U0_ap_start),
        .I2(CO),
        .I3(ap_done_reg_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \mOutPtr[3]_i_1__4 
       (.I0(shiftReg_ce),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(ap_done_reg_0),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(img_original_1_cols_s_empty_n),
        .I5(img_original_1_rows_s_empty_n),
        .O(\mOutPtr_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \mOutPtr[3]_i_3 
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(CO),
        .I2(ap_done_reg_reg_0),
        .I3(start_once_reg_reg),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[0]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[1]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[2]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[3]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[4]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[5]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[6]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[7]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TLAST[0]_INST_0 
       (.I0(AXI_video_strm_V_last_V_1_payload_B),
        .I1(AXI_video_strm_V_last_V_1_sel),
        .I2(AXI_video_strm_V_last_V_1_payload_A),
        .O(output_r_TLAST));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TUSER[0]_INST_0 
       (.I0(AXI_video_strm_V_user_V_1_payload_B),
        .I1(AXI_video_strm_V_user_V_1_sel),
        .I2(AXI_video_strm_V_user_V_1_payload_A),
        .O(output_r_TUSER));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[0]_i_1 
       (.I0(out[0]),
        .O(r_V_fu_192_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[12]_i_2 
       (.I0(out[12]),
        .O(\r_V_reg_260[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[12]_i_3 
       (.I0(out[11]),
        .O(\r_V_reg_260[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[12]_i_4 
       (.I0(out[10]),
        .O(\r_V_reg_260[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[12]_i_5 
       (.I0(out[9]),
        .O(\r_V_reg_260[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[16]_i_2 
       (.I0(out[16]),
        .O(\r_V_reg_260[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[16]_i_3 
       (.I0(out[15]),
        .O(\r_V_reg_260[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[16]_i_4 
       (.I0(out[14]),
        .O(\r_V_reg_260[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[16]_i_5 
       (.I0(out[13]),
        .O(\r_V_reg_260[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[20]_i_2 
       (.I0(out[20]),
        .O(\r_V_reg_260[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[20]_i_3 
       (.I0(out[19]),
        .O(\r_V_reg_260[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[20]_i_4 
       (.I0(out[18]),
        .O(\r_V_reg_260[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[20]_i_5 
       (.I0(out[17]),
        .O(\r_V_reg_260[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[24]_i_2 
       (.I0(out[24]),
        .O(\r_V_reg_260[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[24]_i_3 
       (.I0(out[23]),
        .O(\r_V_reg_260[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[24]_i_4 
       (.I0(out[22]),
        .O(\r_V_reg_260[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[24]_i_5 
       (.I0(out[21]),
        .O(\r_V_reg_260[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[28]_i_2 
       (.I0(out[28]),
        .O(\r_V_reg_260[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[28]_i_3 
       (.I0(out[27]),
        .O(\r_V_reg_260[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[28]_i_4 
       (.I0(out[26]),
        .O(\r_V_reg_260[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[28]_i_5 
       (.I0(out[25]),
        .O(\r_V_reg_260[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[32]_i_2 
       (.I0(out[31]),
        .O(\r_V_reg_260[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[32]_i_3 
       (.I0(out[30]),
        .O(\r_V_reg_260[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[32]_i_4 
       (.I0(out[29]),
        .O(\r_V_reg_260[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[4]_i_2 
       (.I0(out[4]),
        .O(\r_V_reg_260[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[4]_i_3 
       (.I0(out[3]),
        .O(\r_V_reg_260[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[4]_i_4 
       (.I0(out[2]),
        .O(\r_V_reg_260[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[4]_i_5 
       (.I0(out[1]),
        .O(\r_V_reg_260[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[8]_i_2 
       (.I0(out[8]),
        .O(\r_V_reg_260[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[8]_i_3 
       (.I0(out[7]),
        .O(\r_V_reg_260[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[8]_i_4 
       (.I0(out[6]),
        .O(\r_V_reg_260[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[8]_i_5 
       (.I0(out[5]),
        .O(\r_V_reg_260[8]_i_5_n_0 ));
  FDRE \r_V_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[0]),
        .Q(r_V_reg_260[0]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[10]),
        .Q(r_V_reg_260[10]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[11]),
        .Q(r_V_reg_260[11]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[12]),
        .Q(r_V_reg_260[12]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[12]_i_1 
       (.CI(\r_V_reg_260_reg[8]_i_1_n_0 ),
        .CO({\r_V_reg_260_reg[12]_i_1_n_0 ,\r_V_reg_260_reg[12]_i_1_n_1 ,\r_V_reg_260_reg[12]_i_1_n_2 ,\r_V_reg_260_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[12:9]),
        .O(r_V_fu_192_p2[12:9]),
        .S({\r_V_reg_260[12]_i_2_n_0 ,\r_V_reg_260[12]_i_3_n_0 ,\r_V_reg_260[12]_i_4_n_0 ,\r_V_reg_260[12]_i_5_n_0 }));
  FDRE \r_V_reg_260_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[13]),
        .Q(r_V_reg_260[13]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[14]),
        .Q(r_V_reg_260[14]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[15]),
        .Q(r_V_reg_260[15]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[16]),
        .Q(r_V_reg_260[16]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[16]_i_1 
       (.CI(\r_V_reg_260_reg[12]_i_1_n_0 ),
        .CO({\r_V_reg_260_reg[16]_i_1_n_0 ,\r_V_reg_260_reg[16]_i_1_n_1 ,\r_V_reg_260_reg[16]_i_1_n_2 ,\r_V_reg_260_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[16:13]),
        .O(r_V_fu_192_p2[16:13]),
        .S({\r_V_reg_260[16]_i_2_n_0 ,\r_V_reg_260[16]_i_3_n_0 ,\r_V_reg_260[16]_i_4_n_0 ,\r_V_reg_260[16]_i_5_n_0 }));
  FDRE \r_V_reg_260_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[17]),
        .Q(r_V_reg_260[17]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[18]),
        .Q(r_V_reg_260[18]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[19]),
        .Q(r_V_reg_260[19]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[1]),
        .Q(r_V_reg_260[1]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[20]),
        .Q(r_V_reg_260[20]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[20]_i_1 
       (.CI(\r_V_reg_260_reg[16]_i_1_n_0 ),
        .CO({\r_V_reg_260_reg[20]_i_1_n_0 ,\r_V_reg_260_reg[20]_i_1_n_1 ,\r_V_reg_260_reg[20]_i_1_n_2 ,\r_V_reg_260_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[20:17]),
        .O(r_V_fu_192_p2[20:17]),
        .S({\r_V_reg_260[20]_i_2_n_0 ,\r_V_reg_260[20]_i_3_n_0 ,\r_V_reg_260[20]_i_4_n_0 ,\r_V_reg_260[20]_i_5_n_0 }));
  FDRE \r_V_reg_260_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[21]),
        .Q(r_V_reg_260[21]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[22]),
        .Q(r_V_reg_260[22]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[23]),
        .Q(r_V_reg_260[23]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[24]),
        .Q(r_V_reg_260[24]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[24]_i_1 
       (.CI(\r_V_reg_260_reg[20]_i_1_n_0 ),
        .CO({\r_V_reg_260_reg[24]_i_1_n_0 ,\r_V_reg_260_reg[24]_i_1_n_1 ,\r_V_reg_260_reg[24]_i_1_n_2 ,\r_V_reg_260_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[24:21]),
        .O(r_V_fu_192_p2[24:21]),
        .S({\r_V_reg_260[24]_i_2_n_0 ,\r_V_reg_260[24]_i_3_n_0 ,\r_V_reg_260[24]_i_4_n_0 ,\r_V_reg_260[24]_i_5_n_0 }));
  FDRE \r_V_reg_260_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[25]),
        .Q(r_V_reg_260[25]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[26]),
        .Q(r_V_reg_260[26]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[27]),
        .Q(r_V_reg_260[27]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[28]),
        .Q(r_V_reg_260[28]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[28]_i_1 
       (.CI(\r_V_reg_260_reg[24]_i_1_n_0 ),
        .CO({\r_V_reg_260_reg[28]_i_1_n_0 ,\r_V_reg_260_reg[28]_i_1_n_1 ,\r_V_reg_260_reg[28]_i_1_n_2 ,\r_V_reg_260_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[28:25]),
        .O(r_V_fu_192_p2[28:25]),
        .S({\r_V_reg_260[28]_i_2_n_0 ,\r_V_reg_260[28]_i_3_n_0 ,\r_V_reg_260[28]_i_4_n_0 ,\r_V_reg_260[28]_i_5_n_0 }));
  FDRE \r_V_reg_260_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[29]),
        .Q(r_V_reg_260[29]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[2]),
        .Q(r_V_reg_260[2]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[30]),
        .Q(r_V_reg_260[30]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[31]),
        .Q(r_V_reg_260[31]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[32] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[32]),
        .Q(r_V_reg_260[32]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[32]_i_1 
       (.CI(\r_V_reg_260_reg[28]_i_1_n_0 ),
        .CO({\NLW_r_V_reg_260_reg[32]_i_1_CO_UNCONNECTED [3],\r_V_reg_260_reg[32]_i_1_n_1 ,\r_V_reg_260_reg[32]_i_1_n_2 ,\r_V_reg_260_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[31:29]}),
        .O(r_V_fu_192_p2[32:29]),
        .S({1'b1,\r_V_reg_260[32]_i_2_n_0 ,\r_V_reg_260[32]_i_3_n_0 ,\r_V_reg_260[32]_i_4_n_0 }));
  FDRE \r_V_reg_260_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[3]),
        .Q(r_V_reg_260[3]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[4]),
        .Q(r_V_reg_260[4]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\r_V_reg_260_reg[4]_i_1_n_0 ,\r_V_reg_260_reg[4]_i_1_n_1 ,\r_V_reg_260_reg[4]_i_1_n_2 ,\r_V_reg_260_reg[4]_i_1_n_3 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(r_V_fu_192_p2[4:1]),
        .S({\r_V_reg_260[4]_i_2_n_0 ,\r_V_reg_260[4]_i_3_n_0 ,\r_V_reg_260[4]_i_4_n_0 ,\r_V_reg_260[4]_i_5_n_0 }));
  FDRE \r_V_reg_260_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[5]),
        .Q(r_V_reg_260[5]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[6]),
        .Q(r_V_reg_260[6]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[7]),
        .Q(r_V_reg_260[7]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[8]),
        .Q(r_V_reg_260[8]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[8]_i_1 
       (.CI(\r_V_reg_260_reg[4]_i_1_n_0 ),
        .CO({\r_V_reg_260_reg[8]_i_1_n_0 ,\r_V_reg_260_reg[8]_i_1_n_1 ,\r_V_reg_260_reg[8]_i_1_n_2 ,\r_V_reg_260_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(r_V_fu_192_p2[8:5]),
        .S({\r_V_reg_260[8]_i_2_n_0 ,\r_V_reg_260[8]_i_3_n_0 ,\r_V_reg_260[8]_i_4_n_0 ,\r_V_reg_260[8]_i_5_n_0 }));
  FDRE \r_V_reg_260_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[9]),
        .Q(r_V_reg_260[9]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [0]),
        .Q(rows_V_reg_250[0]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [10]),
        .Q(rows_V_reg_250[10]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [11]),
        .Q(rows_V_reg_250[11]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [12]),
        .Q(rows_V_reg_250[12]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [13]),
        .Q(rows_V_reg_250[13]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [14]),
        .Q(rows_V_reg_250[14]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [15]),
        .Q(rows_V_reg_250[15]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [16]),
        .Q(rows_V_reg_250[16]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [17]),
        .Q(rows_V_reg_250[17]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [18]),
        .Q(rows_V_reg_250[18]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [19]),
        .Q(rows_V_reg_250[19]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [1]),
        .Q(rows_V_reg_250[1]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [20]),
        .Q(rows_V_reg_250[20]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [21]),
        .Q(rows_V_reg_250[21]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [22]),
        .Q(rows_V_reg_250[22]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [23]),
        .Q(rows_V_reg_250[23]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [24]),
        .Q(rows_V_reg_250[24]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [25]),
        .Q(rows_V_reg_250[25]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [26]),
        .Q(rows_V_reg_250[26]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [27]),
        .Q(rows_V_reg_250[27]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [28]),
        .Q(rows_V_reg_250[28]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [29]),
        .Q(rows_V_reg_250[29]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [2]),
        .Q(rows_V_reg_250[2]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [30]),
        .Q(rows_V_reg_250[30]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [31]),
        .Q(rows_V_reg_250[31]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [3]),
        .Q(rows_V_reg_250[3]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [4]),
        .Q(rows_V_reg_250[4]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [5]),
        .Q(rows_V_reg_250[5]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [6]),
        .Q(rows_V_reg_250[6]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [7]),
        .Q(rows_V_reg_250[7]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [8]),
        .Q(rows_V_reg_250[8]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [9]),
        .Q(rows_V_reg_250[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDFFF0000)) 
    \t_V_4_reg_177[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_NS_fsm1),
        .O(t_V_4_reg_177));
  LUT4 #(
    .INIT(16'h2000)) 
    \t_V_4_reg_177[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(t_V_4_reg_1770));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_4_reg_177[0]_i_4 
       (.I0(t_V_4_reg_177_reg[0]),
        .O(\t_V_4_reg_177[0]_i_4_n_0 ));
  FDRE \t_V_4_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[0]_i_3_n_7 ),
        .Q(t_V_4_reg_177_reg[0]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_4_reg_177_reg[0]_i_3_n_0 ,\t_V_4_reg_177_reg[0]_i_3_n_1 ,\t_V_4_reg_177_reg[0]_i_3_n_2 ,\t_V_4_reg_177_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_4_reg_177_reg[0]_i_3_n_4 ,\t_V_4_reg_177_reg[0]_i_3_n_5 ,\t_V_4_reg_177_reg[0]_i_3_n_6 ,\t_V_4_reg_177_reg[0]_i_3_n_7 }),
        .S({t_V_4_reg_177_reg[3:1],\t_V_4_reg_177[0]_i_4_n_0 }));
  FDRE \t_V_4_reg_177_reg[10] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[8]_i_1_n_5 ),
        .Q(t_V_4_reg_177_reg[10]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[11] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[8]_i_1_n_4 ),
        .Q(t_V_4_reg_177_reg[11]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[12] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[12]_i_1_n_7 ),
        .Q(t_V_4_reg_177_reg[12]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[12]_i_1 
       (.CI(\t_V_4_reg_177_reg[8]_i_1_n_0 ),
        .CO({\t_V_4_reg_177_reg[12]_i_1_n_0 ,\t_V_4_reg_177_reg[12]_i_1_n_1 ,\t_V_4_reg_177_reg[12]_i_1_n_2 ,\t_V_4_reg_177_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_177_reg[12]_i_1_n_4 ,\t_V_4_reg_177_reg[12]_i_1_n_5 ,\t_V_4_reg_177_reg[12]_i_1_n_6 ,\t_V_4_reg_177_reg[12]_i_1_n_7 }),
        .S(t_V_4_reg_177_reg[15:12]));
  FDRE \t_V_4_reg_177_reg[13] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[12]_i_1_n_6 ),
        .Q(t_V_4_reg_177_reg[13]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[14] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[12]_i_1_n_5 ),
        .Q(t_V_4_reg_177_reg[14]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[15] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[12]_i_1_n_4 ),
        .Q(t_V_4_reg_177_reg[15]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[16] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[16]_i_1_n_7 ),
        .Q(t_V_4_reg_177_reg[16]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[16]_i_1 
       (.CI(\t_V_4_reg_177_reg[12]_i_1_n_0 ),
        .CO({\t_V_4_reg_177_reg[16]_i_1_n_0 ,\t_V_4_reg_177_reg[16]_i_1_n_1 ,\t_V_4_reg_177_reg[16]_i_1_n_2 ,\t_V_4_reg_177_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_177_reg[16]_i_1_n_4 ,\t_V_4_reg_177_reg[16]_i_1_n_5 ,\t_V_4_reg_177_reg[16]_i_1_n_6 ,\t_V_4_reg_177_reg[16]_i_1_n_7 }),
        .S(t_V_4_reg_177_reg[19:16]));
  FDRE \t_V_4_reg_177_reg[17] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[16]_i_1_n_6 ),
        .Q(t_V_4_reg_177_reg[17]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[18] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[16]_i_1_n_5 ),
        .Q(t_V_4_reg_177_reg[18]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[19] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[16]_i_1_n_4 ),
        .Q(t_V_4_reg_177_reg[19]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[1] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[0]_i_3_n_6 ),
        .Q(t_V_4_reg_177_reg[1]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[20] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[20]_i_1_n_7 ),
        .Q(t_V_4_reg_177_reg[20]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[20]_i_1 
       (.CI(\t_V_4_reg_177_reg[16]_i_1_n_0 ),
        .CO({\t_V_4_reg_177_reg[20]_i_1_n_0 ,\t_V_4_reg_177_reg[20]_i_1_n_1 ,\t_V_4_reg_177_reg[20]_i_1_n_2 ,\t_V_4_reg_177_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_177_reg[20]_i_1_n_4 ,\t_V_4_reg_177_reg[20]_i_1_n_5 ,\t_V_4_reg_177_reg[20]_i_1_n_6 ,\t_V_4_reg_177_reg[20]_i_1_n_7 }),
        .S(t_V_4_reg_177_reg[23:20]));
  FDRE \t_V_4_reg_177_reg[21] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[20]_i_1_n_6 ),
        .Q(t_V_4_reg_177_reg[21]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[22] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[20]_i_1_n_5 ),
        .Q(t_V_4_reg_177_reg[22]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[23] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[20]_i_1_n_4 ),
        .Q(t_V_4_reg_177_reg[23]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[24] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[24]_i_1_n_7 ),
        .Q(t_V_4_reg_177_reg[24]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[24]_i_1 
       (.CI(\t_V_4_reg_177_reg[20]_i_1_n_0 ),
        .CO({\t_V_4_reg_177_reg[24]_i_1_n_0 ,\t_V_4_reg_177_reg[24]_i_1_n_1 ,\t_V_4_reg_177_reg[24]_i_1_n_2 ,\t_V_4_reg_177_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_177_reg[24]_i_1_n_4 ,\t_V_4_reg_177_reg[24]_i_1_n_5 ,\t_V_4_reg_177_reg[24]_i_1_n_6 ,\t_V_4_reg_177_reg[24]_i_1_n_7 }),
        .S(t_V_4_reg_177_reg[27:24]));
  FDRE \t_V_4_reg_177_reg[25] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[24]_i_1_n_6 ),
        .Q(t_V_4_reg_177_reg[25]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[26] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[24]_i_1_n_5 ),
        .Q(t_V_4_reg_177_reg[26]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[27] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[24]_i_1_n_4 ),
        .Q(t_V_4_reg_177_reg[27]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[28] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[28]_i_1_n_7 ),
        .Q(t_V_4_reg_177_reg[28]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[28]_i_1 
       (.CI(\t_V_4_reg_177_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_4_reg_177_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_4_reg_177_reg[28]_i_1_n_1 ,\t_V_4_reg_177_reg[28]_i_1_n_2 ,\t_V_4_reg_177_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_177_reg[28]_i_1_n_4 ,\t_V_4_reg_177_reg[28]_i_1_n_5 ,\t_V_4_reg_177_reg[28]_i_1_n_6 ,\t_V_4_reg_177_reg[28]_i_1_n_7 }),
        .S(t_V_4_reg_177_reg[31:28]));
  FDRE \t_V_4_reg_177_reg[29] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[28]_i_1_n_6 ),
        .Q(t_V_4_reg_177_reg[29]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[2] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[0]_i_3_n_5 ),
        .Q(t_V_4_reg_177_reg[2]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[30] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[28]_i_1_n_5 ),
        .Q(t_V_4_reg_177_reg[30]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[31] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[28]_i_1_n_4 ),
        .Q(t_V_4_reg_177_reg[31]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[3] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[0]_i_3_n_4 ),
        .Q(t_V_4_reg_177_reg[3]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[4] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[4]_i_1_n_7 ),
        .Q(t_V_4_reg_177_reg[4]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[4]_i_1 
       (.CI(\t_V_4_reg_177_reg[0]_i_3_n_0 ),
        .CO({\t_V_4_reg_177_reg[4]_i_1_n_0 ,\t_V_4_reg_177_reg[4]_i_1_n_1 ,\t_V_4_reg_177_reg[4]_i_1_n_2 ,\t_V_4_reg_177_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_177_reg[4]_i_1_n_4 ,\t_V_4_reg_177_reg[4]_i_1_n_5 ,\t_V_4_reg_177_reg[4]_i_1_n_6 ,\t_V_4_reg_177_reg[4]_i_1_n_7 }),
        .S(t_V_4_reg_177_reg[7:4]));
  FDRE \t_V_4_reg_177_reg[5] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[4]_i_1_n_6 ),
        .Q(t_V_4_reg_177_reg[5]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[6] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[4]_i_1_n_5 ),
        .Q(t_V_4_reg_177_reg[6]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[7] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[4]_i_1_n_4 ),
        .Q(t_V_4_reg_177_reg[7]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[8] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[8]_i_1_n_7 ),
        .Q(t_V_4_reg_177_reg[8]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[8]_i_1 
       (.CI(\t_V_4_reg_177_reg[4]_i_1_n_0 ),
        .CO({\t_V_4_reg_177_reg[8]_i_1_n_0 ,\t_V_4_reg_177_reg[8]_i_1_n_1 ,\t_V_4_reg_177_reg[8]_i_1_n_2 ,\t_V_4_reg_177_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_177_reg[8]_i_1_n_4 ,\t_V_4_reg_177_reg[8]_i_1_n_5 ,\t_V_4_reg_177_reg[8]_i_1_n_6 ,\t_V_4_reg_177_reg[8]_i_1_n_7 }),
        .S(t_V_4_reg_177_reg[11:8]));
  FDRE \t_V_4_reg_177_reg[9] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[8]_i_1_n_6 ),
        .Q(t_V_4_reg_177_reg[9]),
        .R(t_V_4_reg_177));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \t_V_reg_166[31]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(ap_done_reg_0),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(img_original_1_cols_s_empty_n),
        .I4(img_original_1_rows_s_empty_n),
        .I5(ap_CS_fsm_state6),
        .O(t_V_reg_166));
  FDRE \t_V_reg_166_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[0]),
        .Q(\t_V_reg_166_reg_n_0_[0] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[10]),
        .Q(\t_V_reg_166_reg_n_0_[10] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[11]),
        .Q(\t_V_reg_166_reg_n_0_[11] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[12]),
        .Q(\t_V_reg_166_reg_n_0_[12] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[13]),
        .Q(\t_V_reg_166_reg_n_0_[13] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[14]),
        .Q(\t_V_reg_166_reg_n_0_[14] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[15]),
        .Q(\t_V_reg_166_reg_n_0_[15] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[16]),
        .Q(\t_V_reg_166_reg_n_0_[16] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[17]),
        .Q(\t_V_reg_166_reg_n_0_[17] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[18]),
        .Q(\t_V_reg_166_reg_n_0_[18] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[19]),
        .Q(\t_V_reg_166_reg_n_0_[19] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[1]),
        .Q(\t_V_reg_166_reg_n_0_[1] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[20]),
        .Q(\t_V_reg_166_reg_n_0_[20] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[21]),
        .Q(\t_V_reg_166_reg_n_0_[21] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[22]),
        .Q(\t_V_reg_166_reg_n_0_[22] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[23]),
        .Q(\t_V_reg_166_reg_n_0_[23] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[24]),
        .Q(\t_V_reg_166_reg_n_0_[24] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[25]),
        .Q(\t_V_reg_166_reg_n_0_[25] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[26]),
        .Q(\t_V_reg_166_reg_n_0_[26] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[27]),
        .Q(\t_V_reg_166_reg_n_0_[27] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[28]),
        .Q(\t_V_reg_166_reg_n_0_[28] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[29]),
        .Q(\t_V_reg_166_reg_n_0_[29] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[2]),
        .Q(\t_V_reg_166_reg_n_0_[2] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[30]),
        .Q(\t_V_reg_166_reg_n_0_[30] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[31]),
        .Q(\t_V_reg_166_reg_n_0_[31] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[3]),
        .Q(\t_V_reg_166_reg_n_0_[3] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[4]),
        .Q(\t_V_reg_166_reg_n_0_[4] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[5]),
        .Q(\t_V_reg_166_reg_n_0_[5] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[6]),
        .Q(\t_V_reg_166_reg_n_0_[6] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[7]),
        .Q(\t_V_reg_166_reg_n_0_[7] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[8]),
        .Q(\t_V_reg_166_reg_n_0_[8] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[9]),
        .Q(\t_V_reg_166_reg_n_0_[9] ),
        .R(t_V_reg_166));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \tmp_user_V_fu_114[0]_i_1 
       (.I0(tmp_user_V_fu_114),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .O(\tmp_user_V_fu_114[0]_i_1_n_0 ));
  FDRE \tmp_user_V_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_114[0]_i_1_n_0 ),
        .Q(tmp_user_V_fu_114),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Not_r" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_Not_r
   (CO,
    \mOutPtr_reg[0] ,
    Q,
    Not_U0_src_cols_V_read,
    shiftReg_ce,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[2] ,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    img_0_data_stream_0_empty_n,
    shiftReg_ce_0,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    Not_U0_ap_start,
    img_0_rows_V_c31_empty_n,
    img_0_cols_V_c32_empty_n,
    img_1_data_stream_0_full_n,
    D,
    ap_rst_n_inv,
    \rows_V_reg_393_reg[31] ,
    \SRL_SIG_reg[0][7]_0 );
  output [0:0]CO;
  output \mOutPtr_reg[0] ;
  output [1:0]Q;
  output Not_U0_src_cols_V_read;
  output shiftReg_ce;
  output \mOutPtr_reg[1] ;
  output \mOutPtr_reg[2] ;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input img_0_data_stream_0_empty_n;
  input shiftReg_ce_0;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input Not_U0_ap_start;
  input img_0_rows_V_c31_empty_n;
  input img_0_cols_V_c32_empty_n;
  input img_1_data_stream_0_full_n;
  input [31:0]D;
  input ap_rst_n_inv;
  input [31:0]\rows_V_reg_393_reg[31] ;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire Not_U0_ap_start;
  wire Not_U0_src_cols_V_read;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \ap_CS_fsm[2]_i_2__0_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]cols_V_reg_186;
  wire exitcond1_i_i_fu_153_p2_carry__0_i_1_n_0;
  wire exitcond1_i_i_fu_153_p2_carry__0_i_2_n_0;
  wire exitcond1_i_i_fu_153_p2_carry__0_i_3_n_0;
  wire exitcond1_i_i_fu_153_p2_carry__0_i_4_n_0;
  wire exitcond1_i_i_fu_153_p2_carry__0_n_0;
  wire exitcond1_i_i_fu_153_p2_carry__0_n_1;
  wire exitcond1_i_i_fu_153_p2_carry__0_n_2;
  wire exitcond1_i_i_fu_153_p2_carry__0_n_3;
  wire exitcond1_i_i_fu_153_p2_carry__1_i_1_n_0;
  wire exitcond1_i_i_fu_153_p2_carry__1_i_2_n_0;
  wire exitcond1_i_i_fu_153_p2_carry__1_i_3_n_0;
  wire exitcond1_i_i_fu_153_p2_carry__1_n_2;
  wire exitcond1_i_i_fu_153_p2_carry__1_n_3;
  wire exitcond1_i_i_fu_153_p2_carry_i_1_n_0;
  wire exitcond1_i_i_fu_153_p2_carry_i_2_n_0;
  wire exitcond1_i_i_fu_153_p2_carry_i_3_n_0;
  wire exitcond1_i_i_fu_153_p2_carry_i_4_n_0;
  wire exitcond1_i_i_fu_153_p2_carry_n_0;
  wire exitcond1_i_i_fu_153_p2_carry_n_1;
  wire exitcond1_i_i_fu_153_p2_carry_n_2;
  wire exitcond1_i_i_fu_153_p2_carry_n_3;
  wire exitcond_i_i_fu_164_p2_carry__0_i_1_n_0;
  wire exitcond_i_i_fu_164_p2_carry__0_i_2_n_0;
  wire exitcond_i_i_fu_164_p2_carry__0_i_3_n_0;
  wire exitcond_i_i_fu_164_p2_carry__0_i_4_n_0;
  wire exitcond_i_i_fu_164_p2_carry__0_n_0;
  wire exitcond_i_i_fu_164_p2_carry__0_n_1;
  wire exitcond_i_i_fu_164_p2_carry__0_n_2;
  wire exitcond_i_i_fu_164_p2_carry__0_n_3;
  wire exitcond_i_i_fu_164_p2_carry__1_i_1_n_0;
  wire exitcond_i_i_fu_164_p2_carry__1_i_2_n_0;
  wire exitcond_i_i_fu_164_p2_carry__1_i_3_n_0;
  wire exitcond_i_i_fu_164_p2_carry__1_n_2;
  wire exitcond_i_i_fu_164_p2_carry__1_n_3;
  wire exitcond_i_i_fu_164_p2_carry_i_1_n_0;
  wire exitcond_i_i_fu_164_p2_carry_i_2_n_0;
  wire exitcond_i_i_fu_164_p2_carry_i_3_n_0;
  wire exitcond_i_i_fu_164_p2_carry_i_4_n_0;
  wire exitcond_i_i_fu_164_p2_carry_n_0;
  wire exitcond_i_i_fu_164_p2_carry_n_1;
  wire exitcond_i_i_fu_164_p2_carry_n_2;
  wire exitcond_i_i_fu_164_p2_carry_n_3;
  wire exitcond_i_i_reg_2000;
  wire \exitcond_i_i_reg_200[0]_i_1_n_0 ;
  wire exitcond_i_i_reg_200_pp0_iter1_reg;
  wire \exitcond_i_i_reg_200_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_i_i_reg_200_reg_n_0_[0] ;
  wire [31:0]i_V_fu_158_p2;
  wire i_V_fu_158_p2_carry__0_n_0;
  wire i_V_fu_158_p2_carry__0_n_1;
  wire i_V_fu_158_p2_carry__0_n_2;
  wire i_V_fu_158_p2_carry__0_n_3;
  wire i_V_fu_158_p2_carry__1_n_0;
  wire i_V_fu_158_p2_carry__1_n_1;
  wire i_V_fu_158_p2_carry__1_n_2;
  wire i_V_fu_158_p2_carry__1_n_3;
  wire i_V_fu_158_p2_carry__2_n_0;
  wire i_V_fu_158_p2_carry__2_n_1;
  wire i_V_fu_158_p2_carry__2_n_2;
  wire i_V_fu_158_p2_carry__2_n_3;
  wire i_V_fu_158_p2_carry__3_n_0;
  wire i_V_fu_158_p2_carry__3_n_1;
  wire i_V_fu_158_p2_carry__3_n_2;
  wire i_V_fu_158_p2_carry__3_n_3;
  wire i_V_fu_158_p2_carry__4_n_0;
  wire i_V_fu_158_p2_carry__4_n_1;
  wire i_V_fu_158_p2_carry__4_n_2;
  wire i_V_fu_158_p2_carry__4_n_3;
  wire i_V_fu_158_p2_carry__5_n_0;
  wire i_V_fu_158_p2_carry__5_n_1;
  wire i_V_fu_158_p2_carry__5_n_2;
  wire i_V_fu_158_p2_carry__5_n_3;
  wire i_V_fu_158_p2_carry__6_n_2;
  wire i_V_fu_158_p2_carry__6_n_3;
  wire i_V_fu_158_p2_carry_n_0;
  wire i_V_fu_158_p2_carry_n_1;
  wire i_V_fu_158_p2_carry_n_2;
  wire i_V_fu_158_p2_carry_n_3;
  wire [31:0]i_V_reg_195;
  wire img_0_cols_V_c32_empty_n;
  wire img_0_data_stream_0_empty_n;
  wire img_0_rows_V_c31_empty_n;
  wire img_1_data_stream_0_full_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[2] ;
  wire [31:0]rows_V_reg_181;
  wire [31:0]\rows_V_reg_393_reg[31] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire t_V_3_reg_142;
  wire t_V_3_reg_1420;
  wire \t_V_3_reg_142[0]_i_4_n_0 ;
  wire [31:0]t_V_3_reg_142_reg;
  wire \t_V_3_reg_142_reg[0]_i_3_n_0 ;
  wire \t_V_3_reg_142_reg[0]_i_3_n_1 ;
  wire \t_V_3_reg_142_reg[0]_i_3_n_2 ;
  wire \t_V_3_reg_142_reg[0]_i_3_n_3 ;
  wire \t_V_3_reg_142_reg[0]_i_3_n_4 ;
  wire \t_V_3_reg_142_reg[0]_i_3_n_5 ;
  wire \t_V_3_reg_142_reg[0]_i_3_n_6 ;
  wire \t_V_3_reg_142_reg[0]_i_3_n_7 ;
  wire \t_V_3_reg_142_reg[12]_i_1_n_0 ;
  wire \t_V_3_reg_142_reg[12]_i_1_n_1 ;
  wire \t_V_3_reg_142_reg[12]_i_1_n_2 ;
  wire \t_V_3_reg_142_reg[12]_i_1_n_3 ;
  wire \t_V_3_reg_142_reg[12]_i_1_n_4 ;
  wire \t_V_3_reg_142_reg[12]_i_1_n_5 ;
  wire \t_V_3_reg_142_reg[12]_i_1_n_6 ;
  wire \t_V_3_reg_142_reg[12]_i_1_n_7 ;
  wire \t_V_3_reg_142_reg[16]_i_1_n_0 ;
  wire \t_V_3_reg_142_reg[16]_i_1_n_1 ;
  wire \t_V_3_reg_142_reg[16]_i_1_n_2 ;
  wire \t_V_3_reg_142_reg[16]_i_1_n_3 ;
  wire \t_V_3_reg_142_reg[16]_i_1_n_4 ;
  wire \t_V_3_reg_142_reg[16]_i_1_n_5 ;
  wire \t_V_3_reg_142_reg[16]_i_1_n_6 ;
  wire \t_V_3_reg_142_reg[16]_i_1_n_7 ;
  wire \t_V_3_reg_142_reg[20]_i_1_n_0 ;
  wire \t_V_3_reg_142_reg[20]_i_1_n_1 ;
  wire \t_V_3_reg_142_reg[20]_i_1_n_2 ;
  wire \t_V_3_reg_142_reg[20]_i_1_n_3 ;
  wire \t_V_3_reg_142_reg[20]_i_1_n_4 ;
  wire \t_V_3_reg_142_reg[20]_i_1_n_5 ;
  wire \t_V_3_reg_142_reg[20]_i_1_n_6 ;
  wire \t_V_3_reg_142_reg[20]_i_1_n_7 ;
  wire \t_V_3_reg_142_reg[24]_i_1_n_0 ;
  wire \t_V_3_reg_142_reg[24]_i_1_n_1 ;
  wire \t_V_3_reg_142_reg[24]_i_1_n_2 ;
  wire \t_V_3_reg_142_reg[24]_i_1_n_3 ;
  wire \t_V_3_reg_142_reg[24]_i_1_n_4 ;
  wire \t_V_3_reg_142_reg[24]_i_1_n_5 ;
  wire \t_V_3_reg_142_reg[24]_i_1_n_6 ;
  wire \t_V_3_reg_142_reg[24]_i_1_n_7 ;
  wire \t_V_3_reg_142_reg[28]_i_1_n_1 ;
  wire \t_V_3_reg_142_reg[28]_i_1_n_2 ;
  wire \t_V_3_reg_142_reg[28]_i_1_n_3 ;
  wire \t_V_3_reg_142_reg[28]_i_1_n_4 ;
  wire \t_V_3_reg_142_reg[28]_i_1_n_5 ;
  wire \t_V_3_reg_142_reg[28]_i_1_n_6 ;
  wire \t_V_3_reg_142_reg[28]_i_1_n_7 ;
  wire \t_V_3_reg_142_reg[4]_i_1_n_0 ;
  wire \t_V_3_reg_142_reg[4]_i_1_n_1 ;
  wire \t_V_3_reg_142_reg[4]_i_1_n_2 ;
  wire \t_V_3_reg_142_reg[4]_i_1_n_3 ;
  wire \t_V_3_reg_142_reg[4]_i_1_n_4 ;
  wire \t_V_3_reg_142_reg[4]_i_1_n_5 ;
  wire \t_V_3_reg_142_reg[4]_i_1_n_6 ;
  wire \t_V_3_reg_142_reg[4]_i_1_n_7 ;
  wire \t_V_3_reg_142_reg[8]_i_1_n_0 ;
  wire \t_V_3_reg_142_reg[8]_i_1_n_1 ;
  wire \t_V_3_reg_142_reg[8]_i_1_n_2 ;
  wire \t_V_3_reg_142_reg[8]_i_1_n_3 ;
  wire \t_V_3_reg_142_reg[8]_i_1_n_4 ;
  wire \t_V_3_reg_142_reg[8]_i_1_n_5 ;
  wire \t_V_3_reg_142_reg[8]_i_1_n_6 ;
  wire \t_V_3_reg_142_reg[8]_i_1_n_7 ;
  wire t_V_reg_131;
  wire \t_V_reg_131_reg_n_0_[0] ;
  wire \t_V_reg_131_reg_n_0_[10] ;
  wire \t_V_reg_131_reg_n_0_[11] ;
  wire \t_V_reg_131_reg_n_0_[12] ;
  wire \t_V_reg_131_reg_n_0_[13] ;
  wire \t_V_reg_131_reg_n_0_[14] ;
  wire \t_V_reg_131_reg_n_0_[15] ;
  wire \t_V_reg_131_reg_n_0_[16] ;
  wire \t_V_reg_131_reg_n_0_[17] ;
  wire \t_V_reg_131_reg_n_0_[18] ;
  wire \t_V_reg_131_reg_n_0_[19] ;
  wire \t_V_reg_131_reg_n_0_[1] ;
  wire \t_V_reg_131_reg_n_0_[20] ;
  wire \t_V_reg_131_reg_n_0_[21] ;
  wire \t_V_reg_131_reg_n_0_[22] ;
  wire \t_V_reg_131_reg_n_0_[23] ;
  wire \t_V_reg_131_reg_n_0_[24] ;
  wire \t_V_reg_131_reg_n_0_[25] ;
  wire \t_V_reg_131_reg_n_0_[26] ;
  wire \t_V_reg_131_reg_n_0_[27] ;
  wire \t_V_reg_131_reg_n_0_[28] ;
  wire \t_V_reg_131_reg_n_0_[29] ;
  wire \t_V_reg_131_reg_n_0_[2] ;
  wire \t_V_reg_131_reg_n_0_[30] ;
  wire \t_V_reg_131_reg_n_0_[31] ;
  wire \t_V_reg_131_reg_n_0_[3] ;
  wire \t_V_reg_131_reg_n_0_[4] ;
  wire \t_V_reg_131_reg_n_0_[5] ;
  wire \t_V_reg_131_reg_n_0_[6] ;
  wire \t_V_reg_131_reg_n_0_[7] ;
  wire \t_V_reg_131_reg_n_0_[8] ;
  wire \t_V_reg_131_reg_n_0_[9] ;
  wire tmp_5_reg_2090;
  wire [3:0]NLW_exitcond1_i_i_fu_153_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond1_i_i_fu_153_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond1_i_i_fu_153_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond1_i_i_fu_153_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_i_fu_164_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_i_fu_164_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond_i_i_fu_164_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_i_fu_164_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_i_V_fu_158_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_i_V_fu_158_p2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_t_V_3_reg_142_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h4040404040004040)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(exitcond_i_i_reg_200_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(img_1_data_stream_0_full_n),
        .I3(img_0_data_stream_0_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\exitcond_i_i_reg_200_reg_n_0_[0] ),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Not_U0_ap_start),
        .I1(img_0_rows_V_c31_empty_n),
        .I2(img_0_cols_V_c32_empty_n),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state6),
        .I1(Not_U0_ap_start),
        .I2(img_0_rows_V_c31_empty_n),
        .I3(img_0_cols_V_c32_empty_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFFFFAABF)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\exitcond_i_i_reg_200_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(img_0_data_stream_0_empty_n),
        .I3(img_1_data_stream_0_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(exitcond_i_i_reg_200_pp0_iter1_reg),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter00),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC044C000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\ap_CS_fsm[3]_i_2_n_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD000F0F0D0000000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(\ap_CS_fsm[3]_i_2_n_0 ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \cols_V_reg_186[31]_i_1 
       (.I0(Q[0]),
        .I1(img_0_cols_V_c32_empty_n),
        .I2(img_0_rows_V_c31_empty_n),
        .I3(Not_U0_ap_start),
        .O(Not_U0_src_cols_V_read));
  FDRE \cols_V_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[0]),
        .Q(cols_V_reg_186[0]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[10] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[10]),
        .Q(cols_V_reg_186[10]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[11] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[11]),
        .Q(cols_V_reg_186[11]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[12] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[12]),
        .Q(cols_V_reg_186[12]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[13] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[13]),
        .Q(cols_V_reg_186[13]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[14] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[14]),
        .Q(cols_V_reg_186[14]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[15] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[15]),
        .Q(cols_V_reg_186[15]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[16] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[16]),
        .Q(cols_V_reg_186[16]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[17] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[17]),
        .Q(cols_V_reg_186[17]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[18] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[18]),
        .Q(cols_V_reg_186[18]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[19] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[19]),
        .Q(cols_V_reg_186[19]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[1]),
        .Q(cols_V_reg_186[1]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[20] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[20]),
        .Q(cols_V_reg_186[20]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[21] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[21]),
        .Q(cols_V_reg_186[21]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[22] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[22]),
        .Q(cols_V_reg_186[22]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[23] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[23]),
        .Q(cols_V_reg_186[23]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[24] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[24]),
        .Q(cols_V_reg_186[24]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[25] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[25]),
        .Q(cols_V_reg_186[25]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[26] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[26]),
        .Q(cols_V_reg_186[26]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[27] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[27]),
        .Q(cols_V_reg_186[27]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[28] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[28]),
        .Q(cols_V_reg_186[28]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[29] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[29]),
        .Q(cols_V_reg_186[29]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[2]),
        .Q(cols_V_reg_186[2]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[30] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[30]),
        .Q(cols_V_reg_186[30]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[31] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[31]),
        .Q(cols_V_reg_186[31]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[3]),
        .Q(cols_V_reg_186[3]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[4]),
        .Q(cols_V_reg_186[4]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[5] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[5]),
        .Q(cols_V_reg_186[5]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[6] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[6]),
        .Q(cols_V_reg_186[6]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[7] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[7]),
        .Q(cols_V_reg_186[7]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[8] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[8]),
        .Q(cols_V_reg_186[8]),
        .R(1'b0));
  FDRE \cols_V_reg_186_reg[9] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(D[9]),
        .Q(cols_V_reg_186[9]),
        .R(1'b0));
  CARRY4 exitcond1_i_i_fu_153_p2_carry
       (.CI(1'b0),
        .CO({exitcond1_i_i_fu_153_p2_carry_n_0,exitcond1_i_i_fu_153_p2_carry_n_1,exitcond1_i_i_fu_153_p2_carry_n_2,exitcond1_i_i_fu_153_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond1_i_i_fu_153_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond1_i_i_fu_153_p2_carry_i_1_n_0,exitcond1_i_i_fu_153_p2_carry_i_2_n_0,exitcond1_i_i_fu_153_p2_carry_i_3_n_0,exitcond1_i_i_fu_153_p2_carry_i_4_n_0}));
  CARRY4 exitcond1_i_i_fu_153_p2_carry__0
       (.CI(exitcond1_i_i_fu_153_p2_carry_n_0),
        .CO({exitcond1_i_i_fu_153_p2_carry__0_n_0,exitcond1_i_i_fu_153_p2_carry__0_n_1,exitcond1_i_i_fu_153_p2_carry__0_n_2,exitcond1_i_i_fu_153_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond1_i_i_fu_153_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond1_i_i_fu_153_p2_carry__0_i_1_n_0,exitcond1_i_i_fu_153_p2_carry__0_i_2_n_0,exitcond1_i_i_fu_153_p2_carry__0_i_3_n_0,exitcond1_i_i_fu_153_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_i_fu_153_p2_carry__0_i_1
       (.I0(\t_V_reg_131_reg_n_0_[21] ),
        .I1(rows_V_reg_181[21]),
        .I2(\t_V_reg_131_reg_n_0_[22] ),
        .I3(rows_V_reg_181[22]),
        .I4(rows_V_reg_181[23]),
        .I5(\t_V_reg_131_reg_n_0_[23] ),
        .O(exitcond1_i_i_fu_153_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_i_fu_153_p2_carry__0_i_2
       (.I0(\t_V_reg_131_reg_n_0_[18] ),
        .I1(rows_V_reg_181[18]),
        .I2(\t_V_reg_131_reg_n_0_[19] ),
        .I3(rows_V_reg_181[19]),
        .I4(rows_V_reg_181[20]),
        .I5(\t_V_reg_131_reg_n_0_[20] ),
        .O(exitcond1_i_i_fu_153_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_i_fu_153_p2_carry__0_i_3
       (.I0(\t_V_reg_131_reg_n_0_[15] ),
        .I1(rows_V_reg_181[15]),
        .I2(\t_V_reg_131_reg_n_0_[16] ),
        .I3(rows_V_reg_181[16]),
        .I4(rows_V_reg_181[17]),
        .I5(\t_V_reg_131_reg_n_0_[17] ),
        .O(exitcond1_i_i_fu_153_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_i_fu_153_p2_carry__0_i_4
       (.I0(\t_V_reg_131_reg_n_0_[12] ),
        .I1(rows_V_reg_181[12]),
        .I2(\t_V_reg_131_reg_n_0_[13] ),
        .I3(rows_V_reg_181[13]),
        .I4(rows_V_reg_181[14]),
        .I5(\t_V_reg_131_reg_n_0_[14] ),
        .O(exitcond1_i_i_fu_153_p2_carry__0_i_4_n_0));
  CARRY4 exitcond1_i_i_fu_153_p2_carry__1
       (.CI(exitcond1_i_i_fu_153_p2_carry__0_n_0),
        .CO({NLW_exitcond1_i_i_fu_153_p2_carry__1_CO_UNCONNECTED[3],CO,exitcond1_i_i_fu_153_p2_carry__1_n_2,exitcond1_i_i_fu_153_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond1_i_i_fu_153_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond1_i_i_fu_153_p2_carry__1_i_1_n_0,exitcond1_i_i_fu_153_p2_carry__1_i_2_n_0,exitcond1_i_i_fu_153_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond1_i_i_fu_153_p2_carry__1_i_1
       (.I0(rows_V_reg_181[31]),
        .I1(\t_V_reg_131_reg_n_0_[31] ),
        .I2(rows_V_reg_181[30]),
        .I3(\t_V_reg_131_reg_n_0_[30] ),
        .O(exitcond1_i_i_fu_153_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_i_fu_153_p2_carry__1_i_2
       (.I0(\t_V_reg_131_reg_n_0_[27] ),
        .I1(rows_V_reg_181[27]),
        .I2(\t_V_reg_131_reg_n_0_[28] ),
        .I3(rows_V_reg_181[28]),
        .I4(rows_V_reg_181[29]),
        .I5(\t_V_reg_131_reg_n_0_[29] ),
        .O(exitcond1_i_i_fu_153_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_i_fu_153_p2_carry__1_i_3
       (.I0(\t_V_reg_131_reg_n_0_[25] ),
        .I1(rows_V_reg_181[25]),
        .I2(\t_V_reg_131_reg_n_0_[24] ),
        .I3(rows_V_reg_181[24]),
        .I4(rows_V_reg_181[26]),
        .I5(\t_V_reg_131_reg_n_0_[26] ),
        .O(exitcond1_i_i_fu_153_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_i_fu_153_p2_carry_i_1
       (.I0(\t_V_reg_131_reg_n_0_[10] ),
        .I1(rows_V_reg_181[10]),
        .I2(\t_V_reg_131_reg_n_0_[9] ),
        .I3(rows_V_reg_181[9]),
        .I4(rows_V_reg_181[11]),
        .I5(\t_V_reg_131_reg_n_0_[11] ),
        .O(exitcond1_i_i_fu_153_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_i_fu_153_p2_carry_i_2
       (.I0(\t_V_reg_131_reg_n_0_[8] ),
        .I1(rows_V_reg_181[8]),
        .I2(\t_V_reg_131_reg_n_0_[6] ),
        .I3(rows_V_reg_181[6]),
        .I4(rows_V_reg_181[7]),
        .I5(\t_V_reg_131_reg_n_0_[7] ),
        .O(exitcond1_i_i_fu_153_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_i_fu_153_p2_carry_i_3
       (.I0(\t_V_reg_131_reg_n_0_[3] ),
        .I1(rows_V_reg_181[3]),
        .I2(\t_V_reg_131_reg_n_0_[4] ),
        .I3(rows_V_reg_181[4]),
        .I4(rows_V_reg_181[5]),
        .I5(\t_V_reg_131_reg_n_0_[5] ),
        .O(exitcond1_i_i_fu_153_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_i_fu_153_p2_carry_i_4
       (.I0(\t_V_reg_131_reg_n_0_[0] ),
        .I1(rows_V_reg_181[0]),
        .I2(\t_V_reg_131_reg_n_0_[1] ),
        .I3(rows_V_reg_181[1]),
        .I4(rows_V_reg_181[2]),
        .I5(\t_V_reg_131_reg_n_0_[2] ),
        .O(exitcond1_i_i_fu_153_p2_carry_i_4_n_0));
  CARRY4 exitcond_i_i_fu_164_p2_carry
       (.CI(1'b0),
        .CO({exitcond_i_i_fu_164_p2_carry_n_0,exitcond_i_i_fu_164_p2_carry_n_1,exitcond_i_i_fu_164_p2_carry_n_2,exitcond_i_i_fu_164_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_i_fu_164_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_i_i_fu_164_p2_carry_i_1_n_0,exitcond_i_i_fu_164_p2_carry_i_2_n_0,exitcond_i_i_fu_164_p2_carry_i_3_n_0,exitcond_i_i_fu_164_p2_carry_i_4_n_0}));
  CARRY4 exitcond_i_i_fu_164_p2_carry__0
       (.CI(exitcond_i_i_fu_164_p2_carry_n_0),
        .CO({exitcond_i_i_fu_164_p2_carry__0_n_0,exitcond_i_i_fu_164_p2_carry__0_n_1,exitcond_i_i_fu_164_p2_carry__0_n_2,exitcond_i_i_fu_164_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_i_fu_164_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond_i_i_fu_164_p2_carry__0_i_1_n_0,exitcond_i_i_fu_164_p2_carry__0_i_2_n_0,exitcond_i_i_fu_164_p2_carry__0_i_3_n_0,exitcond_i_i_fu_164_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_i_fu_164_p2_carry__0_i_1
       (.I0(t_V_3_reg_142_reg[21]),
        .I1(cols_V_reg_186[21]),
        .I2(t_V_3_reg_142_reg[22]),
        .I3(cols_V_reg_186[22]),
        .I4(cols_V_reg_186[23]),
        .I5(t_V_3_reg_142_reg[23]),
        .O(exitcond_i_i_fu_164_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_i_fu_164_p2_carry__0_i_2
       (.I0(t_V_3_reg_142_reg[18]),
        .I1(cols_V_reg_186[18]),
        .I2(t_V_3_reg_142_reg[19]),
        .I3(cols_V_reg_186[19]),
        .I4(cols_V_reg_186[20]),
        .I5(t_V_3_reg_142_reg[20]),
        .O(exitcond_i_i_fu_164_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_i_fu_164_p2_carry__0_i_3
       (.I0(t_V_3_reg_142_reg[15]),
        .I1(cols_V_reg_186[15]),
        .I2(t_V_3_reg_142_reg[16]),
        .I3(cols_V_reg_186[16]),
        .I4(cols_V_reg_186[17]),
        .I5(t_V_3_reg_142_reg[17]),
        .O(exitcond_i_i_fu_164_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_i_fu_164_p2_carry__0_i_4
       (.I0(t_V_3_reg_142_reg[13]),
        .I1(cols_V_reg_186[13]),
        .I2(t_V_3_reg_142_reg[12]),
        .I3(cols_V_reg_186[12]),
        .I4(cols_V_reg_186[14]),
        .I5(t_V_3_reg_142_reg[14]),
        .O(exitcond_i_i_fu_164_p2_carry__0_i_4_n_0));
  CARRY4 exitcond_i_i_fu_164_p2_carry__1
       (.CI(exitcond_i_i_fu_164_p2_carry__0_n_0),
        .CO({NLW_exitcond_i_i_fu_164_p2_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state3,exitcond_i_i_fu_164_p2_carry__1_n_2,exitcond_i_i_fu_164_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_i_fu_164_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond_i_i_fu_164_p2_carry__1_i_1_n_0,exitcond_i_i_fu_164_p2_carry__1_i_2_n_0,exitcond_i_i_fu_164_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond_i_i_fu_164_p2_carry__1_i_1
       (.I0(cols_V_reg_186[31]),
        .I1(t_V_3_reg_142_reg[31]),
        .I2(cols_V_reg_186[30]),
        .I3(t_V_3_reg_142_reg[30]),
        .O(exitcond_i_i_fu_164_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_i_fu_164_p2_carry__1_i_2
       (.I0(t_V_3_reg_142_reg[27]),
        .I1(cols_V_reg_186[27]),
        .I2(t_V_3_reg_142_reg[28]),
        .I3(cols_V_reg_186[28]),
        .I4(cols_V_reg_186[29]),
        .I5(t_V_3_reg_142_reg[29]),
        .O(exitcond_i_i_fu_164_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_i_fu_164_p2_carry__1_i_3
       (.I0(t_V_3_reg_142_reg[24]),
        .I1(cols_V_reg_186[24]),
        .I2(t_V_3_reg_142_reg[25]),
        .I3(cols_V_reg_186[25]),
        .I4(cols_V_reg_186[26]),
        .I5(t_V_3_reg_142_reg[26]),
        .O(exitcond_i_i_fu_164_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_i_fu_164_p2_carry_i_1
       (.I0(t_V_3_reg_142_reg[10]),
        .I1(cols_V_reg_186[10]),
        .I2(t_V_3_reg_142_reg[9]),
        .I3(cols_V_reg_186[9]),
        .I4(cols_V_reg_186[11]),
        .I5(t_V_3_reg_142_reg[11]),
        .O(exitcond_i_i_fu_164_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_i_fu_164_p2_carry_i_2
       (.I0(t_V_3_reg_142_reg[6]),
        .I1(cols_V_reg_186[6]),
        .I2(t_V_3_reg_142_reg[7]),
        .I3(cols_V_reg_186[7]),
        .I4(cols_V_reg_186[8]),
        .I5(t_V_3_reg_142_reg[8]),
        .O(exitcond_i_i_fu_164_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_i_fu_164_p2_carry_i_3
       (.I0(t_V_3_reg_142_reg[3]),
        .I1(cols_V_reg_186[3]),
        .I2(t_V_3_reg_142_reg[4]),
        .I3(cols_V_reg_186[4]),
        .I4(cols_V_reg_186[5]),
        .I5(t_V_3_reg_142_reg[5]),
        .O(exitcond_i_i_fu_164_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_i_fu_164_p2_carry_i_4
       (.I0(t_V_3_reg_142_reg[2]),
        .I1(cols_V_reg_186[2]),
        .I2(t_V_3_reg_142_reg[0]),
        .I3(cols_V_reg_186[0]),
        .I4(cols_V_reg_186[1]),
        .I5(t_V_3_reg_142_reg[1]),
        .O(exitcond_i_i_fu_164_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_i_reg_200[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .I3(\exitcond_i_i_reg_200_reg_n_0_[0] ),
        .O(\exitcond_i_i_reg_200[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_i_reg_200_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_i_i_reg_200_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .I3(exitcond_i_i_reg_200_pp0_iter1_reg),
        .O(\exitcond_i_i_reg_200_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_i_i_reg_200_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_i_reg_200_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_i_i_reg_200_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_i_i_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_i_reg_200[0]_i_1_n_0 ),
        .Q(\exitcond_i_i_reg_200_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 i_V_fu_158_p2_carry
       (.CI(1'b0),
        .CO({i_V_fu_158_p2_carry_n_0,i_V_fu_158_p2_carry_n_1,i_V_fu_158_p2_carry_n_2,i_V_fu_158_p2_carry_n_3}),
        .CYINIT(\t_V_reg_131_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_158_p2[4:1]),
        .S({\t_V_reg_131_reg_n_0_[4] ,\t_V_reg_131_reg_n_0_[3] ,\t_V_reg_131_reg_n_0_[2] ,\t_V_reg_131_reg_n_0_[1] }));
  CARRY4 i_V_fu_158_p2_carry__0
       (.CI(i_V_fu_158_p2_carry_n_0),
        .CO({i_V_fu_158_p2_carry__0_n_0,i_V_fu_158_p2_carry__0_n_1,i_V_fu_158_p2_carry__0_n_2,i_V_fu_158_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_158_p2[8:5]),
        .S({\t_V_reg_131_reg_n_0_[8] ,\t_V_reg_131_reg_n_0_[7] ,\t_V_reg_131_reg_n_0_[6] ,\t_V_reg_131_reg_n_0_[5] }));
  CARRY4 i_V_fu_158_p2_carry__1
       (.CI(i_V_fu_158_p2_carry__0_n_0),
        .CO({i_V_fu_158_p2_carry__1_n_0,i_V_fu_158_p2_carry__1_n_1,i_V_fu_158_p2_carry__1_n_2,i_V_fu_158_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_158_p2[12:9]),
        .S({\t_V_reg_131_reg_n_0_[12] ,\t_V_reg_131_reg_n_0_[11] ,\t_V_reg_131_reg_n_0_[10] ,\t_V_reg_131_reg_n_0_[9] }));
  CARRY4 i_V_fu_158_p2_carry__2
       (.CI(i_V_fu_158_p2_carry__1_n_0),
        .CO({i_V_fu_158_p2_carry__2_n_0,i_V_fu_158_p2_carry__2_n_1,i_V_fu_158_p2_carry__2_n_2,i_V_fu_158_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_158_p2[16:13]),
        .S({\t_V_reg_131_reg_n_0_[16] ,\t_V_reg_131_reg_n_0_[15] ,\t_V_reg_131_reg_n_0_[14] ,\t_V_reg_131_reg_n_0_[13] }));
  CARRY4 i_V_fu_158_p2_carry__3
       (.CI(i_V_fu_158_p2_carry__2_n_0),
        .CO({i_V_fu_158_p2_carry__3_n_0,i_V_fu_158_p2_carry__3_n_1,i_V_fu_158_p2_carry__3_n_2,i_V_fu_158_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_158_p2[20:17]),
        .S({\t_V_reg_131_reg_n_0_[20] ,\t_V_reg_131_reg_n_0_[19] ,\t_V_reg_131_reg_n_0_[18] ,\t_V_reg_131_reg_n_0_[17] }));
  CARRY4 i_V_fu_158_p2_carry__4
       (.CI(i_V_fu_158_p2_carry__3_n_0),
        .CO({i_V_fu_158_p2_carry__4_n_0,i_V_fu_158_p2_carry__4_n_1,i_V_fu_158_p2_carry__4_n_2,i_V_fu_158_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_158_p2[24:21]),
        .S({\t_V_reg_131_reg_n_0_[24] ,\t_V_reg_131_reg_n_0_[23] ,\t_V_reg_131_reg_n_0_[22] ,\t_V_reg_131_reg_n_0_[21] }));
  CARRY4 i_V_fu_158_p2_carry__5
       (.CI(i_V_fu_158_p2_carry__4_n_0),
        .CO({i_V_fu_158_p2_carry__5_n_0,i_V_fu_158_p2_carry__5_n_1,i_V_fu_158_p2_carry__5_n_2,i_V_fu_158_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_158_p2[28:25]),
        .S({\t_V_reg_131_reg_n_0_[28] ,\t_V_reg_131_reg_n_0_[27] ,\t_V_reg_131_reg_n_0_[26] ,\t_V_reg_131_reg_n_0_[25] }));
  CARRY4 i_V_fu_158_p2_carry__6
       (.CI(i_V_fu_158_p2_carry__5_n_0),
        .CO({NLW_i_V_fu_158_p2_carry__6_CO_UNCONNECTED[3:2],i_V_fu_158_p2_carry__6_n_2,i_V_fu_158_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_V_fu_158_p2_carry__6_O_UNCONNECTED[3],i_V_fu_158_p2[31:29]}),
        .S({1'b0,\t_V_reg_131_reg_n_0_[31] ,\t_V_reg_131_reg_n_0_[30] ,\t_V_reg_131_reg_n_0_[29] }));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_195[0]_i_1 
       (.I0(\t_V_reg_131_reg_n_0_[0] ),
        .O(i_V_fu_158_p2[0]));
  FDRE \i_V_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[0]),
        .Q(i_V_reg_195[0]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[10]),
        .Q(i_V_reg_195[10]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[11]),
        .Q(i_V_reg_195[11]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[12]),
        .Q(i_V_reg_195[12]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[13]),
        .Q(i_V_reg_195[13]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[14]),
        .Q(i_V_reg_195[14]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[15]),
        .Q(i_V_reg_195[15]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[16]),
        .Q(i_V_reg_195[16]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[17]),
        .Q(i_V_reg_195[17]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[18]),
        .Q(i_V_reg_195[18]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[19]),
        .Q(i_V_reg_195[19]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[1]),
        .Q(i_V_reg_195[1]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[20]),
        .Q(i_V_reg_195[20]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[21]),
        .Q(i_V_reg_195[21]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[22]),
        .Q(i_V_reg_195[22]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[23]),
        .Q(i_V_reg_195[23]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[24]),
        .Q(i_V_reg_195[24]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[25]),
        .Q(i_V_reg_195[25]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[26]),
        .Q(i_V_reg_195[26]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[27]),
        .Q(i_V_reg_195[27]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[28]),
        .Q(i_V_reg_195[28]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[29]),
        .Q(i_V_reg_195[29]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[2]),
        .Q(i_V_reg_195[2]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[30]),
        .Q(i_V_reg_195[30]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[31]),
        .Q(i_V_reg_195[31]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[3]),
        .Q(i_V_reg_195[3]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[4]),
        .Q(i_V_reg_195[4]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[5]),
        .Q(i_V_reg_195[5]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[6]),
        .Q(i_V_reg_195[6]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[7]),
        .Q(i_V_reg_195[7]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[8]),
        .Q(i_V_reg_195[8]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_158_p2[9]),
        .Q(i_V_reg_195[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0800F7FFF7FF0800)) 
    \mOutPtr[0]_i_1 
       (.I0(exitcond_i_i_reg_2000),
        .I1(img_0_data_stream_0_empty_n),
        .I2(\exitcond_i_i_reg_200_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(shiftReg_ce_0),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(exitcond_i_i_reg_2000));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(img_0_data_stream_0_empty_n),
        .I3(\exitcond_i_i_reg_200_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\mOutPtr_reg[1] ));
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[2]_i_2__0 
       (.I0(Not_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .O(\mOutPtr_reg[2] ));
  FDRE \rows_V_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [0]),
        .Q(rows_V_reg_181[0]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[10] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [10]),
        .Q(rows_V_reg_181[10]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[11] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [11]),
        .Q(rows_V_reg_181[11]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[12] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [12]),
        .Q(rows_V_reg_181[12]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[13] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [13]),
        .Q(rows_V_reg_181[13]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[14] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [14]),
        .Q(rows_V_reg_181[14]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[15] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [15]),
        .Q(rows_V_reg_181[15]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[16] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [16]),
        .Q(rows_V_reg_181[16]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[17] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [17]),
        .Q(rows_V_reg_181[17]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[18] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [18]),
        .Q(rows_V_reg_181[18]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[19] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [19]),
        .Q(rows_V_reg_181[19]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[1] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [1]),
        .Q(rows_V_reg_181[1]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[20] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [20]),
        .Q(rows_V_reg_181[20]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[21] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [21]),
        .Q(rows_V_reg_181[21]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[22] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [22]),
        .Q(rows_V_reg_181[22]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[23] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [23]),
        .Q(rows_V_reg_181[23]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[24] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [24]),
        .Q(rows_V_reg_181[24]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[25] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [25]),
        .Q(rows_V_reg_181[25]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[26] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [26]),
        .Q(rows_V_reg_181[26]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[27] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [27]),
        .Q(rows_V_reg_181[27]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[28] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [28]),
        .Q(rows_V_reg_181[28]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[29] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [29]),
        .Q(rows_V_reg_181[29]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[2] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [2]),
        .Q(rows_V_reg_181[2]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[30] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [30]),
        .Q(rows_V_reg_181[30]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[31] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [31]),
        .Q(rows_V_reg_181[31]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[3] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [3]),
        .Q(rows_V_reg_181[3]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[4] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [4]),
        .Q(rows_V_reg_181[4]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[5] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [5]),
        .Q(rows_V_reg_181[5]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[6] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [6]),
        .Q(rows_V_reg_181[6]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[7] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [7]),
        .Q(rows_V_reg_181[7]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[8] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [8]),
        .Q(rows_V_reg_181[8]),
        .R(1'b0));
  FDRE \rows_V_reg_181_reg[9] 
       (.C(ap_clk),
        .CE(Not_U0_src_cols_V_read),
        .D(\rows_V_reg_393_reg[31] [9]),
        .Q(rows_V_reg_181[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFBF00000000)) 
    \t_V_3_reg_142[0]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(CO),
        .I5(Q[1]),
        .O(t_V_3_reg_142));
  LUT4 #(
    .INIT(16'h0040)) 
    \t_V_3_reg_142[0]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_3_reg_1420));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_3_reg_142[0]_i_4 
       (.I0(t_V_3_reg_142_reg[0]),
        .O(\t_V_3_reg_142[0]_i_4_n_0 ));
  FDRE \t_V_3_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[0]_i_3_n_7 ),
        .Q(t_V_3_reg_142_reg[0]),
        .R(t_V_3_reg_142));
  CARRY4 \t_V_3_reg_142_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_3_reg_142_reg[0]_i_3_n_0 ,\t_V_3_reg_142_reg[0]_i_3_n_1 ,\t_V_3_reg_142_reg[0]_i_3_n_2 ,\t_V_3_reg_142_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_3_reg_142_reg[0]_i_3_n_4 ,\t_V_3_reg_142_reg[0]_i_3_n_5 ,\t_V_3_reg_142_reg[0]_i_3_n_6 ,\t_V_3_reg_142_reg[0]_i_3_n_7 }),
        .S({t_V_3_reg_142_reg[3:1],\t_V_3_reg_142[0]_i_4_n_0 }));
  FDRE \t_V_3_reg_142_reg[10] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[8]_i_1_n_5 ),
        .Q(t_V_3_reg_142_reg[10]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[11] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[8]_i_1_n_4 ),
        .Q(t_V_3_reg_142_reg[11]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[12] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[12]_i_1_n_7 ),
        .Q(t_V_3_reg_142_reg[12]),
        .R(t_V_3_reg_142));
  CARRY4 \t_V_3_reg_142_reg[12]_i_1 
       (.CI(\t_V_3_reg_142_reg[8]_i_1_n_0 ),
        .CO({\t_V_3_reg_142_reg[12]_i_1_n_0 ,\t_V_3_reg_142_reg[12]_i_1_n_1 ,\t_V_3_reg_142_reg[12]_i_1_n_2 ,\t_V_3_reg_142_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_142_reg[12]_i_1_n_4 ,\t_V_3_reg_142_reg[12]_i_1_n_5 ,\t_V_3_reg_142_reg[12]_i_1_n_6 ,\t_V_3_reg_142_reg[12]_i_1_n_7 }),
        .S(t_V_3_reg_142_reg[15:12]));
  FDRE \t_V_3_reg_142_reg[13] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[12]_i_1_n_6 ),
        .Q(t_V_3_reg_142_reg[13]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[14] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[12]_i_1_n_5 ),
        .Q(t_V_3_reg_142_reg[14]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[15] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[12]_i_1_n_4 ),
        .Q(t_V_3_reg_142_reg[15]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[16] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[16]_i_1_n_7 ),
        .Q(t_V_3_reg_142_reg[16]),
        .R(t_V_3_reg_142));
  CARRY4 \t_V_3_reg_142_reg[16]_i_1 
       (.CI(\t_V_3_reg_142_reg[12]_i_1_n_0 ),
        .CO({\t_V_3_reg_142_reg[16]_i_1_n_0 ,\t_V_3_reg_142_reg[16]_i_1_n_1 ,\t_V_3_reg_142_reg[16]_i_1_n_2 ,\t_V_3_reg_142_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_142_reg[16]_i_1_n_4 ,\t_V_3_reg_142_reg[16]_i_1_n_5 ,\t_V_3_reg_142_reg[16]_i_1_n_6 ,\t_V_3_reg_142_reg[16]_i_1_n_7 }),
        .S(t_V_3_reg_142_reg[19:16]));
  FDRE \t_V_3_reg_142_reg[17] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[16]_i_1_n_6 ),
        .Q(t_V_3_reg_142_reg[17]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[18] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[16]_i_1_n_5 ),
        .Q(t_V_3_reg_142_reg[18]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[19] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[16]_i_1_n_4 ),
        .Q(t_V_3_reg_142_reg[19]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[1] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[0]_i_3_n_6 ),
        .Q(t_V_3_reg_142_reg[1]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[20] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[20]_i_1_n_7 ),
        .Q(t_V_3_reg_142_reg[20]),
        .R(t_V_3_reg_142));
  CARRY4 \t_V_3_reg_142_reg[20]_i_1 
       (.CI(\t_V_3_reg_142_reg[16]_i_1_n_0 ),
        .CO({\t_V_3_reg_142_reg[20]_i_1_n_0 ,\t_V_3_reg_142_reg[20]_i_1_n_1 ,\t_V_3_reg_142_reg[20]_i_1_n_2 ,\t_V_3_reg_142_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_142_reg[20]_i_1_n_4 ,\t_V_3_reg_142_reg[20]_i_1_n_5 ,\t_V_3_reg_142_reg[20]_i_1_n_6 ,\t_V_3_reg_142_reg[20]_i_1_n_7 }),
        .S(t_V_3_reg_142_reg[23:20]));
  FDRE \t_V_3_reg_142_reg[21] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[20]_i_1_n_6 ),
        .Q(t_V_3_reg_142_reg[21]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[22] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[20]_i_1_n_5 ),
        .Q(t_V_3_reg_142_reg[22]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[23] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[20]_i_1_n_4 ),
        .Q(t_V_3_reg_142_reg[23]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[24] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[24]_i_1_n_7 ),
        .Q(t_V_3_reg_142_reg[24]),
        .R(t_V_3_reg_142));
  CARRY4 \t_V_3_reg_142_reg[24]_i_1 
       (.CI(\t_V_3_reg_142_reg[20]_i_1_n_0 ),
        .CO({\t_V_3_reg_142_reg[24]_i_1_n_0 ,\t_V_3_reg_142_reg[24]_i_1_n_1 ,\t_V_3_reg_142_reg[24]_i_1_n_2 ,\t_V_3_reg_142_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_142_reg[24]_i_1_n_4 ,\t_V_3_reg_142_reg[24]_i_1_n_5 ,\t_V_3_reg_142_reg[24]_i_1_n_6 ,\t_V_3_reg_142_reg[24]_i_1_n_7 }),
        .S(t_V_3_reg_142_reg[27:24]));
  FDRE \t_V_3_reg_142_reg[25] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[24]_i_1_n_6 ),
        .Q(t_V_3_reg_142_reg[25]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[26] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[24]_i_1_n_5 ),
        .Q(t_V_3_reg_142_reg[26]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[27] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[24]_i_1_n_4 ),
        .Q(t_V_3_reg_142_reg[27]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[28] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[28]_i_1_n_7 ),
        .Q(t_V_3_reg_142_reg[28]),
        .R(t_V_3_reg_142));
  CARRY4 \t_V_3_reg_142_reg[28]_i_1 
       (.CI(\t_V_3_reg_142_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_3_reg_142_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_3_reg_142_reg[28]_i_1_n_1 ,\t_V_3_reg_142_reg[28]_i_1_n_2 ,\t_V_3_reg_142_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_142_reg[28]_i_1_n_4 ,\t_V_3_reg_142_reg[28]_i_1_n_5 ,\t_V_3_reg_142_reg[28]_i_1_n_6 ,\t_V_3_reg_142_reg[28]_i_1_n_7 }),
        .S(t_V_3_reg_142_reg[31:28]));
  FDRE \t_V_3_reg_142_reg[29] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[28]_i_1_n_6 ),
        .Q(t_V_3_reg_142_reg[29]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[2] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[0]_i_3_n_5 ),
        .Q(t_V_3_reg_142_reg[2]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[30] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[28]_i_1_n_5 ),
        .Q(t_V_3_reg_142_reg[30]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[31] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[28]_i_1_n_4 ),
        .Q(t_V_3_reg_142_reg[31]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[3] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[0]_i_3_n_4 ),
        .Q(t_V_3_reg_142_reg[3]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[4] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[4]_i_1_n_7 ),
        .Q(t_V_3_reg_142_reg[4]),
        .R(t_V_3_reg_142));
  CARRY4 \t_V_3_reg_142_reg[4]_i_1 
       (.CI(\t_V_3_reg_142_reg[0]_i_3_n_0 ),
        .CO({\t_V_3_reg_142_reg[4]_i_1_n_0 ,\t_V_3_reg_142_reg[4]_i_1_n_1 ,\t_V_3_reg_142_reg[4]_i_1_n_2 ,\t_V_3_reg_142_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_142_reg[4]_i_1_n_4 ,\t_V_3_reg_142_reg[4]_i_1_n_5 ,\t_V_3_reg_142_reg[4]_i_1_n_6 ,\t_V_3_reg_142_reg[4]_i_1_n_7 }),
        .S(t_V_3_reg_142_reg[7:4]));
  FDRE \t_V_3_reg_142_reg[5] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[4]_i_1_n_6 ),
        .Q(t_V_3_reg_142_reg[5]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[6] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[4]_i_1_n_5 ),
        .Q(t_V_3_reg_142_reg[6]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[7] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[4]_i_1_n_4 ),
        .Q(t_V_3_reg_142_reg[7]),
        .R(t_V_3_reg_142));
  FDRE \t_V_3_reg_142_reg[8] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[8]_i_1_n_7 ),
        .Q(t_V_3_reg_142_reg[8]),
        .R(t_V_3_reg_142));
  CARRY4 \t_V_3_reg_142_reg[8]_i_1 
       (.CI(\t_V_3_reg_142_reg[4]_i_1_n_0 ),
        .CO({\t_V_3_reg_142_reg[8]_i_1_n_0 ,\t_V_3_reg_142_reg[8]_i_1_n_1 ,\t_V_3_reg_142_reg[8]_i_1_n_2 ,\t_V_3_reg_142_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_142_reg[8]_i_1_n_4 ,\t_V_3_reg_142_reg[8]_i_1_n_5 ,\t_V_3_reg_142_reg[8]_i_1_n_6 ,\t_V_3_reg_142_reg[8]_i_1_n_7 }),
        .S(t_V_3_reg_142_reg[11:8]));
  FDRE \t_V_3_reg_142_reg[9] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1420),
        .D(\t_V_3_reg_142_reg[8]_i_1_n_6 ),
        .Q(t_V_3_reg_142_reg[9]),
        .R(t_V_3_reg_142));
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_reg_131[31]_i_1 
       (.I0(Not_U0_ap_start),
        .I1(img_0_rows_V_c31_empty_n),
        .I2(img_0_cols_V_c32_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state6),
        .O(t_V_reg_131));
  FDRE \t_V_reg_131_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[0]),
        .Q(\t_V_reg_131_reg_n_0_[0] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[10]),
        .Q(\t_V_reg_131_reg_n_0_[10] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[11]),
        .Q(\t_V_reg_131_reg_n_0_[11] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[12]),
        .Q(\t_V_reg_131_reg_n_0_[12] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[13]),
        .Q(\t_V_reg_131_reg_n_0_[13] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[14]),
        .Q(\t_V_reg_131_reg_n_0_[14] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[15]),
        .Q(\t_V_reg_131_reg_n_0_[15] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[16]),
        .Q(\t_V_reg_131_reg_n_0_[16] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[17]),
        .Q(\t_V_reg_131_reg_n_0_[17] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[18]),
        .Q(\t_V_reg_131_reg_n_0_[18] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[19]),
        .Q(\t_V_reg_131_reg_n_0_[19] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[1]),
        .Q(\t_V_reg_131_reg_n_0_[1] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[20]),
        .Q(\t_V_reg_131_reg_n_0_[20] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[21]),
        .Q(\t_V_reg_131_reg_n_0_[21] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[22]),
        .Q(\t_V_reg_131_reg_n_0_[22] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[23]),
        .Q(\t_V_reg_131_reg_n_0_[23] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[24]),
        .Q(\t_V_reg_131_reg_n_0_[24] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[25]),
        .Q(\t_V_reg_131_reg_n_0_[25] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[26]),
        .Q(\t_V_reg_131_reg_n_0_[26] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[27]),
        .Q(\t_V_reg_131_reg_n_0_[27] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[28]),
        .Q(\t_V_reg_131_reg_n_0_[28] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[29]),
        .Q(\t_V_reg_131_reg_n_0_[29] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[2]),
        .Q(\t_V_reg_131_reg_n_0_[2] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[30]),
        .Q(\t_V_reg_131_reg_n_0_[30] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[31]),
        .Q(\t_V_reg_131_reg_n_0_[31] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[3]),
        .Q(\t_V_reg_131_reg_n_0_[3] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[4]),
        .Q(\t_V_reg_131_reg_n_0_[4] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[5]),
        .Q(\t_V_reg_131_reg_n_0_[5] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[6]),
        .Q(\t_V_reg_131_reg_n_0_[6] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[7]),
        .Q(\t_V_reg_131_reg_n_0_[7] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[8]),
        .Q(\t_V_reg_131_reg_n_0_[8] ),
        .R(t_V_reg_131));
  FDRE \t_V_reg_131_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[9]),
        .Q(\t_V_reg_131_reg_n_0_[9] ),
        .R(t_V_reg_131));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_5_reg_209[7]_inv_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_i_reg_200_reg_n_0_[0] ),
        .O(tmp_5_reg_2090));
  FDRE #(
    .INIT(1'b1)) 
    \tmp_5_reg_209_reg[0]_inv 
       (.C(ap_clk),
        .CE(tmp_5_reg_2090),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0][7] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \tmp_5_reg_209_reg[1]_inv 
       (.C(ap_clk),
        .CE(tmp_5_reg_2090),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0][7] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \tmp_5_reg_209_reg[2]_inv 
       (.C(ap_clk),
        .CE(tmp_5_reg_2090),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0][7] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \tmp_5_reg_209_reg[3]_inv 
       (.C(ap_clk),
        .CE(tmp_5_reg_2090),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0][7] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \tmp_5_reg_209_reg[4]_inv 
       (.C(ap_clk),
        .CE(tmp_5_reg_2090),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0][7] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \tmp_5_reg_209_reg[5]_inv 
       (.C(ap_clk),
        .CE(tmp_5_reg_2090),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0][7] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \tmp_5_reg_209_reg[6]_inv 
       (.C(ap_clk),
        .CE(tmp_5_reg_2090),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0][7] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \tmp_5_reg_209_reg[7]_inv 
       (.C(ap_clk),
        .CE(tmp_5_reg_2090),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0][7] [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Reduce_my" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_Reduce_my
   (DOBDO,
    Q,
    CO,
    \tmp_4_reg_288_reg[15]_0 ,
    \tmp_i_40_reg_264_reg[0]_0 ,
    \i_V_reg_259_reg[31]_0 ,
    E,
    internal_empty_n4_out,
    \mOutPtr_reg[2] ,
    Reduce_my_U0_src_cols_V_read,
    dst_buffer_addr_reg_282_pp0_iter1_reg0,
    internal_full_n_reg,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_clk,
    S,
    ap_rst_n,
    start_once_reg_reg,
    Reduce_my_U0_ap_start,
    img_2_rows_V_c_empty_n,
    img_2_cols_V_c_empty_n,
    img_2_data_stream_0_empty_n,
    Vdist_data_stream_0_full_n,
    ap_rst_n_inv,
    out,
    \int_cols_reg[31] );
  output [0:0]DOBDO;
  output [15:0]Q;
  output [0:0]CO;
  output \tmp_4_reg_288_reg[15]_0 ;
  output \tmp_i_40_reg_264_reg[0]_0 ;
  output [1:0]\i_V_reg_259_reg[31]_0 ;
  output [0:0]E;
  output internal_empty_n4_out;
  output \mOutPtr_reg[2] ;
  output Reduce_my_U0_src_cols_V_read;
  output dst_buffer_addr_reg_282_pp0_iter1_reg0;
  output internal_full_n_reg;
  output shiftReg_ce;
  output internal_full_n_reg_0;
  input ap_clk;
  input [0:0]S;
  input ap_rst_n;
  input start_once_reg_reg;
  input Reduce_my_U0_ap_start;
  input img_2_rows_V_c_empty_n;
  input img_2_cols_V_c_empty_n;
  input img_2_data_stream_0_empty_n;
  input Vdist_data_stream_0_full_n;
  input ap_rst_n_inv;
  input [31:0]out;
  input [31:0]\int_cols_reg[31] ;

  wire [0:0]CO;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [15:0]Q;
  wire Reduce_my_U0_ap_start;
  wire Reduce_my_U0_src_cols_V_read;
  wire [0:0]S;
  wire Vdist_data_stream_0_full_n;
  wire \ap_CS_fsm[2]_i_2__3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]cols_V_reg_245;
  wire [9:0]dst_buffer_addr_reg_282;
  wire dst_buffer_addr_reg_2820;
  wire [9:0]dst_buffer_addr_reg_282_pp0_iter1_reg;
  wire dst_buffer_addr_reg_282_pp0_iter1_reg0;
  wire \exitcond3_i_fu_181_p2_inferred__0/i__carry__0_n_0 ;
  wire \exitcond3_i_fu_181_p2_inferred__0/i__carry__0_n_1 ;
  wire \exitcond3_i_fu_181_p2_inferred__0/i__carry__0_n_2 ;
  wire \exitcond3_i_fu_181_p2_inferred__0/i__carry__0_n_3 ;
  wire \exitcond3_i_fu_181_p2_inferred__0/i__carry__1_n_2 ;
  wire \exitcond3_i_fu_181_p2_inferred__0/i__carry__1_n_3 ;
  wire \exitcond3_i_fu_181_p2_inferred__0/i__carry_n_0 ;
  wire \exitcond3_i_fu_181_p2_inferred__0/i__carry_n_1 ;
  wire \exitcond3_i_fu_181_p2_inferred__0/i__carry_n_2 ;
  wire \exitcond3_i_fu_181_p2_inferred__0/i__carry_n_3 ;
  wire exitcond_i_fu_207_p2_carry__0_i_1_n_0;
  wire exitcond_i_fu_207_p2_carry__0_i_2_n_0;
  wire exitcond_i_fu_207_p2_carry__0_i_3_n_0;
  wire exitcond_i_fu_207_p2_carry__0_i_4_n_0;
  wire exitcond_i_fu_207_p2_carry__0_n_0;
  wire exitcond_i_fu_207_p2_carry__0_n_1;
  wire exitcond_i_fu_207_p2_carry__0_n_2;
  wire exitcond_i_fu_207_p2_carry__0_n_3;
  wire exitcond_i_fu_207_p2_carry__1_i_1_n_0;
  wire exitcond_i_fu_207_p2_carry__1_i_2_n_0;
  wire exitcond_i_fu_207_p2_carry__1_i_3_n_0;
  wire exitcond_i_fu_207_p2_carry__1_n_2;
  wire exitcond_i_fu_207_p2_carry__1_n_3;
  wire exitcond_i_fu_207_p2_carry_i_1_n_0;
  wire exitcond_i_fu_207_p2_carry_i_2_n_0;
  wire exitcond_i_fu_207_p2_carry_i_3_n_0;
  wire exitcond_i_fu_207_p2_carry_i_4_n_0;
  wire exitcond_i_fu_207_p2_carry_n_0;
  wire exitcond_i_fu_207_p2_carry_n_1;
  wire exitcond_i_fu_207_p2_carry_n_2;
  wire exitcond_i_fu_207_p2_carry_n_3;
  wire [31:0]i_V_fu_186_p2;
  wire i_V_fu_186_p2_carry__0_n_0;
  wire i_V_fu_186_p2_carry__0_n_1;
  wire i_V_fu_186_p2_carry__0_n_2;
  wire i_V_fu_186_p2_carry__0_n_3;
  wire i_V_fu_186_p2_carry__1_n_0;
  wire i_V_fu_186_p2_carry__1_n_1;
  wire i_V_fu_186_p2_carry__1_n_2;
  wire i_V_fu_186_p2_carry__1_n_3;
  wire i_V_fu_186_p2_carry__2_n_0;
  wire i_V_fu_186_p2_carry__2_n_1;
  wire i_V_fu_186_p2_carry__2_n_2;
  wire i_V_fu_186_p2_carry__2_n_3;
  wire i_V_fu_186_p2_carry__3_n_0;
  wire i_V_fu_186_p2_carry__3_n_1;
  wire i_V_fu_186_p2_carry__3_n_2;
  wire i_V_fu_186_p2_carry__3_n_3;
  wire i_V_fu_186_p2_carry__4_n_0;
  wire i_V_fu_186_p2_carry__4_n_1;
  wire i_V_fu_186_p2_carry__4_n_2;
  wire i_V_fu_186_p2_carry__4_n_3;
  wire i_V_fu_186_p2_carry__5_n_0;
  wire i_V_fu_186_p2_carry__5_n_1;
  wire i_V_fu_186_p2_carry__5_n_2;
  wire i_V_fu_186_p2_carry__5_n_3;
  wire i_V_fu_186_p2_carry__6_n_2;
  wire i_V_fu_186_p2_carry__6_n_3;
  wire i_V_fu_186_p2_carry_n_0;
  wire i_V_fu_186_p2_carry_n_1;
  wire i_V_fu_186_p2_carry_n_2;
  wire i_V_fu_186_p2_carry_n_3;
  wire [31:0]i_V_reg_259;
  wire [1:0]\i_V_reg_259_reg[31]_0 ;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_4__0_n_0;
  wire img_2_cols_V_c_empty_n;
  wire img_2_data_stream_0_empty_n;
  wire img_2_rows_V_c_empty_n;
  wire [31:0]\int_cols_reg[31] ;
  wire internal_empty_n4_out;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire \mOutPtr_reg[2] ;
  wire [31:0]out;
  wire [32:0]r_V_fu_175_p2;
  wire [32:0]r_V_reg_250;
  wire \r_V_reg_250[12]_i_2_n_0 ;
  wire \r_V_reg_250[12]_i_3_n_0 ;
  wire \r_V_reg_250[12]_i_4_n_0 ;
  wire \r_V_reg_250[12]_i_5_n_0 ;
  wire \r_V_reg_250[16]_i_2_n_0 ;
  wire \r_V_reg_250[16]_i_3_n_0 ;
  wire \r_V_reg_250[16]_i_4_n_0 ;
  wire \r_V_reg_250[16]_i_5_n_0 ;
  wire \r_V_reg_250[20]_i_2_n_0 ;
  wire \r_V_reg_250[20]_i_3_n_0 ;
  wire \r_V_reg_250[20]_i_4_n_0 ;
  wire \r_V_reg_250[20]_i_5_n_0 ;
  wire \r_V_reg_250[24]_i_2_n_0 ;
  wire \r_V_reg_250[24]_i_3_n_0 ;
  wire \r_V_reg_250[24]_i_4_n_0 ;
  wire \r_V_reg_250[24]_i_5_n_0 ;
  wire \r_V_reg_250[28]_i_2_n_0 ;
  wire \r_V_reg_250[28]_i_3_n_0 ;
  wire \r_V_reg_250[28]_i_4_n_0 ;
  wire \r_V_reg_250[28]_i_5_n_0 ;
  wire \r_V_reg_250[32]_i_3_n_0 ;
  wire \r_V_reg_250[32]_i_4_n_0 ;
  wire \r_V_reg_250[32]_i_5_n_0 ;
  wire \r_V_reg_250[4]_i_2_n_0 ;
  wire \r_V_reg_250[4]_i_3_n_0 ;
  wire \r_V_reg_250[4]_i_4_n_0 ;
  wire \r_V_reg_250[4]_i_5_n_0 ;
  wire \r_V_reg_250[8]_i_2_n_0 ;
  wire \r_V_reg_250[8]_i_3_n_0 ;
  wire \r_V_reg_250[8]_i_4_n_0 ;
  wire \r_V_reg_250[8]_i_5_n_0 ;
  wire \r_V_reg_250_reg[12]_i_1_n_0 ;
  wire \r_V_reg_250_reg[12]_i_1_n_1 ;
  wire \r_V_reg_250_reg[12]_i_1_n_2 ;
  wire \r_V_reg_250_reg[12]_i_1_n_3 ;
  wire \r_V_reg_250_reg[16]_i_1_n_0 ;
  wire \r_V_reg_250_reg[16]_i_1_n_1 ;
  wire \r_V_reg_250_reg[16]_i_1_n_2 ;
  wire \r_V_reg_250_reg[16]_i_1_n_3 ;
  wire \r_V_reg_250_reg[20]_i_1_n_0 ;
  wire \r_V_reg_250_reg[20]_i_1_n_1 ;
  wire \r_V_reg_250_reg[20]_i_1_n_2 ;
  wire \r_V_reg_250_reg[20]_i_1_n_3 ;
  wire \r_V_reg_250_reg[24]_i_1_n_0 ;
  wire \r_V_reg_250_reg[24]_i_1_n_1 ;
  wire \r_V_reg_250_reg[24]_i_1_n_2 ;
  wire \r_V_reg_250_reg[24]_i_1_n_3 ;
  wire \r_V_reg_250_reg[28]_i_1_n_0 ;
  wire \r_V_reg_250_reg[28]_i_1_n_1 ;
  wire \r_V_reg_250_reg[28]_i_1_n_2 ;
  wire \r_V_reg_250_reg[28]_i_1_n_3 ;
  wire \r_V_reg_250_reg[32]_i_2_n_1 ;
  wire \r_V_reg_250_reg[32]_i_2_n_2 ;
  wire \r_V_reg_250_reg[32]_i_2_n_3 ;
  wire \r_V_reg_250_reg[4]_i_1_n_0 ;
  wire \r_V_reg_250_reg[4]_i_1_n_1 ;
  wire \r_V_reg_250_reg[4]_i_1_n_2 ;
  wire \r_V_reg_250_reg[4]_i_1_n_3 ;
  wire \r_V_reg_250_reg[8]_i_1_n_0 ;
  wire \r_V_reg_250_reg[8]_i_1_n_1 ;
  wire \r_V_reg_250_reg[8]_i_1_n_2 ;
  wire \r_V_reg_250_reg[8]_i_1_n_3 ;
  wire [31:0]rows_V_reg_240;
  wire shiftReg_ce;
  wire start_once_reg_reg;
  wire t_V_2_reg_160;
  wire t_V_2_reg_1600;
  wire \t_V_2_reg_160[0]_i_4_n_0 ;
  wire [9:0]t_V_2_reg_160_reg;
  wire \t_V_2_reg_160_reg[0]_i_3_n_0 ;
  wire \t_V_2_reg_160_reg[0]_i_3_n_1 ;
  wire \t_V_2_reg_160_reg[0]_i_3_n_2 ;
  wire \t_V_2_reg_160_reg[0]_i_3_n_3 ;
  wire \t_V_2_reg_160_reg[0]_i_3_n_4 ;
  wire \t_V_2_reg_160_reg[0]_i_3_n_5 ;
  wire \t_V_2_reg_160_reg[0]_i_3_n_6 ;
  wire \t_V_2_reg_160_reg[0]_i_3_n_7 ;
  wire \t_V_2_reg_160_reg[12]_i_1_n_0 ;
  wire \t_V_2_reg_160_reg[12]_i_1_n_1 ;
  wire \t_V_2_reg_160_reg[12]_i_1_n_2 ;
  wire \t_V_2_reg_160_reg[12]_i_1_n_3 ;
  wire \t_V_2_reg_160_reg[12]_i_1_n_4 ;
  wire \t_V_2_reg_160_reg[12]_i_1_n_5 ;
  wire \t_V_2_reg_160_reg[12]_i_1_n_6 ;
  wire \t_V_2_reg_160_reg[12]_i_1_n_7 ;
  wire \t_V_2_reg_160_reg[16]_i_1_n_0 ;
  wire \t_V_2_reg_160_reg[16]_i_1_n_1 ;
  wire \t_V_2_reg_160_reg[16]_i_1_n_2 ;
  wire \t_V_2_reg_160_reg[16]_i_1_n_3 ;
  wire \t_V_2_reg_160_reg[16]_i_1_n_4 ;
  wire \t_V_2_reg_160_reg[16]_i_1_n_5 ;
  wire \t_V_2_reg_160_reg[16]_i_1_n_6 ;
  wire \t_V_2_reg_160_reg[16]_i_1_n_7 ;
  wire \t_V_2_reg_160_reg[20]_i_1_n_0 ;
  wire \t_V_2_reg_160_reg[20]_i_1_n_1 ;
  wire \t_V_2_reg_160_reg[20]_i_1_n_2 ;
  wire \t_V_2_reg_160_reg[20]_i_1_n_3 ;
  wire \t_V_2_reg_160_reg[20]_i_1_n_4 ;
  wire \t_V_2_reg_160_reg[20]_i_1_n_5 ;
  wire \t_V_2_reg_160_reg[20]_i_1_n_6 ;
  wire \t_V_2_reg_160_reg[20]_i_1_n_7 ;
  wire \t_V_2_reg_160_reg[24]_i_1_n_0 ;
  wire \t_V_2_reg_160_reg[24]_i_1_n_1 ;
  wire \t_V_2_reg_160_reg[24]_i_1_n_2 ;
  wire \t_V_2_reg_160_reg[24]_i_1_n_3 ;
  wire \t_V_2_reg_160_reg[24]_i_1_n_4 ;
  wire \t_V_2_reg_160_reg[24]_i_1_n_5 ;
  wire \t_V_2_reg_160_reg[24]_i_1_n_6 ;
  wire \t_V_2_reg_160_reg[24]_i_1_n_7 ;
  wire \t_V_2_reg_160_reg[28]_i_1_n_1 ;
  wire \t_V_2_reg_160_reg[28]_i_1_n_2 ;
  wire \t_V_2_reg_160_reg[28]_i_1_n_3 ;
  wire \t_V_2_reg_160_reg[28]_i_1_n_4 ;
  wire \t_V_2_reg_160_reg[28]_i_1_n_5 ;
  wire \t_V_2_reg_160_reg[28]_i_1_n_6 ;
  wire \t_V_2_reg_160_reg[28]_i_1_n_7 ;
  wire \t_V_2_reg_160_reg[4]_i_1_n_0 ;
  wire \t_V_2_reg_160_reg[4]_i_1_n_1 ;
  wire \t_V_2_reg_160_reg[4]_i_1_n_2 ;
  wire \t_V_2_reg_160_reg[4]_i_1_n_3 ;
  wire \t_V_2_reg_160_reg[4]_i_1_n_4 ;
  wire \t_V_2_reg_160_reg[4]_i_1_n_5 ;
  wire \t_V_2_reg_160_reg[4]_i_1_n_6 ;
  wire \t_V_2_reg_160_reg[4]_i_1_n_7 ;
  wire \t_V_2_reg_160_reg[8]_i_1_n_0 ;
  wire \t_V_2_reg_160_reg[8]_i_1_n_1 ;
  wire \t_V_2_reg_160_reg[8]_i_1_n_2 ;
  wire \t_V_2_reg_160_reg[8]_i_1_n_3 ;
  wire \t_V_2_reg_160_reg[8]_i_1_n_4 ;
  wire \t_V_2_reg_160_reg[8]_i_1_n_5 ;
  wire \t_V_2_reg_160_reg[8]_i_1_n_6 ;
  wire \t_V_2_reg_160_reg[8]_i_1_n_7 ;
  wire [31:10]t_V_2_reg_160_reg__0;
  wire t_V_reg_149;
  wire \t_V_reg_149_reg_n_0_[0] ;
  wire \t_V_reg_149_reg_n_0_[10] ;
  wire \t_V_reg_149_reg_n_0_[11] ;
  wire \t_V_reg_149_reg_n_0_[12] ;
  wire \t_V_reg_149_reg_n_0_[13] ;
  wire \t_V_reg_149_reg_n_0_[14] ;
  wire \t_V_reg_149_reg_n_0_[15] ;
  wire \t_V_reg_149_reg_n_0_[16] ;
  wire \t_V_reg_149_reg_n_0_[17] ;
  wire \t_V_reg_149_reg_n_0_[18] ;
  wire \t_V_reg_149_reg_n_0_[19] ;
  wire \t_V_reg_149_reg_n_0_[1] ;
  wire \t_V_reg_149_reg_n_0_[20] ;
  wire \t_V_reg_149_reg_n_0_[21] ;
  wire \t_V_reg_149_reg_n_0_[22] ;
  wire \t_V_reg_149_reg_n_0_[23] ;
  wire \t_V_reg_149_reg_n_0_[24] ;
  wire \t_V_reg_149_reg_n_0_[25] ;
  wire \t_V_reg_149_reg_n_0_[26] ;
  wire \t_V_reg_149_reg_n_0_[27] ;
  wire \t_V_reg_149_reg_n_0_[28] ;
  wire \t_V_reg_149_reg_n_0_[29] ;
  wire \t_V_reg_149_reg_n_0_[2] ;
  wire \t_V_reg_149_reg_n_0_[30] ;
  wire \t_V_reg_149_reg_n_0_[31] ;
  wire \t_V_reg_149_reg_n_0_[3] ;
  wire \t_V_reg_149_reg_n_0_[4] ;
  wire \t_V_reg_149_reg_n_0_[5] ;
  wire \t_V_reg_149_reg_n_0_[6] ;
  wire \t_V_reg_149_reg_n_0_[7] ;
  wire \t_V_reg_149_reg_n_0_[8] ;
  wire \t_V_reg_149_reg_n_0_[9] ;
  wire tmp_13_i_fu_202_p2;
  wire tmp_13_i_fu_202_p2_carry__0_i_1_n_0;
  wire tmp_13_i_fu_202_p2_carry__0_i_2_n_0;
  wire tmp_13_i_fu_202_p2_carry__0_i_3_n_0;
  wire tmp_13_i_fu_202_p2_carry__0_i_4_n_0;
  wire tmp_13_i_fu_202_p2_carry__0_n_0;
  wire tmp_13_i_fu_202_p2_carry__0_n_1;
  wire tmp_13_i_fu_202_p2_carry__0_n_2;
  wire tmp_13_i_fu_202_p2_carry__0_n_3;
  wire tmp_13_i_fu_202_p2_carry__1_i_1_n_0;
  wire tmp_13_i_fu_202_p2_carry__1_i_2_n_0;
  wire tmp_13_i_fu_202_p2_carry__1_i_3_n_0;
  wire tmp_13_i_fu_202_p2_carry__1_n_2;
  wire tmp_13_i_fu_202_p2_carry__1_n_3;
  wire tmp_13_i_fu_202_p2_carry_i_1_n_0;
  wire tmp_13_i_fu_202_p2_carry_i_2_n_0;
  wire tmp_13_i_fu_202_p2_carry_i_3_n_0;
  wire tmp_13_i_fu_202_p2_carry_i_4_n_0;
  wire tmp_13_i_fu_202_p2_carry_n_0;
  wire tmp_13_i_fu_202_p2_carry_n_1;
  wire tmp_13_i_fu_202_p2_carry_n_2;
  wire tmp_13_i_fu_202_p2_carry_n_3;
  wire tmp_13_i_reg_269;
  wire \tmp_13_i_reg_269[0]_i_1_n_0 ;
  wire [15:0]tmp_4_fu_234_p2;
  wire \tmp_4_reg_288_reg[15]_0 ;
  wire \tmp_i_40_reg_264[0]_i_1_n_0 ;
  wire \tmp_i_40_reg_264[0]_i_2_n_0 ;
  wire \tmp_i_40_reg_264[0]_i_3_n_0 ;
  wire \tmp_i_40_reg_264[0]_i_4_n_0 ;
  wire \tmp_i_40_reg_264[0]_i_5_n_0 ;
  wire \tmp_i_40_reg_264[0]_i_6_n_0 ;
  wire \tmp_i_40_reg_264[0]_i_7_n_0 ;
  wire \tmp_i_40_reg_264[0]_i_8_n_0 ;
  wire \tmp_i_40_reg_264[0]_i_9_n_0 ;
  wire \tmp_i_40_reg_264_reg[0]_0 ;
  wire [3:0]\NLW_exitcond3_i_fu_181_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond3_i_fu_181_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond3_i_fu_181_p2_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond3_i_fu_181_p2_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]NLW_exitcond_i_fu_207_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_207_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond_i_fu_207_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_207_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_i_V_fu_186_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_i_V_fu_186_p2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_r_V_reg_250_reg[32]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_V_2_reg_160_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_tmp_13_i_fu_202_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_13_i_fu_202_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_tmp_13_i_fu_202_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_13_i_fu_202_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hB0000000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(img_2_data_stream_0_empty_n),
        .I1(\tmp_4_reg_288_reg[15]_0 ),
        .I2(Vdist_data_stream_0_full_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(tmp_13_i_reg_269),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(Reduce_my_U0_ap_start),
        .I1(img_2_rows_V_c_empty_n),
        .I2(img_2_cols_V_c_empty_n),
        .I3(\i_V_reg_259_reg[31]_0 [0]),
        .I4(\i_V_reg_259_reg[31]_0 [1]),
        .I5(CO),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_CS_fsm_state6),
        .I1(Reduce_my_U0_ap_start),
        .I2(img_2_rows_V_c_empty_n),
        .I3(img_2_cols_V_c_empty_n),
        .I4(\i_V_reg_259_reg[31]_0 [0]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(CO),
        .I1(\i_V_reg_259_reg[31]_0 [1]),
        .I2(\ap_CS_fsm[2]_i_2__3_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h0000CC80)) 
    \ap_CS_fsm[2]_i_2__3 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_block_pp0_stage0_subdone3_in),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(\tmp_4_reg_288_reg[15]_0 ),
        .O(\ap_CS_fsm[2]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h2220000020200000)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\tmp_4_reg_288_reg[15]_0 ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage0_subdone3_in),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hB0BBBBBB)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(img_2_data_stream_0_empty_n),
        .I1(\tmp_4_reg_288_reg[15]_0 ),
        .I2(Vdist_data_stream_0_full_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(tmp_13_i_reg_269),
        .O(ap_block_pp0_stage0_subdone3_in));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\i_V_reg_259_reg[31]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\i_V_reg_259_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7070707000700000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_rst_n),
        .I3(CO),
        .I4(\i_V_reg_259_reg[31]_0 [1]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40CC4000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_subdone3_in),
        .I4(\tmp_4_reg_288_reg[15]_0 ),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(\tmp_4_reg_288_reg[15]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF000D0D0F0000000)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(\i_V_reg_259_reg[31]_0 [1]),
        .I1(CO),
        .I2(ap_rst_n),
        .I3(\tmp_4_reg_288_reg[15]_0 ),
        .I4(ap_block_pp0_stage0_subdone3_in),
        .I5(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[0] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [0]),
        .Q(cols_V_reg_245[0]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[10] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [10]),
        .Q(cols_V_reg_245[10]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[11] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [11]),
        .Q(cols_V_reg_245[11]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[12] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [12]),
        .Q(cols_V_reg_245[12]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[13] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [13]),
        .Q(cols_V_reg_245[13]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[14] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [14]),
        .Q(cols_V_reg_245[14]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[15] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [15]),
        .Q(cols_V_reg_245[15]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[16] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [16]),
        .Q(cols_V_reg_245[16]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[17] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [17]),
        .Q(cols_V_reg_245[17]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[18] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [18]),
        .Q(cols_V_reg_245[18]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[19] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [19]),
        .Q(cols_V_reg_245[19]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[1] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [1]),
        .Q(cols_V_reg_245[1]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[20] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [20]),
        .Q(cols_V_reg_245[20]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[21] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [21]),
        .Q(cols_V_reg_245[21]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[22] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [22]),
        .Q(cols_V_reg_245[22]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[23] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [23]),
        .Q(cols_V_reg_245[23]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[24] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [24]),
        .Q(cols_V_reg_245[24]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[25] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [25]),
        .Q(cols_V_reg_245[25]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[26] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [26]),
        .Q(cols_V_reg_245[26]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[27] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [27]),
        .Q(cols_V_reg_245[27]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[28] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [28]),
        .Q(cols_V_reg_245[28]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[29] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [29]),
        .Q(cols_V_reg_245[29]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[2] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [2]),
        .Q(cols_V_reg_245[2]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[30] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [30]),
        .Q(cols_V_reg_245[30]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[31] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [31]),
        .Q(cols_V_reg_245[31]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[3] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [3]),
        .Q(cols_V_reg_245[3]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[4] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [4]),
        .Q(cols_V_reg_245[4]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[5] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [5]),
        .Q(cols_V_reg_245[5]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[6] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [6]),
        .Q(cols_V_reg_245[6]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[7] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [7]),
        .Q(cols_V_reg_245[7]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[8] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [8]),
        .Q(cols_V_reg_245[8]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[9] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [9]),
        .Q(cols_V_reg_245[9]),
        .R(1'b0));
  m3_for_arty_a7_projection_mul_hls_0_0_Reduce_my_dst_bufbkb dst_buffer_U
       (.ADDRBWRADDR(t_V_2_reg_160_reg),
        .D(tmp_4_fu_234_p2),
        .DOBDO(DOBDO),
        .E(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg),
        .S(S),
        .Vdist_data_stream_0_full_n(Vdist_data_stream_0_full_n),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(\tmp_4_reg_288_reg[15]_0 ),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_0),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .tmp_13_i_reg_269(tmp_13_i_reg_269),
        .\tmp_4_reg_288_reg[15] (Q),
        .\tmp_i_40_reg_264_reg[0] (\tmp_i_40_reg_264_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \dst_buffer_addr_reg_282[9]_i_1 
       (.I0(ap_block_pp0_stage0_subdone3_in),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(dst_buffer_addr_reg_2820));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[0]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[1]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[2]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[3]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[4]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[5]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[6]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[7]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[8]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[9]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_2_reg_160_reg[0]),
        .Q(dst_buffer_addr_reg_282[0]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_2_reg_160_reg[1]),
        .Q(dst_buffer_addr_reg_282[1]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_2_reg_160_reg[2]),
        .Q(dst_buffer_addr_reg_282[2]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_2_reg_160_reg[3]),
        .Q(dst_buffer_addr_reg_282[3]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_2_reg_160_reg[4]),
        .Q(dst_buffer_addr_reg_282[4]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_2_reg_160_reg[5]),
        .Q(dst_buffer_addr_reg_282[5]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_2_reg_160_reg[6]),
        .Q(dst_buffer_addr_reg_282[6]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[7] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_2_reg_160_reg[7]),
        .Q(dst_buffer_addr_reg_282[7]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[8] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_2_reg_160_reg[8]),
        .Q(dst_buffer_addr_reg_282[8]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[9] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_2_reg_160_reg[9]),
        .Q(dst_buffer_addr_reg_282[9]),
        .R(1'b0));
  CARRY4 \exitcond3_i_fu_181_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\exitcond3_i_fu_181_p2_inferred__0/i__carry_n_0 ,\exitcond3_i_fu_181_p2_inferred__0/i__carry_n_1 ,\exitcond3_i_fu_181_p2_inferred__0/i__carry_n_2 ,\exitcond3_i_fu_181_p2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond3_i_fu_181_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  CARRY4 \exitcond3_i_fu_181_p2_inferred__0/i__carry__0 
       (.CI(\exitcond3_i_fu_181_p2_inferred__0/i__carry_n_0 ),
        .CO({\exitcond3_i_fu_181_p2_inferred__0/i__carry__0_n_0 ,\exitcond3_i_fu_181_p2_inferred__0/i__carry__0_n_1 ,\exitcond3_i_fu_181_p2_inferred__0/i__carry__0_n_2 ,\exitcond3_i_fu_181_p2_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond3_i_fu_181_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  CARRY4 \exitcond3_i_fu_181_p2_inferred__0/i__carry__1 
       (.CI(\exitcond3_i_fu_181_p2_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_exitcond3_i_fu_181_p2_inferred__0/i__carry__1_CO_UNCONNECTED [3],CO,\exitcond3_i_fu_181_p2_inferred__0/i__carry__1_n_2 ,\exitcond3_i_fu_181_p2_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond3_i_fu_181_p2_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0}));
  CARRY4 exitcond_i_fu_207_p2_carry
       (.CI(1'b0),
        .CO({exitcond_i_fu_207_p2_carry_n_0,exitcond_i_fu_207_p2_carry_n_1,exitcond_i_fu_207_p2_carry_n_2,exitcond_i_fu_207_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_207_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_207_p2_carry_i_1_n_0,exitcond_i_fu_207_p2_carry_i_2_n_0,exitcond_i_fu_207_p2_carry_i_3_n_0,exitcond_i_fu_207_p2_carry_i_4_n_0}));
  CARRY4 exitcond_i_fu_207_p2_carry__0
       (.CI(exitcond_i_fu_207_p2_carry_n_0),
        .CO({exitcond_i_fu_207_p2_carry__0_n_0,exitcond_i_fu_207_p2_carry__0_n_1,exitcond_i_fu_207_p2_carry__0_n_2,exitcond_i_fu_207_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_207_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_207_p2_carry__0_i_1_n_0,exitcond_i_fu_207_p2_carry__0_i_2_n_0,exitcond_i_fu_207_p2_carry__0_i_3_n_0,exitcond_i_fu_207_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_207_p2_carry__0_i_1
       (.I0(t_V_2_reg_160_reg__0[23]),
        .I1(cols_V_reg_245[23]),
        .I2(t_V_2_reg_160_reg__0[21]),
        .I3(cols_V_reg_245[21]),
        .I4(cols_V_reg_245[22]),
        .I5(t_V_2_reg_160_reg__0[22]),
        .O(exitcond_i_fu_207_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_207_p2_carry__0_i_2
       (.I0(t_V_2_reg_160_reg__0[18]),
        .I1(cols_V_reg_245[18]),
        .I2(t_V_2_reg_160_reg__0[19]),
        .I3(cols_V_reg_245[19]),
        .I4(cols_V_reg_245[20]),
        .I5(t_V_2_reg_160_reg__0[20]),
        .O(exitcond_i_fu_207_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_207_p2_carry__0_i_3
       (.I0(t_V_2_reg_160_reg__0[15]),
        .I1(cols_V_reg_245[15]),
        .I2(t_V_2_reg_160_reg__0[16]),
        .I3(cols_V_reg_245[16]),
        .I4(cols_V_reg_245[17]),
        .I5(t_V_2_reg_160_reg__0[17]),
        .O(exitcond_i_fu_207_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_207_p2_carry__0_i_4
       (.I0(t_V_2_reg_160_reg__0[13]),
        .I1(cols_V_reg_245[13]),
        .I2(t_V_2_reg_160_reg__0[12]),
        .I3(cols_V_reg_245[12]),
        .I4(cols_V_reg_245[14]),
        .I5(t_V_2_reg_160_reg__0[14]),
        .O(exitcond_i_fu_207_p2_carry__0_i_4_n_0));
  CARRY4 exitcond_i_fu_207_p2_carry__1
       (.CI(exitcond_i_fu_207_p2_carry__0_n_0),
        .CO({NLW_exitcond_i_fu_207_p2_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state3,exitcond_i_fu_207_p2_carry__1_n_2,exitcond_i_fu_207_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_207_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond_i_fu_207_p2_carry__1_i_1_n_0,exitcond_i_fu_207_p2_carry__1_i_2_n_0,exitcond_i_fu_207_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond_i_fu_207_p2_carry__1_i_1
       (.I0(cols_V_reg_245[31]),
        .I1(t_V_2_reg_160_reg__0[31]),
        .I2(cols_V_reg_245[30]),
        .I3(t_V_2_reg_160_reg__0[30]),
        .O(exitcond_i_fu_207_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_207_p2_carry__1_i_2
       (.I0(t_V_2_reg_160_reg__0[27]),
        .I1(cols_V_reg_245[27]),
        .I2(t_V_2_reg_160_reg__0[28]),
        .I3(cols_V_reg_245[28]),
        .I4(cols_V_reg_245[29]),
        .I5(t_V_2_reg_160_reg__0[29]),
        .O(exitcond_i_fu_207_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_207_p2_carry__1_i_3
       (.I0(t_V_2_reg_160_reg__0[24]),
        .I1(cols_V_reg_245[24]),
        .I2(t_V_2_reg_160_reg__0[25]),
        .I3(cols_V_reg_245[25]),
        .I4(cols_V_reg_245[26]),
        .I5(t_V_2_reg_160_reg__0[26]),
        .O(exitcond_i_fu_207_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_207_p2_carry_i_1
       (.I0(t_V_2_reg_160_reg__0[10]),
        .I1(cols_V_reg_245[10]),
        .I2(t_V_2_reg_160_reg[9]),
        .I3(cols_V_reg_245[9]),
        .I4(cols_V_reg_245[11]),
        .I5(t_V_2_reg_160_reg__0[11]),
        .O(exitcond_i_fu_207_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_207_p2_carry_i_2
       (.I0(t_V_2_reg_160_reg[7]),
        .I1(cols_V_reg_245[7]),
        .I2(t_V_2_reg_160_reg[6]),
        .I3(cols_V_reg_245[6]),
        .I4(cols_V_reg_245[8]),
        .I5(t_V_2_reg_160_reg[8]),
        .O(exitcond_i_fu_207_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_207_p2_carry_i_3
       (.I0(t_V_2_reg_160_reg[3]),
        .I1(cols_V_reg_245[3]),
        .I2(t_V_2_reg_160_reg[4]),
        .I3(cols_V_reg_245[4]),
        .I4(cols_V_reg_245[5]),
        .I5(t_V_2_reg_160_reg[5]),
        .O(exitcond_i_fu_207_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_207_p2_carry_i_4
       (.I0(t_V_2_reg_160_reg[0]),
        .I1(cols_V_reg_245[0]),
        .I2(t_V_2_reg_160_reg[1]),
        .I3(cols_V_reg_245[1]),
        .I4(cols_V_reg_245[2]),
        .I5(t_V_2_reg_160_reg[2]),
        .O(exitcond_i_fu_207_p2_carry_i_4_n_0));
  CARRY4 i_V_fu_186_p2_carry
       (.CI(1'b0),
        .CO({i_V_fu_186_p2_carry_n_0,i_V_fu_186_p2_carry_n_1,i_V_fu_186_p2_carry_n_2,i_V_fu_186_p2_carry_n_3}),
        .CYINIT(\t_V_reg_149_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_186_p2[4:1]),
        .S({\t_V_reg_149_reg_n_0_[4] ,\t_V_reg_149_reg_n_0_[3] ,\t_V_reg_149_reg_n_0_[2] ,\t_V_reg_149_reg_n_0_[1] }));
  CARRY4 i_V_fu_186_p2_carry__0
       (.CI(i_V_fu_186_p2_carry_n_0),
        .CO({i_V_fu_186_p2_carry__0_n_0,i_V_fu_186_p2_carry__0_n_1,i_V_fu_186_p2_carry__0_n_2,i_V_fu_186_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_186_p2[8:5]),
        .S({\t_V_reg_149_reg_n_0_[8] ,\t_V_reg_149_reg_n_0_[7] ,\t_V_reg_149_reg_n_0_[6] ,\t_V_reg_149_reg_n_0_[5] }));
  CARRY4 i_V_fu_186_p2_carry__1
       (.CI(i_V_fu_186_p2_carry__0_n_0),
        .CO({i_V_fu_186_p2_carry__1_n_0,i_V_fu_186_p2_carry__1_n_1,i_V_fu_186_p2_carry__1_n_2,i_V_fu_186_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_186_p2[12:9]),
        .S({\t_V_reg_149_reg_n_0_[12] ,\t_V_reg_149_reg_n_0_[11] ,\t_V_reg_149_reg_n_0_[10] ,\t_V_reg_149_reg_n_0_[9] }));
  CARRY4 i_V_fu_186_p2_carry__2
       (.CI(i_V_fu_186_p2_carry__1_n_0),
        .CO({i_V_fu_186_p2_carry__2_n_0,i_V_fu_186_p2_carry__2_n_1,i_V_fu_186_p2_carry__2_n_2,i_V_fu_186_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_186_p2[16:13]),
        .S({\t_V_reg_149_reg_n_0_[16] ,\t_V_reg_149_reg_n_0_[15] ,\t_V_reg_149_reg_n_0_[14] ,\t_V_reg_149_reg_n_0_[13] }));
  CARRY4 i_V_fu_186_p2_carry__3
       (.CI(i_V_fu_186_p2_carry__2_n_0),
        .CO({i_V_fu_186_p2_carry__3_n_0,i_V_fu_186_p2_carry__3_n_1,i_V_fu_186_p2_carry__3_n_2,i_V_fu_186_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_186_p2[20:17]),
        .S({\t_V_reg_149_reg_n_0_[20] ,\t_V_reg_149_reg_n_0_[19] ,\t_V_reg_149_reg_n_0_[18] ,\t_V_reg_149_reg_n_0_[17] }));
  CARRY4 i_V_fu_186_p2_carry__4
       (.CI(i_V_fu_186_p2_carry__3_n_0),
        .CO({i_V_fu_186_p2_carry__4_n_0,i_V_fu_186_p2_carry__4_n_1,i_V_fu_186_p2_carry__4_n_2,i_V_fu_186_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_186_p2[24:21]),
        .S({\t_V_reg_149_reg_n_0_[24] ,\t_V_reg_149_reg_n_0_[23] ,\t_V_reg_149_reg_n_0_[22] ,\t_V_reg_149_reg_n_0_[21] }));
  CARRY4 i_V_fu_186_p2_carry__5
       (.CI(i_V_fu_186_p2_carry__4_n_0),
        .CO({i_V_fu_186_p2_carry__5_n_0,i_V_fu_186_p2_carry__5_n_1,i_V_fu_186_p2_carry__5_n_2,i_V_fu_186_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_186_p2[28:25]),
        .S({\t_V_reg_149_reg_n_0_[28] ,\t_V_reg_149_reg_n_0_[27] ,\t_V_reg_149_reg_n_0_[26] ,\t_V_reg_149_reg_n_0_[25] }));
  CARRY4 i_V_fu_186_p2_carry__6
       (.CI(i_V_fu_186_p2_carry__5_n_0),
        .CO({NLW_i_V_fu_186_p2_carry__6_CO_UNCONNECTED[3:2],i_V_fu_186_p2_carry__6_n_2,i_V_fu_186_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_V_fu_186_p2_carry__6_O_UNCONNECTED[3],i_V_fu_186_p2[31:29]}),
        .S({1'b0,\t_V_reg_149_reg_n_0_[31] ,\t_V_reg_149_reg_n_0_[30] ,\t_V_reg_149_reg_n_0_[29] }));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_259[0]_i_1 
       (.I0(\t_V_reg_149_reg_n_0_[0] ),
        .O(i_V_fu_186_p2[0]));
  FDRE \i_V_reg_259_reg[0] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[0]),
        .Q(i_V_reg_259[0]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[10] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[10]),
        .Q(i_V_reg_259[10]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[11] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[11]),
        .Q(i_V_reg_259[11]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[12] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[12]),
        .Q(i_V_reg_259[12]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[13] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[13]),
        .Q(i_V_reg_259[13]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[14] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[14]),
        .Q(i_V_reg_259[14]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[15] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[15]),
        .Q(i_V_reg_259[15]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[16] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[16]),
        .Q(i_V_reg_259[16]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[17] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[17]),
        .Q(i_V_reg_259[17]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[18] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[18]),
        .Q(i_V_reg_259[18]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[19] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[19]),
        .Q(i_V_reg_259[19]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[1] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[1]),
        .Q(i_V_reg_259[1]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[20] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[20]),
        .Q(i_V_reg_259[20]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[21] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[21]),
        .Q(i_V_reg_259[21]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[22] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[22]),
        .Q(i_V_reg_259[22]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[23] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[23]),
        .Q(i_V_reg_259[23]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[24] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[24]),
        .Q(i_V_reg_259[24]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[25] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[25]),
        .Q(i_V_reg_259[25]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[26] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[26]),
        .Q(i_V_reg_259[26]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[27] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[27]),
        .Q(i_V_reg_259[27]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[28] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[28]),
        .Q(i_V_reg_259[28]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[29] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[29]),
        .Q(i_V_reg_259[29]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[2] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[2]),
        .Q(i_V_reg_259[2]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[30] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[30]),
        .Q(i_V_reg_259[30]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[31] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[31]),
        .Q(i_V_reg_259[31]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[3] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[3]),
        .Q(i_V_reg_259[3]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[4] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[4]),
        .Q(i_V_reg_259[4]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[5] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[5]),
        .Q(i_V_reg_259[5]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[6] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[6]),
        .Q(i_V_reg_259[6]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[7] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[7]),
        .Q(i_V_reg_259[7]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[8] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[8]),
        .Q(i_V_reg_259[8]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[9] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[9]),
        .Q(i_V_reg_259[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1__0
       (.I0(\t_V_reg_149_reg_n_0_[21] ),
        .I1(rows_V_reg_240[21]),
        .I2(\t_V_reg_149_reg_n_0_[22] ),
        .I3(rows_V_reg_240[22]),
        .I4(rows_V_reg_240[23]),
        .I5(\t_V_reg_149_reg_n_0_[23] ),
        .O(i__carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__0
       (.I0(rows_V_reg_240[20]),
        .I1(\t_V_reg_149_reg_n_0_[20] ),
        .I2(\t_V_reg_149_reg_n_0_[18] ),
        .I3(rows_V_reg_240[18]),
        .I4(\t_V_reg_149_reg_n_0_[19] ),
        .I5(rows_V_reg_240[19]),
        .O(i__carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3__0
       (.I0(\t_V_reg_149_reg_n_0_[17] ),
        .I1(rows_V_reg_240[17]),
        .I2(\t_V_reg_149_reg_n_0_[15] ),
        .I3(rows_V_reg_240[15]),
        .I4(rows_V_reg_240[16]),
        .I5(\t_V_reg_149_reg_n_0_[16] ),
        .O(i__carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4__0
       (.I0(rows_V_reg_240[14]),
        .I1(\t_V_reg_149_reg_n_0_[14] ),
        .I2(\t_V_reg_149_reg_n_0_[12] ),
        .I3(rows_V_reg_240[12]),
        .I4(\t_V_reg_149_reg_n_0_[13] ),
        .I5(rows_V_reg_240[13]),
        .O(i__carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_1__0
       (.I0(rows_V_reg_240[31]),
        .I1(\t_V_reg_149_reg_n_0_[31] ),
        .I2(rows_V_reg_240[30]),
        .I3(\t_V_reg_149_reg_n_0_[30] ),
        .O(i__carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_2__0
       (.I0(rows_V_reg_240[29]),
        .I1(\t_V_reg_149_reg_n_0_[29] ),
        .I2(\t_V_reg_149_reg_n_0_[27] ),
        .I3(rows_V_reg_240[27]),
        .I4(\t_V_reg_149_reg_n_0_[28] ),
        .I5(rows_V_reg_240[28]),
        .O(i__carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_3__0
       (.I0(rows_V_reg_240[25]),
        .I1(\t_V_reg_149_reg_n_0_[25] ),
        .I2(\t_V_reg_149_reg_n_0_[26] ),
        .I3(rows_V_reg_240[26]),
        .I4(\t_V_reg_149_reg_n_0_[24] ),
        .I5(rows_V_reg_240[24]),
        .O(i__carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(rows_V_reg_240[11]),
        .I1(\t_V_reg_149_reg_n_0_[11] ),
        .I2(\t_V_reg_149_reg_n_0_[9] ),
        .I3(rows_V_reg_240[9]),
        .I4(\t_V_reg_149_reg_n_0_[10] ),
        .I5(rows_V_reg_240[10]),
        .O(i__carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(rows_V_reg_240[8]),
        .I1(\t_V_reg_149_reg_n_0_[8] ),
        .I2(\t_V_reg_149_reg_n_0_[7] ),
        .I3(rows_V_reg_240[7]),
        .I4(\t_V_reg_149_reg_n_0_[6] ),
        .I5(rows_V_reg_240[6]),
        .O(i__carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\t_V_reg_149_reg_n_0_[5] ),
        .I1(rows_V_reg_240[5]),
        .I2(\t_V_reg_149_reg_n_0_[3] ),
        .I3(rows_V_reg_240[3]),
        .I4(rows_V_reg_240[4]),
        .I5(\t_V_reg_149_reg_n_0_[4] ),
        .O(i__carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(\t_V_reg_149_reg_n_0_[2] ),
        .I1(rows_V_reg_240[2]),
        .I2(\t_V_reg_149_reg_n_0_[0] ),
        .I3(rows_V_reg_240[0]),
        .I4(rows_V_reg_240[1]),
        .I5(\t_V_reg_149_reg_n_0_[1] ),
        .O(i__carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    internal_empty_n_i_3__2
       (.I0(start_once_reg_reg),
        .I1(CO),
        .I2(\i_V_reg_259_reg[31]_0 [1]),
        .I3(Reduce_my_U0_ap_start),
        .O(internal_empty_n4_out));
  LUT6 #(
    .INIT(64'h8088888800000000)) 
    internal_full_n_i_2__2
       (.I0(img_2_data_stream_0_empty_n),
        .I1(\tmp_4_reg_288_reg[15]_0 ),
        .I2(Vdist_data_stream_0_full_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(tmp_13_i_reg_269),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_3__3
       (.I0(Reduce_my_U0_ap_start),
        .I1(\i_V_reg_259_reg[31]_0 [1]),
        .I2(CO),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[3]_i_1__7 
       (.I0(start_once_reg_reg),
        .I1(CO),
        .I2(\i_V_reg_259_reg[31]_0 [1]),
        .I3(Reduce_my_U0_ap_start),
        .O(E));
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[3]_i_3__1 
       (.I0(CO),
        .I1(\i_V_reg_259_reg[31]_0 [1]),
        .I2(Reduce_my_U0_ap_start),
        .I3(start_once_reg_reg),
        .O(\mOutPtr_reg[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[0]_i_1 
       (.I0(out[0]),
        .O(r_V_fu_175_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[12]_i_2 
       (.I0(out[12]),
        .O(\r_V_reg_250[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[12]_i_3 
       (.I0(out[11]),
        .O(\r_V_reg_250[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[12]_i_4 
       (.I0(out[10]),
        .O(\r_V_reg_250[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[12]_i_5 
       (.I0(out[9]),
        .O(\r_V_reg_250[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[16]_i_2 
       (.I0(out[16]),
        .O(\r_V_reg_250[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[16]_i_3 
       (.I0(out[15]),
        .O(\r_V_reg_250[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[16]_i_4 
       (.I0(out[14]),
        .O(\r_V_reg_250[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[16]_i_5 
       (.I0(out[13]),
        .O(\r_V_reg_250[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[20]_i_2 
       (.I0(out[20]),
        .O(\r_V_reg_250[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[20]_i_3 
       (.I0(out[19]),
        .O(\r_V_reg_250[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[20]_i_4 
       (.I0(out[18]),
        .O(\r_V_reg_250[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[20]_i_5 
       (.I0(out[17]),
        .O(\r_V_reg_250[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[24]_i_2 
       (.I0(out[24]),
        .O(\r_V_reg_250[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[24]_i_3 
       (.I0(out[23]),
        .O(\r_V_reg_250[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[24]_i_4 
       (.I0(out[22]),
        .O(\r_V_reg_250[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[24]_i_5 
       (.I0(out[21]),
        .O(\r_V_reg_250[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[28]_i_2 
       (.I0(out[28]),
        .O(\r_V_reg_250[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[28]_i_3 
       (.I0(out[27]),
        .O(\r_V_reg_250[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[28]_i_4 
       (.I0(out[26]),
        .O(\r_V_reg_250[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[28]_i_5 
       (.I0(out[25]),
        .O(\r_V_reg_250[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \r_V_reg_250[32]_i_1 
       (.I0(\i_V_reg_259_reg[31]_0 [0]),
        .I1(img_2_cols_V_c_empty_n),
        .I2(img_2_rows_V_c_empty_n),
        .I3(Reduce_my_U0_ap_start),
        .O(Reduce_my_U0_src_cols_V_read));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[32]_i_3 
       (.I0(out[31]),
        .O(\r_V_reg_250[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[32]_i_4 
       (.I0(out[30]),
        .O(\r_V_reg_250[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[32]_i_5 
       (.I0(out[29]),
        .O(\r_V_reg_250[32]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[4]_i_2 
       (.I0(out[4]),
        .O(\r_V_reg_250[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[4]_i_3 
       (.I0(out[3]),
        .O(\r_V_reg_250[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[4]_i_4 
       (.I0(out[2]),
        .O(\r_V_reg_250[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[4]_i_5 
       (.I0(out[1]),
        .O(\r_V_reg_250[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[8]_i_2 
       (.I0(out[8]),
        .O(\r_V_reg_250[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[8]_i_3 
       (.I0(out[7]),
        .O(\r_V_reg_250[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[8]_i_4 
       (.I0(out[6]),
        .O(\r_V_reg_250[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[8]_i_5 
       (.I0(out[5]),
        .O(\r_V_reg_250[8]_i_5_n_0 ));
  FDRE \r_V_reg_250_reg[0] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[0]),
        .Q(r_V_reg_250[0]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[10] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[10]),
        .Q(r_V_reg_250[10]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[11] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[11]),
        .Q(r_V_reg_250[11]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[12] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[12]),
        .Q(r_V_reg_250[12]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[12]_i_1 
       (.CI(\r_V_reg_250_reg[8]_i_1_n_0 ),
        .CO({\r_V_reg_250_reg[12]_i_1_n_0 ,\r_V_reg_250_reg[12]_i_1_n_1 ,\r_V_reg_250_reg[12]_i_1_n_2 ,\r_V_reg_250_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[12:9]),
        .O(r_V_fu_175_p2[12:9]),
        .S({\r_V_reg_250[12]_i_2_n_0 ,\r_V_reg_250[12]_i_3_n_0 ,\r_V_reg_250[12]_i_4_n_0 ,\r_V_reg_250[12]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[13] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[13]),
        .Q(r_V_reg_250[13]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[14] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[14]),
        .Q(r_V_reg_250[14]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[15] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[15]),
        .Q(r_V_reg_250[15]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[16] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[16]),
        .Q(r_V_reg_250[16]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[16]_i_1 
       (.CI(\r_V_reg_250_reg[12]_i_1_n_0 ),
        .CO({\r_V_reg_250_reg[16]_i_1_n_0 ,\r_V_reg_250_reg[16]_i_1_n_1 ,\r_V_reg_250_reg[16]_i_1_n_2 ,\r_V_reg_250_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[16:13]),
        .O(r_V_fu_175_p2[16:13]),
        .S({\r_V_reg_250[16]_i_2_n_0 ,\r_V_reg_250[16]_i_3_n_0 ,\r_V_reg_250[16]_i_4_n_0 ,\r_V_reg_250[16]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[17] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[17]),
        .Q(r_V_reg_250[17]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[18] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[18]),
        .Q(r_V_reg_250[18]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[19] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[19]),
        .Q(r_V_reg_250[19]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[1] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[1]),
        .Q(r_V_reg_250[1]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[20] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[20]),
        .Q(r_V_reg_250[20]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[20]_i_1 
       (.CI(\r_V_reg_250_reg[16]_i_1_n_0 ),
        .CO({\r_V_reg_250_reg[20]_i_1_n_0 ,\r_V_reg_250_reg[20]_i_1_n_1 ,\r_V_reg_250_reg[20]_i_1_n_2 ,\r_V_reg_250_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[20:17]),
        .O(r_V_fu_175_p2[20:17]),
        .S({\r_V_reg_250[20]_i_2_n_0 ,\r_V_reg_250[20]_i_3_n_0 ,\r_V_reg_250[20]_i_4_n_0 ,\r_V_reg_250[20]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[21] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[21]),
        .Q(r_V_reg_250[21]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[22] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[22]),
        .Q(r_V_reg_250[22]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[23] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[23]),
        .Q(r_V_reg_250[23]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[24] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[24]),
        .Q(r_V_reg_250[24]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[24]_i_1 
       (.CI(\r_V_reg_250_reg[20]_i_1_n_0 ),
        .CO({\r_V_reg_250_reg[24]_i_1_n_0 ,\r_V_reg_250_reg[24]_i_1_n_1 ,\r_V_reg_250_reg[24]_i_1_n_2 ,\r_V_reg_250_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[24:21]),
        .O(r_V_fu_175_p2[24:21]),
        .S({\r_V_reg_250[24]_i_2_n_0 ,\r_V_reg_250[24]_i_3_n_0 ,\r_V_reg_250[24]_i_4_n_0 ,\r_V_reg_250[24]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[25] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[25]),
        .Q(r_V_reg_250[25]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[26] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[26]),
        .Q(r_V_reg_250[26]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[27] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[27]),
        .Q(r_V_reg_250[27]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[28] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[28]),
        .Q(r_V_reg_250[28]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[28]_i_1 
       (.CI(\r_V_reg_250_reg[24]_i_1_n_0 ),
        .CO({\r_V_reg_250_reg[28]_i_1_n_0 ,\r_V_reg_250_reg[28]_i_1_n_1 ,\r_V_reg_250_reg[28]_i_1_n_2 ,\r_V_reg_250_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[28:25]),
        .O(r_V_fu_175_p2[28:25]),
        .S({\r_V_reg_250[28]_i_2_n_0 ,\r_V_reg_250[28]_i_3_n_0 ,\r_V_reg_250[28]_i_4_n_0 ,\r_V_reg_250[28]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[29] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[29]),
        .Q(r_V_reg_250[29]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[2] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[2]),
        .Q(r_V_reg_250[2]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[30] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[30]),
        .Q(r_V_reg_250[30]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[31] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[31]),
        .Q(r_V_reg_250[31]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[32] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[32]),
        .Q(r_V_reg_250[32]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[32]_i_2 
       (.CI(\r_V_reg_250_reg[28]_i_1_n_0 ),
        .CO({\NLW_r_V_reg_250_reg[32]_i_2_CO_UNCONNECTED [3],\r_V_reg_250_reg[32]_i_2_n_1 ,\r_V_reg_250_reg[32]_i_2_n_2 ,\r_V_reg_250_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[31:29]}),
        .O(r_V_fu_175_p2[32:29]),
        .S({1'b1,\r_V_reg_250[32]_i_3_n_0 ,\r_V_reg_250[32]_i_4_n_0 ,\r_V_reg_250[32]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[3] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[3]),
        .Q(r_V_reg_250[3]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[4] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[4]),
        .Q(r_V_reg_250[4]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\r_V_reg_250_reg[4]_i_1_n_0 ,\r_V_reg_250_reg[4]_i_1_n_1 ,\r_V_reg_250_reg[4]_i_1_n_2 ,\r_V_reg_250_reg[4]_i_1_n_3 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(r_V_fu_175_p2[4:1]),
        .S({\r_V_reg_250[4]_i_2_n_0 ,\r_V_reg_250[4]_i_3_n_0 ,\r_V_reg_250[4]_i_4_n_0 ,\r_V_reg_250[4]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[5] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[5]),
        .Q(r_V_reg_250[5]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[6] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[6]),
        .Q(r_V_reg_250[6]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[7] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[7]),
        .Q(r_V_reg_250[7]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[8] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[8]),
        .Q(r_V_reg_250[8]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[8]_i_1 
       (.CI(\r_V_reg_250_reg[4]_i_1_n_0 ),
        .CO({\r_V_reg_250_reg[8]_i_1_n_0 ,\r_V_reg_250_reg[8]_i_1_n_1 ,\r_V_reg_250_reg[8]_i_1_n_2 ,\r_V_reg_250_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(r_V_fu_175_p2[8:5]),
        .S({\r_V_reg_250[8]_i_2_n_0 ,\r_V_reg_250[8]_i_3_n_0 ,\r_V_reg_250[8]_i_4_n_0 ,\r_V_reg_250[8]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[9] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[9]),
        .Q(r_V_reg_250[9]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[0] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[0]),
        .Q(rows_V_reg_240[0]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[10] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[10]),
        .Q(rows_V_reg_240[10]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[11] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[11]),
        .Q(rows_V_reg_240[11]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[12] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[12]),
        .Q(rows_V_reg_240[12]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[13] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[13]),
        .Q(rows_V_reg_240[13]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[14] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[14]),
        .Q(rows_V_reg_240[14]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[15] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[15]),
        .Q(rows_V_reg_240[15]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[16] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[16]),
        .Q(rows_V_reg_240[16]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[17] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[17]),
        .Q(rows_V_reg_240[17]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[18] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[18]),
        .Q(rows_V_reg_240[18]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[19] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[19]),
        .Q(rows_V_reg_240[19]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[1] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[1]),
        .Q(rows_V_reg_240[1]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[20] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[20]),
        .Q(rows_V_reg_240[20]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[21] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[21]),
        .Q(rows_V_reg_240[21]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[22] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[22]),
        .Q(rows_V_reg_240[22]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[23] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[23]),
        .Q(rows_V_reg_240[23]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[24] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[24]),
        .Q(rows_V_reg_240[24]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[25] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[25]),
        .Q(rows_V_reg_240[25]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[26] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[26]),
        .Q(rows_V_reg_240[26]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[27] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[27]),
        .Q(rows_V_reg_240[27]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[28] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[28]),
        .Q(rows_V_reg_240[28]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[29] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[29]),
        .Q(rows_V_reg_240[29]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[2] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[2]),
        .Q(rows_V_reg_240[2]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[30] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[30]),
        .Q(rows_V_reg_240[30]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[31] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[31]),
        .Q(rows_V_reg_240[31]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[3] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[3]),
        .Q(rows_V_reg_240[3]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[4] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[4]),
        .Q(rows_V_reg_240[4]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[5] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[5]),
        .Q(rows_V_reg_240[5]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[6] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[6]),
        .Q(rows_V_reg_240[6]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[7] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[7]),
        .Q(rows_V_reg_240[7]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[8] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[8]),
        .Q(rows_V_reg_240[8]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[9] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(out[9]),
        .Q(rows_V_reg_240[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000BFFF00000000)) 
    \t_V_2_reg_160[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone3_in),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(CO),
        .I5(\i_V_reg_259_reg[31]_0 [1]),
        .O(t_V_2_reg_160));
  LUT4 #(
    .INIT(16'h4000)) 
    \t_V_2_reg_160[0]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone3_in),
        .I3(ap_enable_reg_pp0_iter0),
        .O(t_V_2_reg_1600));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_160[0]_i_4 
       (.I0(t_V_2_reg_160_reg[0]),
        .O(\t_V_2_reg_160[0]_i_4_n_0 ));
  FDRE \t_V_2_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[0]_i_3_n_7 ),
        .Q(t_V_2_reg_160_reg[0]),
        .R(t_V_2_reg_160));
  CARRY4 \t_V_2_reg_160_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_2_reg_160_reg[0]_i_3_n_0 ,\t_V_2_reg_160_reg[0]_i_3_n_1 ,\t_V_2_reg_160_reg[0]_i_3_n_2 ,\t_V_2_reg_160_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_2_reg_160_reg[0]_i_3_n_4 ,\t_V_2_reg_160_reg[0]_i_3_n_5 ,\t_V_2_reg_160_reg[0]_i_3_n_6 ,\t_V_2_reg_160_reg[0]_i_3_n_7 }),
        .S({t_V_2_reg_160_reg[3:1],\t_V_2_reg_160[0]_i_4_n_0 }));
  FDRE \t_V_2_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[8]_i_1_n_5 ),
        .Q(t_V_2_reg_160_reg__0[10]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[8]_i_1_n_4 ),
        .Q(t_V_2_reg_160_reg__0[11]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[12]_i_1_n_7 ),
        .Q(t_V_2_reg_160_reg__0[12]),
        .R(t_V_2_reg_160));
  CARRY4 \t_V_2_reg_160_reg[12]_i_1 
       (.CI(\t_V_2_reg_160_reg[8]_i_1_n_0 ),
        .CO({\t_V_2_reg_160_reg[12]_i_1_n_0 ,\t_V_2_reg_160_reg[12]_i_1_n_1 ,\t_V_2_reg_160_reg[12]_i_1_n_2 ,\t_V_2_reg_160_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_160_reg[12]_i_1_n_4 ,\t_V_2_reg_160_reg[12]_i_1_n_5 ,\t_V_2_reg_160_reg[12]_i_1_n_6 ,\t_V_2_reg_160_reg[12]_i_1_n_7 }),
        .S(t_V_2_reg_160_reg__0[15:12]));
  FDRE \t_V_2_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[12]_i_1_n_6 ),
        .Q(t_V_2_reg_160_reg__0[13]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[12]_i_1_n_5 ),
        .Q(t_V_2_reg_160_reg__0[14]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[12]_i_1_n_4 ),
        .Q(t_V_2_reg_160_reg__0[15]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[16] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[16]_i_1_n_7 ),
        .Q(t_V_2_reg_160_reg__0[16]),
        .R(t_V_2_reg_160));
  CARRY4 \t_V_2_reg_160_reg[16]_i_1 
       (.CI(\t_V_2_reg_160_reg[12]_i_1_n_0 ),
        .CO({\t_V_2_reg_160_reg[16]_i_1_n_0 ,\t_V_2_reg_160_reg[16]_i_1_n_1 ,\t_V_2_reg_160_reg[16]_i_1_n_2 ,\t_V_2_reg_160_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_160_reg[16]_i_1_n_4 ,\t_V_2_reg_160_reg[16]_i_1_n_5 ,\t_V_2_reg_160_reg[16]_i_1_n_6 ,\t_V_2_reg_160_reg[16]_i_1_n_7 }),
        .S(t_V_2_reg_160_reg__0[19:16]));
  FDRE \t_V_2_reg_160_reg[17] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[16]_i_1_n_6 ),
        .Q(t_V_2_reg_160_reg__0[17]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[18] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[16]_i_1_n_5 ),
        .Q(t_V_2_reg_160_reg__0[18]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[19] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[16]_i_1_n_4 ),
        .Q(t_V_2_reg_160_reg__0[19]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[0]_i_3_n_6 ),
        .Q(t_V_2_reg_160_reg[1]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[20] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[20]_i_1_n_7 ),
        .Q(t_V_2_reg_160_reg__0[20]),
        .R(t_V_2_reg_160));
  CARRY4 \t_V_2_reg_160_reg[20]_i_1 
       (.CI(\t_V_2_reg_160_reg[16]_i_1_n_0 ),
        .CO({\t_V_2_reg_160_reg[20]_i_1_n_0 ,\t_V_2_reg_160_reg[20]_i_1_n_1 ,\t_V_2_reg_160_reg[20]_i_1_n_2 ,\t_V_2_reg_160_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_160_reg[20]_i_1_n_4 ,\t_V_2_reg_160_reg[20]_i_1_n_5 ,\t_V_2_reg_160_reg[20]_i_1_n_6 ,\t_V_2_reg_160_reg[20]_i_1_n_7 }),
        .S(t_V_2_reg_160_reg__0[23:20]));
  FDRE \t_V_2_reg_160_reg[21] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[20]_i_1_n_6 ),
        .Q(t_V_2_reg_160_reg__0[21]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[22] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[20]_i_1_n_5 ),
        .Q(t_V_2_reg_160_reg__0[22]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[23] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[20]_i_1_n_4 ),
        .Q(t_V_2_reg_160_reg__0[23]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[24] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[24]_i_1_n_7 ),
        .Q(t_V_2_reg_160_reg__0[24]),
        .R(t_V_2_reg_160));
  CARRY4 \t_V_2_reg_160_reg[24]_i_1 
       (.CI(\t_V_2_reg_160_reg[20]_i_1_n_0 ),
        .CO({\t_V_2_reg_160_reg[24]_i_1_n_0 ,\t_V_2_reg_160_reg[24]_i_1_n_1 ,\t_V_2_reg_160_reg[24]_i_1_n_2 ,\t_V_2_reg_160_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_160_reg[24]_i_1_n_4 ,\t_V_2_reg_160_reg[24]_i_1_n_5 ,\t_V_2_reg_160_reg[24]_i_1_n_6 ,\t_V_2_reg_160_reg[24]_i_1_n_7 }),
        .S(t_V_2_reg_160_reg__0[27:24]));
  FDRE \t_V_2_reg_160_reg[25] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[24]_i_1_n_6 ),
        .Q(t_V_2_reg_160_reg__0[25]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[26] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[24]_i_1_n_5 ),
        .Q(t_V_2_reg_160_reg__0[26]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[27] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[24]_i_1_n_4 ),
        .Q(t_V_2_reg_160_reg__0[27]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[28] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[28]_i_1_n_7 ),
        .Q(t_V_2_reg_160_reg__0[28]),
        .R(t_V_2_reg_160));
  CARRY4 \t_V_2_reg_160_reg[28]_i_1 
       (.CI(\t_V_2_reg_160_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_2_reg_160_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_2_reg_160_reg[28]_i_1_n_1 ,\t_V_2_reg_160_reg[28]_i_1_n_2 ,\t_V_2_reg_160_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_160_reg[28]_i_1_n_4 ,\t_V_2_reg_160_reg[28]_i_1_n_5 ,\t_V_2_reg_160_reg[28]_i_1_n_6 ,\t_V_2_reg_160_reg[28]_i_1_n_7 }),
        .S(t_V_2_reg_160_reg__0[31:28]));
  FDRE \t_V_2_reg_160_reg[29] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[28]_i_1_n_6 ),
        .Q(t_V_2_reg_160_reg__0[29]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[0]_i_3_n_5 ),
        .Q(t_V_2_reg_160_reg[2]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[30] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[28]_i_1_n_5 ),
        .Q(t_V_2_reg_160_reg__0[30]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[31] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[28]_i_1_n_4 ),
        .Q(t_V_2_reg_160_reg__0[31]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[0]_i_3_n_4 ),
        .Q(t_V_2_reg_160_reg[3]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[4]_i_1_n_7 ),
        .Q(t_V_2_reg_160_reg[4]),
        .R(t_V_2_reg_160));
  CARRY4 \t_V_2_reg_160_reg[4]_i_1 
       (.CI(\t_V_2_reg_160_reg[0]_i_3_n_0 ),
        .CO({\t_V_2_reg_160_reg[4]_i_1_n_0 ,\t_V_2_reg_160_reg[4]_i_1_n_1 ,\t_V_2_reg_160_reg[4]_i_1_n_2 ,\t_V_2_reg_160_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_160_reg[4]_i_1_n_4 ,\t_V_2_reg_160_reg[4]_i_1_n_5 ,\t_V_2_reg_160_reg[4]_i_1_n_6 ,\t_V_2_reg_160_reg[4]_i_1_n_7 }),
        .S(t_V_2_reg_160_reg[7:4]));
  FDRE \t_V_2_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[4]_i_1_n_6 ),
        .Q(t_V_2_reg_160_reg[5]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[4]_i_1_n_5 ),
        .Q(t_V_2_reg_160_reg[6]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[4]_i_1_n_4 ),
        .Q(t_V_2_reg_160_reg[7]),
        .R(t_V_2_reg_160));
  FDRE \t_V_2_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[8]_i_1_n_7 ),
        .Q(t_V_2_reg_160_reg[8]),
        .R(t_V_2_reg_160));
  CARRY4 \t_V_2_reg_160_reg[8]_i_1 
       (.CI(\t_V_2_reg_160_reg[4]_i_1_n_0 ),
        .CO({\t_V_2_reg_160_reg[8]_i_1_n_0 ,\t_V_2_reg_160_reg[8]_i_1_n_1 ,\t_V_2_reg_160_reg[8]_i_1_n_2 ,\t_V_2_reg_160_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_160_reg[8]_i_1_n_4 ,\t_V_2_reg_160_reg[8]_i_1_n_5 ,\t_V_2_reg_160_reg[8]_i_1_n_6 ,\t_V_2_reg_160_reg[8]_i_1_n_7 }),
        .S({t_V_2_reg_160_reg__0[11:10],t_V_2_reg_160_reg[9:8]}));
  FDRE \t_V_2_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1600),
        .D(\t_V_2_reg_160_reg[8]_i_1_n_6 ),
        .Q(t_V_2_reg_160_reg[9]),
        .R(t_V_2_reg_160));
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_reg_149[31]_i_1 
       (.I0(Reduce_my_U0_ap_start),
        .I1(img_2_rows_V_c_empty_n),
        .I2(img_2_cols_V_c_empty_n),
        .I3(\i_V_reg_259_reg[31]_0 [0]),
        .I4(ap_CS_fsm_state6),
        .O(t_V_reg_149));
  FDRE \t_V_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[0]),
        .Q(\t_V_reg_149_reg_n_0_[0] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[10]),
        .Q(\t_V_reg_149_reg_n_0_[10] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[11]),
        .Q(\t_V_reg_149_reg_n_0_[11] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[12]),
        .Q(\t_V_reg_149_reg_n_0_[12] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[13]),
        .Q(\t_V_reg_149_reg_n_0_[13] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[14]),
        .Q(\t_V_reg_149_reg_n_0_[14] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[15]),
        .Q(\t_V_reg_149_reg_n_0_[15] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[16]),
        .Q(\t_V_reg_149_reg_n_0_[16] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[17]),
        .Q(\t_V_reg_149_reg_n_0_[17] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[18]),
        .Q(\t_V_reg_149_reg_n_0_[18] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[19]),
        .Q(\t_V_reg_149_reg_n_0_[19] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[1]),
        .Q(\t_V_reg_149_reg_n_0_[1] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[20]),
        .Q(\t_V_reg_149_reg_n_0_[20] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[21]),
        .Q(\t_V_reg_149_reg_n_0_[21] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[22]),
        .Q(\t_V_reg_149_reg_n_0_[22] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[23]),
        .Q(\t_V_reg_149_reg_n_0_[23] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[24]),
        .Q(\t_V_reg_149_reg_n_0_[24] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[25]),
        .Q(\t_V_reg_149_reg_n_0_[25] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[26]),
        .Q(\t_V_reg_149_reg_n_0_[26] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[27]),
        .Q(\t_V_reg_149_reg_n_0_[27] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[28]),
        .Q(\t_V_reg_149_reg_n_0_[28] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[29]),
        .Q(\t_V_reg_149_reg_n_0_[29] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[2]),
        .Q(\t_V_reg_149_reg_n_0_[2] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[30]),
        .Q(\t_V_reg_149_reg_n_0_[30] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[31]),
        .Q(\t_V_reg_149_reg_n_0_[31] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[3]),
        .Q(\t_V_reg_149_reg_n_0_[3] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[4]),
        .Q(\t_V_reg_149_reg_n_0_[4] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[5]),
        .Q(\t_V_reg_149_reg_n_0_[5] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[6]),
        .Q(\t_V_reg_149_reg_n_0_[6] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[7]),
        .Q(\t_V_reg_149_reg_n_0_[7] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[8]),
        .Q(\t_V_reg_149_reg_n_0_[8] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[9]),
        .Q(\t_V_reg_149_reg_n_0_[9] ),
        .R(t_V_reg_149));
  CARRY4 tmp_13_i_fu_202_p2_carry
       (.CI(1'b0),
        .CO({tmp_13_i_fu_202_p2_carry_n_0,tmp_13_i_fu_202_p2_carry_n_1,tmp_13_i_fu_202_p2_carry_n_2,tmp_13_i_fu_202_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_13_i_fu_202_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_13_i_fu_202_p2_carry_i_1_n_0,tmp_13_i_fu_202_p2_carry_i_2_n_0,tmp_13_i_fu_202_p2_carry_i_3_n_0,tmp_13_i_fu_202_p2_carry_i_4_n_0}));
  CARRY4 tmp_13_i_fu_202_p2_carry__0
       (.CI(tmp_13_i_fu_202_p2_carry_n_0),
        .CO({tmp_13_i_fu_202_p2_carry__0_n_0,tmp_13_i_fu_202_p2_carry__0_n_1,tmp_13_i_fu_202_p2_carry__0_n_2,tmp_13_i_fu_202_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_13_i_fu_202_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_13_i_fu_202_p2_carry__0_i_1_n_0,tmp_13_i_fu_202_p2_carry__0_i_2_n_0,tmp_13_i_fu_202_p2_carry__0_i_3_n_0,tmp_13_i_fu_202_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_13_i_fu_202_p2_carry__0_i_1
       (.I0(\t_V_reg_149_reg_n_0_[23] ),
        .I1(r_V_reg_250[23]),
        .I2(\t_V_reg_149_reg_n_0_[21] ),
        .I3(r_V_reg_250[21]),
        .I4(r_V_reg_250[22]),
        .I5(\t_V_reg_149_reg_n_0_[22] ),
        .O(tmp_13_i_fu_202_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_13_i_fu_202_p2_carry__0_i_2
       (.I0(r_V_reg_250[20]),
        .I1(\t_V_reg_149_reg_n_0_[20] ),
        .I2(\t_V_reg_149_reg_n_0_[18] ),
        .I3(r_V_reg_250[18]),
        .I4(\t_V_reg_149_reg_n_0_[19] ),
        .I5(r_V_reg_250[19]),
        .O(tmp_13_i_fu_202_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_13_i_fu_202_p2_carry__0_i_3
       (.I0(\t_V_reg_149_reg_n_0_[15] ),
        .I1(r_V_reg_250[15]),
        .I2(\t_V_reg_149_reg_n_0_[16] ),
        .I3(r_V_reg_250[16]),
        .I4(r_V_reg_250[17]),
        .I5(\t_V_reg_149_reg_n_0_[17] ),
        .O(tmp_13_i_fu_202_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_13_i_fu_202_p2_carry__0_i_4
       (.I0(r_V_reg_250[14]),
        .I1(\t_V_reg_149_reg_n_0_[14] ),
        .I2(\t_V_reg_149_reg_n_0_[12] ),
        .I3(r_V_reg_250[12]),
        .I4(\t_V_reg_149_reg_n_0_[13] ),
        .I5(r_V_reg_250[13]),
        .O(tmp_13_i_fu_202_p2_carry__0_i_4_n_0));
  CARRY4 tmp_13_i_fu_202_p2_carry__1
       (.CI(tmp_13_i_fu_202_p2_carry__0_n_0),
        .CO({NLW_tmp_13_i_fu_202_p2_carry__1_CO_UNCONNECTED[3],tmp_13_i_fu_202_p2,tmp_13_i_fu_202_p2_carry__1_n_2,tmp_13_i_fu_202_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_13_i_fu_202_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,tmp_13_i_fu_202_p2_carry__1_i_1_n_0,tmp_13_i_fu_202_p2_carry__1_i_2_n_0,tmp_13_i_fu_202_p2_carry__1_i_3_n_0}));
  LUT5 #(
    .INIT(32'h09000009)) 
    tmp_13_i_fu_202_p2_carry__1_i_1
       (.I0(\t_V_reg_149_reg_n_0_[31] ),
        .I1(r_V_reg_250[31]),
        .I2(r_V_reg_250[32]),
        .I3(r_V_reg_250[30]),
        .I4(\t_V_reg_149_reg_n_0_[30] ),
        .O(tmp_13_i_fu_202_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_13_i_fu_202_p2_carry__1_i_2
       (.I0(r_V_reg_250[29]),
        .I1(\t_V_reg_149_reg_n_0_[29] ),
        .I2(\t_V_reg_149_reg_n_0_[27] ),
        .I3(r_V_reg_250[27]),
        .I4(\t_V_reg_149_reg_n_0_[28] ),
        .I5(r_V_reg_250[28]),
        .O(tmp_13_i_fu_202_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_13_i_fu_202_p2_carry__1_i_3
       (.I0(r_V_reg_250[25]),
        .I1(\t_V_reg_149_reg_n_0_[25] ),
        .I2(\t_V_reg_149_reg_n_0_[26] ),
        .I3(r_V_reg_250[26]),
        .I4(\t_V_reg_149_reg_n_0_[24] ),
        .I5(r_V_reg_250[24]),
        .O(tmp_13_i_fu_202_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_13_i_fu_202_p2_carry_i_1
       (.I0(r_V_reg_250[11]),
        .I1(\t_V_reg_149_reg_n_0_[11] ),
        .I2(\t_V_reg_149_reg_n_0_[9] ),
        .I3(r_V_reg_250[9]),
        .I4(\t_V_reg_149_reg_n_0_[10] ),
        .I5(r_V_reg_250[10]),
        .O(tmp_13_i_fu_202_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_13_i_fu_202_p2_carry_i_2
       (.I0(r_V_reg_250[8]),
        .I1(\t_V_reg_149_reg_n_0_[8] ),
        .I2(\t_V_reg_149_reg_n_0_[6] ),
        .I3(r_V_reg_250[6]),
        .I4(\t_V_reg_149_reg_n_0_[7] ),
        .I5(r_V_reg_250[7]),
        .O(tmp_13_i_fu_202_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_13_i_fu_202_p2_carry_i_3
       (.I0(\t_V_reg_149_reg_n_0_[3] ),
        .I1(r_V_reg_250[3]),
        .I2(\t_V_reg_149_reg_n_0_[4] ),
        .I3(r_V_reg_250[4]),
        .I4(r_V_reg_250[5]),
        .I5(\t_V_reg_149_reg_n_0_[5] ),
        .O(tmp_13_i_fu_202_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_13_i_fu_202_p2_carry_i_4
       (.I0(\t_V_reg_149_reg_n_0_[0] ),
        .I1(r_V_reg_250[0]),
        .I2(\t_V_reg_149_reg_n_0_[1] ),
        .I3(r_V_reg_250[1]),
        .I4(r_V_reg_250[2]),
        .I5(\t_V_reg_149_reg_n_0_[2] ),
        .O(tmp_13_i_fu_202_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_13_i_reg_269[0]_i_1 
       (.I0(tmp_13_i_fu_202_p2),
        .I1(\i_V_reg_259_reg[31]_0 [1]),
        .I2(CO),
        .I3(tmp_13_i_reg_269),
        .O(\tmp_13_i_reg_269[0]_i_1_n_0 ));
  FDRE \tmp_13_i_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_13_i_reg_269[0]_i_1_n_0 ),
        .Q(tmp_13_i_reg_269),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[0] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[10] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[11] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[12] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[13] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[14] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[15] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[1] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[2] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[3] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[4] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[5] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[6] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[7] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[8] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \tmp_4_reg_288_reg[9] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_4_fu_234_p2[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0D0D0FFD0D0D0D0)) 
    \tmp_i_40_reg_264[0]_i_1 
       (.I0(\i_V_reg_259_reg[31]_0 [1]),
        .I1(CO),
        .I2(\tmp_i_40_reg_264_reg[0]_0 ),
        .I3(\tmp_i_40_reg_264[0]_i_2_n_0 ),
        .I4(\tmp_i_40_reg_264[0]_i_3_n_0 ),
        .I5(\tmp_i_40_reg_264[0]_i_4_n_0 ),
        .O(\tmp_i_40_reg_264[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \tmp_i_40_reg_264[0]_i_2 
       (.I0(\t_V_reg_149_reg_n_0_[4] ),
        .I1(\t_V_reg_149_reg_n_0_[22] ),
        .I2(\t_V_reg_149_reg_n_0_[0] ),
        .I3(\t_V_reg_149_reg_n_0_[7] ),
        .I4(CO),
        .I5(\i_V_reg_259_reg[31]_0 [1]),
        .O(\tmp_i_40_reg_264[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_i_40_reg_264[0]_i_3 
       (.I0(\tmp_i_40_reg_264[0]_i_5_n_0 ),
        .I1(\t_V_reg_149_reg_n_0_[6] ),
        .I2(\t_V_reg_149_reg_n_0_[5] ),
        .I3(\t_V_reg_149_reg_n_0_[25] ),
        .I4(\t_V_reg_149_reg_n_0_[15] ),
        .I5(\tmp_i_40_reg_264[0]_i_6_n_0 ),
        .O(\tmp_i_40_reg_264[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_i_40_reg_264[0]_i_4 
       (.I0(\t_V_reg_149_reg_n_0_[1] ),
        .I1(\t_V_reg_149_reg_n_0_[11] ),
        .I2(\t_V_reg_149_reg_n_0_[13] ),
        .I3(\t_V_reg_149_reg_n_0_[14] ),
        .I4(\tmp_i_40_reg_264[0]_i_7_n_0 ),
        .I5(\tmp_i_40_reg_264[0]_i_8_n_0 ),
        .O(\tmp_i_40_reg_264[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_i_40_reg_264[0]_i_5 
       (.I0(\t_V_reg_149_reg_n_0_[23] ),
        .I1(\t_V_reg_149_reg_n_0_[20] ),
        .I2(\t_V_reg_149_reg_n_0_[29] ),
        .I3(\t_V_reg_149_reg_n_0_[21] ),
        .O(\tmp_i_40_reg_264[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_i_40_reg_264[0]_i_6 
       (.I0(\t_V_reg_149_reg_n_0_[8] ),
        .I1(\t_V_reg_149_reg_n_0_[19] ),
        .I2(\t_V_reg_149_reg_n_0_[9] ),
        .I3(\t_V_reg_149_reg_n_0_[12] ),
        .I4(\tmp_i_40_reg_264[0]_i_9_n_0 ),
        .O(\tmp_i_40_reg_264[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_i_40_reg_264[0]_i_7 
       (.I0(\t_V_reg_149_reg_n_0_[26] ),
        .I1(\t_V_reg_149_reg_n_0_[17] ),
        .I2(\t_V_reg_149_reg_n_0_[24] ),
        .I3(\t_V_reg_149_reg_n_0_[18] ),
        .O(\tmp_i_40_reg_264[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_i_40_reg_264[0]_i_8 
       (.I0(\t_V_reg_149_reg_n_0_[27] ),
        .I1(\t_V_reg_149_reg_n_0_[3] ),
        .I2(\t_V_reg_149_reg_n_0_[16] ),
        .I3(\t_V_reg_149_reg_n_0_[2] ),
        .O(\tmp_i_40_reg_264[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_i_40_reg_264[0]_i_9 
       (.I0(\t_V_reg_149_reg_n_0_[31] ),
        .I1(\t_V_reg_149_reg_n_0_[10] ),
        .I2(\t_V_reg_149_reg_n_0_[30] ),
        .I3(\t_V_reg_149_reg_n_0_[28] ),
        .O(\tmp_i_40_reg_264[0]_i_9_n_0 ));
  FDRE \tmp_i_40_reg_264_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_i_40_reg_264[0]_i_1_n_0 ),
        .Q(\tmp_i_40_reg_264_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Reduce_my_dst_bufbkb" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_Reduce_my_dst_bufbkb
   (DOBDO,
    D,
    E,
    ap_clk,
    Q,
    ADDRBWRADDR,
    \tmp_4_reg_288_reg[15] ,
    S,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[2] ,
    tmp_13_i_reg_269,
    ap_enable_reg_pp0_iter2_reg,
    Vdist_data_stream_0_full_n,
    ap_enable_reg_pp0_iter1_reg,
    img_2_data_stream_0_empty_n,
    \tmp_i_40_reg_264_reg[0] );
  output [0:0]DOBDO;
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [15:0]\tmp_4_reg_288_reg[15] ;
  input [0:0]S;
  input ap_enable_reg_pp0_iter0;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input tmp_13_i_reg_269;
  input ap_enable_reg_pp0_iter2_reg;
  input Vdist_data_stream_0_full_n;
  input ap_enable_reg_pp0_iter1_reg;
  input img_2_data_stream_0_empty_n;
  input \tmp_i_40_reg_264_reg[0] ;

  wire [9:0]ADDRBWRADDR;
  wire [15:0]D;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]S;
  wire Vdist_data_stream_0_full_n;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire img_2_data_stream_0_empty_n;
  wire tmp_13_i_reg_269;
  wire [15:0]\tmp_4_reg_288_reg[15] ;
  wire \tmp_i_40_reg_264_reg[0] ;

  m3_for_arty_a7_projection_mul_hls_0_0_Reduce_my_dst_bufbkb_ram Reduce_my_dst_bufbkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .S(S),
        .Vdist_data_stream_0_full_n(Vdist_data_stream_0_full_n),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .tmp_13_i_reg_269(tmp_13_i_reg_269),
        .\tmp_4_reg_288_reg[15] (\tmp_4_reg_288_reg[15] ),
        .\tmp_i_40_reg_264_reg[0] (\tmp_i_40_reg_264_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Reduce_my_dst_bufbkb_ram" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_Reduce_my_dst_bufbkb_ram
   (DOBDO,
    D,
    E,
    ap_clk,
    Q,
    ADDRBWRADDR,
    \tmp_4_reg_288_reg[15] ,
    S,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[2] ,
    tmp_13_i_reg_269,
    ap_enable_reg_pp0_iter2_reg,
    Vdist_data_stream_0_full_n,
    ap_enable_reg_pp0_iter1_reg,
    img_2_data_stream_0_empty_n,
    \tmp_i_40_reg_264_reg[0] );
  output [0:0]DOBDO;
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [15:0]\tmp_4_reg_288_reg[15] ;
  input [0:0]S;
  input ap_enable_reg_pp0_iter0;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input tmp_13_i_reg_269;
  input ap_enable_reg_pp0_iter2_reg;
  input Vdist_data_stream_0_full_n;
  input ap_enable_reg_pp0_iter1_reg;
  input img_2_data_stream_0_empty_n;
  input \tmp_i_40_reg_264_reg[0] ;

  wire [9:0]ADDRBWRADDR;
  wire [15:0]D;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]S;
  wire Vdist_data_stream_0_full_n;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire dst_buffer_ce0;
  wire dst_buffer_ce1;
  wire [15:1]dst_buffer_q0;
  wire dst_buffer_we1;
  wire img_2_data_stream_0_empty_n;
  wire [15:0]storemerge_i_fu_223_p3;
  wire tmp_13_i_reg_269;
  wire \tmp_4_reg_288[3]_i_6_n_0 ;
  wire \tmp_4_reg_288[3]_i_7_n_0 ;
  wire \tmp_4_reg_288[3]_i_8_n_0 ;
  wire \tmp_4_reg_288[7]_i_6_n_0 ;
  wire \tmp_4_reg_288[7]_i_7_n_0 ;
  wire \tmp_4_reg_288[7]_i_8_n_0 ;
  wire \tmp_4_reg_288[7]_i_9_n_0 ;
  wire \tmp_4_reg_288_reg[11]_i_1_n_0 ;
  wire \tmp_4_reg_288_reg[11]_i_1_n_1 ;
  wire \tmp_4_reg_288_reg[11]_i_1_n_2 ;
  wire \tmp_4_reg_288_reg[11]_i_1_n_3 ;
  wire [15:0]\tmp_4_reg_288_reg[15] ;
  wire \tmp_4_reg_288_reg[15]_i_2_n_1 ;
  wire \tmp_4_reg_288_reg[15]_i_2_n_2 ;
  wire \tmp_4_reg_288_reg[15]_i_2_n_3 ;
  wire \tmp_4_reg_288_reg[3]_i_1_n_0 ;
  wire \tmp_4_reg_288_reg[3]_i_1_n_1 ;
  wire \tmp_4_reg_288_reg[3]_i_1_n_2 ;
  wire \tmp_4_reg_288_reg[3]_i_1_n_3 ;
  wire \tmp_4_reg_288_reg[7]_i_1_n_0 ;
  wire \tmp_4_reg_288_reg[7]_i_1_n_1 ;
  wire \tmp_4_reg_288_reg[7]_i_1_n_2 ;
  wire \tmp_4_reg_288_reg[7]_i_1_n_3 ;
  wire \tmp_i_40_reg_264_reg[0] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]\NLW_tmp_4_reg_288_reg[15]_i_2_CO_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\tmp_4_reg_288_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({dst_buffer_q0,DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(dst_buffer_we1),
        .ENBWREN(dst_buffer_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({dst_buffer_ce1,dst_buffer_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h00B0)) 
    ram_reg_i_1
       (.I0(img_2_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(tmp_13_i_reg_269),
        .O(dst_buffer_we1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(E),
        .O(dst_buffer_ce0));
  LUT5 #(
    .INIT(32'hC4C400C4)) 
    ram_reg_i_3
       (.I0(tmp_13_i_reg_269),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(Vdist_data_stream_0_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(img_2_data_stream_0_empty_n),
        .O(dst_buffer_ce1));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[11]_i_2 
       (.I0(dst_buffer_q0[11]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[11]_i_3 
       (.I0(dst_buffer_q0[10]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[11]_i_4 
       (.I0(dst_buffer_q0[9]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[11]_i_5 
       (.I0(dst_buffer_q0[8]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[8]));
  LUT6 #(
    .INIT(64'hAA2AAA2A0000AA2A)) 
    \tmp_4_reg_288[15]_i_1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(tmp_13_i_reg_269),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(Vdist_data_stream_0_full_n),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(img_2_data_stream_0_empty_n),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[15]_i_3 
       (.I0(dst_buffer_q0[15]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[15]_i_4 
       (.I0(dst_buffer_q0[14]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[15]_i_5 
       (.I0(dst_buffer_q0[13]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[15]_i_6 
       (.I0(dst_buffer_q0[12]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[3]_i_2 
       (.I0(dst_buffer_q0[3]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[3]_i_3 
       (.I0(dst_buffer_q0[2]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[3]_i_4 
       (.I0(dst_buffer_q0[1]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[3]_i_5 
       (.I0(DOBDO),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[3]_i_6 
       (.I0(dst_buffer_q0[3]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(\tmp_4_reg_288[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[3]_i_7 
       (.I0(dst_buffer_q0[2]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(\tmp_4_reg_288[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[3]_i_8 
       (.I0(dst_buffer_q0[1]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(\tmp_4_reg_288[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[7]_i_2 
       (.I0(dst_buffer_q0[7]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[7]_i_3 
       (.I0(dst_buffer_q0[6]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[7]_i_4 
       (.I0(dst_buffer_q0[5]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[7]_i_5 
       (.I0(dst_buffer_q0[4]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[7]_i_6 
       (.I0(dst_buffer_q0[7]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(\tmp_4_reg_288[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[7]_i_7 
       (.I0(dst_buffer_q0[6]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(\tmp_4_reg_288[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[7]_i_8 
       (.I0(dst_buffer_q0[5]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(\tmp_4_reg_288[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_288[7]_i_9 
       (.I0(dst_buffer_q0[4]),
        .I1(\tmp_i_40_reg_264_reg[0] ),
        .O(\tmp_4_reg_288[7]_i_9_n_0 ));
  CARRY4 \tmp_4_reg_288_reg[11]_i_1 
       (.CI(\tmp_4_reg_288_reg[7]_i_1_n_0 ),
        .CO({\tmp_4_reg_288_reg[11]_i_1_n_0 ,\tmp_4_reg_288_reg[11]_i_1_n_1 ,\tmp_4_reg_288_reg[11]_i_1_n_2 ,\tmp_4_reg_288_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(storemerge_i_fu_223_p3[11:8]));
  CARRY4 \tmp_4_reg_288_reg[15]_i_2 
       (.CI(\tmp_4_reg_288_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp_4_reg_288_reg[15]_i_2_CO_UNCONNECTED [3],\tmp_4_reg_288_reg[15]_i_2_n_1 ,\tmp_4_reg_288_reg[15]_i_2_n_2 ,\tmp_4_reg_288_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(storemerge_i_fu_223_p3[15:12]));
  CARRY4 \tmp_4_reg_288_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_4_reg_288_reg[3]_i_1_n_0 ,\tmp_4_reg_288_reg[3]_i_1_n_1 ,\tmp_4_reg_288_reg[3]_i_1_n_2 ,\tmp_4_reg_288_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(storemerge_i_fu_223_p3[3:0]),
        .O(D[3:0]),
        .S({\tmp_4_reg_288[3]_i_6_n_0 ,\tmp_4_reg_288[3]_i_7_n_0 ,\tmp_4_reg_288[3]_i_8_n_0 ,S}));
  CARRY4 \tmp_4_reg_288_reg[7]_i_1 
       (.CI(\tmp_4_reg_288_reg[3]_i_1_n_0 ),
        .CO({\tmp_4_reg_288_reg[7]_i_1_n_0 ,\tmp_4_reg_288_reg[7]_i_1_n_1 ,\tmp_4_reg_288_reg[7]_i_1_n_2 ,\tmp_4_reg_288_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(storemerge_i_fu_223_p3[7:4]),
        .O(D[7:4]),
        .S({\tmp_4_reg_288[7]_i_6_n_0 ,\tmp_4_reg_288[7]_i_7_n_0 ,\tmp_4_reg_288[7]_i_8_n_0 ,\tmp_4_reg_288[7]_i_9_n_0 }));
endmodule

(* ORIG_REF_NAME = "U8toBin" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_U8toBin
   (CO,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    Q,
    internal_full_n_reg,
    E,
    internal_empty_n4_out,
    \mOutPtr_reg[2] ,
    U8toBin_U0_src_cols_V_read,
    shiftReg_ce,
    \mOutPtr_reg[1] ,
    internal_full_n_reg_0,
    int_ap_idle_reg,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][0] ,
    ap_clk,
    img_original_0_data_s_empty_n,
    shiftReg_ce_0,
    \mOutPtr_reg[0]_1 ,
    ap_enable_reg_pp0_iter1_reg_0,
    dst_buffer_addr_reg_282_pp0_iter1_reg0,
    \mOutPtr_reg[0]_2 ,
    ap_rst_n,
    img_original_0_cols_s_empty_n,
    img_original_0_rows_s_empty_n,
    U8toBin_U0_ap_start,
    shiftReg_ce_1,
    start_once_reg_reg,
    img_2_data_stream_0_full_n,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    find_boundary_U0_ap_start,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0]_2 ,
    \SRL_SIG_reg[1]_3 ,
    out,
    ap_rst_n_inv,
    \int_rows_reg[31] );
  output [0:0]CO;
  output \mOutPtr_reg[0] ;
  output \mOutPtr_reg[0]_0 ;
  output [1:0]Q;
  output internal_full_n_reg;
  output [0:0]E;
  output internal_empty_n4_out;
  output \mOutPtr_reg[2] ;
  output U8toBin_U0_src_cols_V_read;
  output shiftReg_ce;
  output \mOutPtr_reg[1] ;
  output internal_full_n_reg_0;
  output int_ap_idle_reg;
  output \SRL_SIG_reg[1][0] ;
  output \SRL_SIG_reg[0][0] ;
  input ap_clk;
  input img_original_0_data_s_empty_n;
  input shiftReg_ce_0;
  input \mOutPtr_reg[0]_1 ;
  input ap_enable_reg_pp0_iter1_reg_0;
  input dst_buffer_addr_reg_282_pp0_iter1_reg0;
  input \mOutPtr_reg[0]_2 ;
  input ap_rst_n;
  input img_original_0_cols_s_empty_n;
  input img_original_0_rows_s_empty_n;
  input U8toBin_U0_ap_start;
  input shiftReg_ce_1;
  input start_once_reg_reg;
  input img_2_data_stream_0_full_n;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input [0:0]\ap_CS_fsm_reg[0]_1 ;
  input find_boundary_U0_ap_start;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]\SRL_SIG_reg[0]_2 ;
  input [0:0]\SRL_SIG_reg[1]_3 ;
  input [31:0]out;
  input ap_rst_n_inv;
  input [31:0]\int_rows_reg[31] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][2] ;
  wire [0:0]\SRL_SIG_reg[0]_2 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_3 ;
  wire U8toBin_U0_ap_start;
  wire [0:0]U8toBin_U0_dst_data_stream_V_din;
  wire U8toBin_U0_src_cols_V_read;
  wire \ap_CS_fsm[2]_i_2__2_n_0 ;
  wire \ap_CS_fsm[3]_i_2__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dst_buffer_addr_reg_282_pp0_iter1_reg0;
  wire exitcond2_i_fu_149_p2_carry__0_i_1_n_0;
  wire exitcond2_i_fu_149_p2_carry__0_i_2_n_0;
  wire exitcond2_i_fu_149_p2_carry__0_i_3_n_0;
  wire exitcond2_i_fu_149_p2_carry__0_i_4_n_0;
  wire exitcond2_i_fu_149_p2_carry__0_n_0;
  wire exitcond2_i_fu_149_p2_carry__0_n_1;
  wire exitcond2_i_fu_149_p2_carry__0_n_2;
  wire exitcond2_i_fu_149_p2_carry__0_n_3;
  wire exitcond2_i_fu_149_p2_carry__1_i_1_n_0;
  wire exitcond2_i_fu_149_p2_carry__1_i_2_n_0;
  wire exitcond2_i_fu_149_p2_carry__1_i_3_n_0;
  wire exitcond2_i_fu_149_p2_carry__1_n_2;
  wire exitcond2_i_fu_149_p2_carry__1_n_3;
  wire exitcond2_i_fu_149_p2_carry_i_1_n_0;
  wire exitcond2_i_fu_149_p2_carry_i_2_n_0;
  wire exitcond2_i_fu_149_p2_carry_i_3_n_0;
  wire exitcond2_i_fu_149_p2_carry_i_4_n_0;
  wire exitcond2_i_fu_149_p2_carry_n_0;
  wire exitcond2_i_fu_149_p2_carry_n_1;
  wire exitcond2_i_fu_149_p2_carry_n_2;
  wire exitcond2_i_fu_149_p2_carry_n_3;
  wire exitcond_i_fu_160_p2_carry__0_i_1_n_0;
  wire exitcond_i_fu_160_p2_carry__0_i_2_n_0;
  wire exitcond_i_fu_160_p2_carry__0_i_3_n_0;
  wire exitcond_i_fu_160_p2_carry__0_i_4_n_0;
  wire exitcond_i_fu_160_p2_carry__0_n_0;
  wire exitcond_i_fu_160_p2_carry__0_n_1;
  wire exitcond_i_fu_160_p2_carry__0_n_2;
  wire exitcond_i_fu_160_p2_carry__0_n_3;
  wire exitcond_i_fu_160_p2_carry__1_i_1_n_0;
  wire exitcond_i_fu_160_p2_carry__1_i_2_n_0;
  wire exitcond_i_fu_160_p2_carry__1_i_3_n_0;
  wire exitcond_i_fu_160_p2_carry__1_n_2;
  wire exitcond_i_fu_160_p2_carry__1_n_3;
  wire exitcond_i_fu_160_p2_carry_i_1_n_0;
  wire exitcond_i_fu_160_p2_carry_i_2_n_0;
  wire exitcond_i_fu_160_p2_carry_i_3_n_0;
  wire exitcond_i_fu_160_p2_carry_i_4_n_0;
  wire exitcond_i_fu_160_p2_carry_n_0;
  wire exitcond_i_fu_160_p2_carry_n_1;
  wire exitcond_i_fu_160_p2_carry_n_2;
  wire exitcond_i_fu_160_p2_carry_n_3;
  wire exitcond_i_reg_2000;
  wire \exitcond_i_reg_200[0]_i_1_n_0 ;
  wire exitcond_i_reg_200_pp0_iter1_reg;
  wire \exitcond_i_reg_200_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_i_reg_200_reg_n_0_[0] ;
  wire find_boundary_U0_ap_start;
  wire [31:0]i_V_fu_154_p2;
  wire i_V_fu_154_p2_carry__0_n_0;
  wire i_V_fu_154_p2_carry__0_n_1;
  wire i_V_fu_154_p2_carry__0_n_2;
  wire i_V_fu_154_p2_carry__0_n_3;
  wire i_V_fu_154_p2_carry__1_n_0;
  wire i_V_fu_154_p2_carry__1_n_1;
  wire i_V_fu_154_p2_carry__1_n_2;
  wire i_V_fu_154_p2_carry__1_n_3;
  wire i_V_fu_154_p2_carry__2_n_0;
  wire i_V_fu_154_p2_carry__2_n_1;
  wire i_V_fu_154_p2_carry__2_n_2;
  wire i_V_fu_154_p2_carry__2_n_3;
  wire i_V_fu_154_p2_carry__3_n_0;
  wire i_V_fu_154_p2_carry__3_n_1;
  wire i_V_fu_154_p2_carry__3_n_2;
  wire i_V_fu_154_p2_carry__3_n_3;
  wire i_V_fu_154_p2_carry__4_n_0;
  wire i_V_fu_154_p2_carry__4_n_1;
  wire i_V_fu_154_p2_carry__4_n_2;
  wire i_V_fu_154_p2_carry__4_n_3;
  wire i_V_fu_154_p2_carry__5_n_0;
  wire i_V_fu_154_p2_carry__5_n_1;
  wire i_V_fu_154_p2_carry__5_n_2;
  wire i_V_fu_154_p2_carry__5_n_3;
  wire i_V_fu_154_p2_carry__6_n_2;
  wire i_V_fu_154_p2_carry__6_n_3;
  wire i_V_fu_154_p2_carry_n_0;
  wire i_V_fu_154_p2_carry_n_1;
  wire i_V_fu_154_p2_carry_n_2;
  wire i_V_fu_154_p2_carry_n_3;
  wire [31:0]i_V_reg_195;
  wire img_2_data_stream_0_full_n;
  wire img_original_0_cols_s_empty_n;
  wire img_original_0_data_s_empty_n;
  wire img_original_0_rows_s_empty_n;
  wire int_ap_idle_reg;
  wire [31:0]\int_rows_reg[31] ;
  wire internal_empty_n4_out;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[2] ;
  wire [31:0]out;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire [31:0]src_cols_V_read_reg_186;
  wire [31:0]src_rows_V_read_reg_181;
  wire start_once_reg_reg;
  wire t_V_1_reg_138;
  wire t_V_1_reg_1380;
  wire \t_V_1_reg_138[0]_i_4_n_0 ;
  wire [31:0]t_V_1_reg_138_reg;
  wire \t_V_1_reg_138_reg[0]_i_3_n_0 ;
  wire \t_V_1_reg_138_reg[0]_i_3_n_1 ;
  wire \t_V_1_reg_138_reg[0]_i_3_n_2 ;
  wire \t_V_1_reg_138_reg[0]_i_3_n_3 ;
  wire \t_V_1_reg_138_reg[0]_i_3_n_4 ;
  wire \t_V_1_reg_138_reg[0]_i_3_n_5 ;
  wire \t_V_1_reg_138_reg[0]_i_3_n_6 ;
  wire \t_V_1_reg_138_reg[0]_i_3_n_7 ;
  wire \t_V_1_reg_138_reg[12]_i_1_n_0 ;
  wire \t_V_1_reg_138_reg[12]_i_1_n_1 ;
  wire \t_V_1_reg_138_reg[12]_i_1_n_2 ;
  wire \t_V_1_reg_138_reg[12]_i_1_n_3 ;
  wire \t_V_1_reg_138_reg[12]_i_1_n_4 ;
  wire \t_V_1_reg_138_reg[12]_i_1_n_5 ;
  wire \t_V_1_reg_138_reg[12]_i_1_n_6 ;
  wire \t_V_1_reg_138_reg[12]_i_1_n_7 ;
  wire \t_V_1_reg_138_reg[16]_i_1_n_0 ;
  wire \t_V_1_reg_138_reg[16]_i_1_n_1 ;
  wire \t_V_1_reg_138_reg[16]_i_1_n_2 ;
  wire \t_V_1_reg_138_reg[16]_i_1_n_3 ;
  wire \t_V_1_reg_138_reg[16]_i_1_n_4 ;
  wire \t_V_1_reg_138_reg[16]_i_1_n_5 ;
  wire \t_V_1_reg_138_reg[16]_i_1_n_6 ;
  wire \t_V_1_reg_138_reg[16]_i_1_n_7 ;
  wire \t_V_1_reg_138_reg[20]_i_1_n_0 ;
  wire \t_V_1_reg_138_reg[20]_i_1_n_1 ;
  wire \t_V_1_reg_138_reg[20]_i_1_n_2 ;
  wire \t_V_1_reg_138_reg[20]_i_1_n_3 ;
  wire \t_V_1_reg_138_reg[20]_i_1_n_4 ;
  wire \t_V_1_reg_138_reg[20]_i_1_n_5 ;
  wire \t_V_1_reg_138_reg[20]_i_1_n_6 ;
  wire \t_V_1_reg_138_reg[20]_i_1_n_7 ;
  wire \t_V_1_reg_138_reg[24]_i_1_n_0 ;
  wire \t_V_1_reg_138_reg[24]_i_1_n_1 ;
  wire \t_V_1_reg_138_reg[24]_i_1_n_2 ;
  wire \t_V_1_reg_138_reg[24]_i_1_n_3 ;
  wire \t_V_1_reg_138_reg[24]_i_1_n_4 ;
  wire \t_V_1_reg_138_reg[24]_i_1_n_5 ;
  wire \t_V_1_reg_138_reg[24]_i_1_n_6 ;
  wire \t_V_1_reg_138_reg[24]_i_1_n_7 ;
  wire \t_V_1_reg_138_reg[28]_i_1_n_1 ;
  wire \t_V_1_reg_138_reg[28]_i_1_n_2 ;
  wire \t_V_1_reg_138_reg[28]_i_1_n_3 ;
  wire \t_V_1_reg_138_reg[28]_i_1_n_4 ;
  wire \t_V_1_reg_138_reg[28]_i_1_n_5 ;
  wire \t_V_1_reg_138_reg[28]_i_1_n_6 ;
  wire \t_V_1_reg_138_reg[28]_i_1_n_7 ;
  wire \t_V_1_reg_138_reg[4]_i_1_n_0 ;
  wire \t_V_1_reg_138_reg[4]_i_1_n_1 ;
  wire \t_V_1_reg_138_reg[4]_i_1_n_2 ;
  wire \t_V_1_reg_138_reg[4]_i_1_n_3 ;
  wire \t_V_1_reg_138_reg[4]_i_1_n_4 ;
  wire \t_V_1_reg_138_reg[4]_i_1_n_5 ;
  wire \t_V_1_reg_138_reg[4]_i_1_n_6 ;
  wire \t_V_1_reg_138_reg[4]_i_1_n_7 ;
  wire \t_V_1_reg_138_reg[8]_i_1_n_0 ;
  wire \t_V_1_reg_138_reg[8]_i_1_n_1 ;
  wire \t_V_1_reg_138_reg[8]_i_1_n_2 ;
  wire \t_V_1_reg_138_reg[8]_i_1_n_3 ;
  wire \t_V_1_reg_138_reg[8]_i_1_n_4 ;
  wire \t_V_1_reg_138_reg[8]_i_1_n_5 ;
  wire \t_V_1_reg_138_reg[8]_i_1_n_6 ;
  wire \t_V_1_reg_138_reg[8]_i_1_n_7 ;
  wire t_V_reg_127;
  wire \t_V_reg_127_reg_n_0_[0] ;
  wire \t_V_reg_127_reg_n_0_[10] ;
  wire \t_V_reg_127_reg_n_0_[11] ;
  wire \t_V_reg_127_reg_n_0_[12] ;
  wire \t_V_reg_127_reg_n_0_[13] ;
  wire \t_V_reg_127_reg_n_0_[14] ;
  wire \t_V_reg_127_reg_n_0_[15] ;
  wire \t_V_reg_127_reg_n_0_[16] ;
  wire \t_V_reg_127_reg_n_0_[17] ;
  wire \t_V_reg_127_reg_n_0_[18] ;
  wire \t_V_reg_127_reg_n_0_[19] ;
  wire \t_V_reg_127_reg_n_0_[1] ;
  wire \t_V_reg_127_reg_n_0_[20] ;
  wire \t_V_reg_127_reg_n_0_[21] ;
  wire \t_V_reg_127_reg_n_0_[22] ;
  wire \t_V_reg_127_reg_n_0_[23] ;
  wire \t_V_reg_127_reg_n_0_[24] ;
  wire \t_V_reg_127_reg_n_0_[25] ;
  wire \t_V_reg_127_reg_n_0_[26] ;
  wire \t_V_reg_127_reg_n_0_[27] ;
  wire \t_V_reg_127_reg_n_0_[28] ;
  wire \t_V_reg_127_reg_n_0_[29] ;
  wire \t_V_reg_127_reg_n_0_[2] ;
  wire \t_V_reg_127_reg_n_0_[30] ;
  wire \t_V_reg_127_reg_n_0_[31] ;
  wire \t_V_reg_127_reg_n_0_[3] ;
  wire \t_V_reg_127_reg_n_0_[4] ;
  wire \t_V_reg_127_reg_n_0_[5] ;
  wire \t_V_reg_127_reg_n_0_[6] ;
  wire \t_V_reg_127_reg_n_0_[7] ;
  wire \t_V_reg_127_reg_n_0_[8] ;
  wire \t_V_reg_127_reg_n_0_[9] ;
  wire \tmp_i_36_reg_209[0]_i_1_n_0 ;
  wire [3:0]NLW_exitcond2_i_fu_149_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond2_i_fu_149_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond2_i_fu_149_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond2_i_fu_149_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_160_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_160_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond_i_fu_160_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_160_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_i_V_fu_154_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_i_V_fu_154_p2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_t_V_1_reg_138_reg[28]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(U8toBin_U0_dst_data_stream_V_din),
        .I1(exitcond_i_reg_200_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I4(\SRL_SIG_reg[0]_2 ),
        .O(\SRL_SIG_reg[0][0] ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 ),
        .I1(exitcond_i_reg_200_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I4(\SRL_SIG_reg[1]_3 ),
        .O(\SRL_SIG_reg[1][0] ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(U8toBin_U0_ap_start),
        .I1(img_original_0_rows_s_empty_n),
        .I2(img_original_0_cols_s_empty_n),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_CS_fsm_state6),
        .I1(U8toBin_U0_ap_start),
        .I2(img_original_0_rows_s_empty_n),
        .I3(img_original_0_cols_s_empty_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(CO),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[2]_i_2__2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFFFFAABF)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(\exitcond_i_reg_200_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(img_original_0_data_s_empty_n),
        .I3(img_2_data_stream_0_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(exitcond_i_reg_200_pp0_iter1_reg),
        .O(\ap_CS_fsm[3]_i_2__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter00),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC044C000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD000F0F0D0000000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  CARRY4 exitcond2_i_fu_149_p2_carry
       (.CI(1'b0),
        .CO({exitcond2_i_fu_149_p2_carry_n_0,exitcond2_i_fu_149_p2_carry_n_1,exitcond2_i_fu_149_p2_carry_n_2,exitcond2_i_fu_149_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond2_i_fu_149_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond2_i_fu_149_p2_carry_i_1_n_0,exitcond2_i_fu_149_p2_carry_i_2_n_0,exitcond2_i_fu_149_p2_carry_i_3_n_0,exitcond2_i_fu_149_p2_carry_i_4_n_0}));
  CARRY4 exitcond2_i_fu_149_p2_carry__0
       (.CI(exitcond2_i_fu_149_p2_carry_n_0),
        .CO({exitcond2_i_fu_149_p2_carry__0_n_0,exitcond2_i_fu_149_p2_carry__0_n_1,exitcond2_i_fu_149_p2_carry__0_n_2,exitcond2_i_fu_149_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond2_i_fu_149_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond2_i_fu_149_p2_carry__0_i_1_n_0,exitcond2_i_fu_149_p2_carry__0_i_2_n_0,exitcond2_i_fu_149_p2_carry__0_i_3_n_0,exitcond2_i_fu_149_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond2_i_fu_149_p2_carry__0_i_1
       (.I0(\t_V_reg_127_reg_n_0_[23] ),
        .I1(src_rows_V_read_reg_181[23]),
        .I2(\t_V_reg_127_reg_n_0_[21] ),
        .I3(src_rows_V_read_reg_181[21]),
        .I4(src_rows_V_read_reg_181[22]),
        .I5(\t_V_reg_127_reg_n_0_[22] ),
        .O(exitcond2_i_fu_149_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond2_i_fu_149_p2_carry__0_i_2
       (.I0(\t_V_reg_127_reg_n_0_[20] ),
        .I1(src_rows_V_read_reg_181[20]),
        .I2(\t_V_reg_127_reg_n_0_[18] ),
        .I3(src_rows_V_read_reg_181[18]),
        .I4(src_rows_V_read_reg_181[19]),
        .I5(\t_V_reg_127_reg_n_0_[19] ),
        .O(exitcond2_i_fu_149_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond2_i_fu_149_p2_carry__0_i_3
       (.I0(\t_V_reg_127_reg_n_0_[15] ),
        .I1(src_rows_V_read_reg_181[15]),
        .I2(\t_V_reg_127_reg_n_0_[16] ),
        .I3(src_rows_V_read_reg_181[16]),
        .I4(src_rows_V_read_reg_181[17]),
        .I5(\t_V_reg_127_reg_n_0_[17] ),
        .O(exitcond2_i_fu_149_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond2_i_fu_149_p2_carry__0_i_4
       (.I0(\t_V_reg_127_reg_n_0_[12] ),
        .I1(src_rows_V_read_reg_181[12]),
        .I2(\t_V_reg_127_reg_n_0_[13] ),
        .I3(src_rows_V_read_reg_181[13]),
        .I4(src_rows_V_read_reg_181[14]),
        .I5(\t_V_reg_127_reg_n_0_[14] ),
        .O(exitcond2_i_fu_149_p2_carry__0_i_4_n_0));
  CARRY4 exitcond2_i_fu_149_p2_carry__1
       (.CI(exitcond2_i_fu_149_p2_carry__0_n_0),
        .CO({NLW_exitcond2_i_fu_149_p2_carry__1_CO_UNCONNECTED[3],CO,exitcond2_i_fu_149_p2_carry__1_n_2,exitcond2_i_fu_149_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond2_i_fu_149_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond2_i_fu_149_p2_carry__1_i_1_n_0,exitcond2_i_fu_149_p2_carry__1_i_2_n_0,exitcond2_i_fu_149_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond2_i_fu_149_p2_carry__1_i_1
       (.I0(src_rows_V_read_reg_181[31]),
        .I1(\t_V_reg_127_reg_n_0_[31] ),
        .I2(src_rows_V_read_reg_181[30]),
        .I3(\t_V_reg_127_reg_n_0_[30] ),
        .O(exitcond2_i_fu_149_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond2_i_fu_149_p2_carry__1_i_2
       (.I0(\t_V_reg_127_reg_n_0_[27] ),
        .I1(src_rows_V_read_reg_181[27]),
        .I2(\t_V_reg_127_reg_n_0_[28] ),
        .I3(src_rows_V_read_reg_181[28]),
        .I4(src_rows_V_read_reg_181[29]),
        .I5(\t_V_reg_127_reg_n_0_[29] ),
        .O(exitcond2_i_fu_149_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond2_i_fu_149_p2_carry__1_i_3
       (.I0(\t_V_reg_127_reg_n_0_[24] ),
        .I1(src_rows_V_read_reg_181[24]),
        .I2(\t_V_reg_127_reg_n_0_[25] ),
        .I3(src_rows_V_read_reg_181[25]),
        .I4(src_rows_V_read_reg_181[26]),
        .I5(\t_V_reg_127_reg_n_0_[26] ),
        .O(exitcond2_i_fu_149_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond2_i_fu_149_p2_carry_i_1
       (.I0(\t_V_reg_127_reg_n_0_[10] ),
        .I1(src_rows_V_read_reg_181[10]),
        .I2(\t_V_reg_127_reg_n_0_[9] ),
        .I3(src_rows_V_read_reg_181[9]),
        .I4(src_rows_V_read_reg_181[11]),
        .I5(\t_V_reg_127_reg_n_0_[11] ),
        .O(exitcond2_i_fu_149_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond2_i_fu_149_p2_carry_i_2
       (.I0(\t_V_reg_127_reg_n_0_[6] ),
        .I1(src_rows_V_read_reg_181[6]),
        .I2(\t_V_reg_127_reg_n_0_[7] ),
        .I3(src_rows_V_read_reg_181[7]),
        .I4(src_rows_V_read_reg_181[8]),
        .I5(\t_V_reg_127_reg_n_0_[8] ),
        .O(exitcond2_i_fu_149_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond2_i_fu_149_p2_carry_i_3
       (.I0(\t_V_reg_127_reg_n_0_[3] ),
        .I1(src_rows_V_read_reg_181[3]),
        .I2(\t_V_reg_127_reg_n_0_[4] ),
        .I3(src_rows_V_read_reg_181[4]),
        .I4(src_rows_V_read_reg_181[5]),
        .I5(\t_V_reg_127_reg_n_0_[5] ),
        .O(exitcond2_i_fu_149_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond2_i_fu_149_p2_carry_i_4
       (.I0(\t_V_reg_127_reg_n_0_[0] ),
        .I1(src_rows_V_read_reg_181[0]),
        .I2(\t_V_reg_127_reg_n_0_[1] ),
        .I3(src_rows_V_read_reg_181[1]),
        .I4(src_rows_V_read_reg_181[2]),
        .I5(\t_V_reg_127_reg_n_0_[2] ),
        .O(exitcond2_i_fu_149_p2_carry_i_4_n_0));
  CARRY4 exitcond_i_fu_160_p2_carry
       (.CI(1'b0),
        .CO({exitcond_i_fu_160_p2_carry_n_0,exitcond_i_fu_160_p2_carry_n_1,exitcond_i_fu_160_p2_carry_n_2,exitcond_i_fu_160_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_160_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_160_p2_carry_i_1_n_0,exitcond_i_fu_160_p2_carry_i_2_n_0,exitcond_i_fu_160_p2_carry_i_3_n_0,exitcond_i_fu_160_p2_carry_i_4_n_0}));
  CARRY4 exitcond_i_fu_160_p2_carry__0
       (.CI(exitcond_i_fu_160_p2_carry_n_0),
        .CO({exitcond_i_fu_160_p2_carry__0_n_0,exitcond_i_fu_160_p2_carry__0_n_1,exitcond_i_fu_160_p2_carry__0_n_2,exitcond_i_fu_160_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_160_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_160_p2_carry__0_i_1_n_0,exitcond_i_fu_160_p2_carry__0_i_2_n_0,exitcond_i_fu_160_p2_carry__0_i_3_n_0,exitcond_i_fu_160_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_160_p2_carry__0_i_1
       (.I0(t_V_1_reg_138_reg[23]),
        .I1(src_cols_V_read_reg_186[23]),
        .I2(t_V_1_reg_138_reg[21]),
        .I3(src_cols_V_read_reg_186[21]),
        .I4(src_cols_V_read_reg_186[22]),
        .I5(t_V_1_reg_138_reg[22]),
        .O(exitcond_i_fu_160_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_160_p2_carry__0_i_2
       (.I0(t_V_1_reg_138_reg[20]),
        .I1(src_cols_V_read_reg_186[20]),
        .I2(t_V_1_reg_138_reg[18]),
        .I3(src_cols_V_read_reg_186[18]),
        .I4(src_cols_V_read_reg_186[19]),
        .I5(t_V_1_reg_138_reg[19]),
        .O(exitcond_i_fu_160_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_160_p2_carry__0_i_3
       (.I0(t_V_1_reg_138_reg[15]),
        .I1(src_cols_V_read_reg_186[15]),
        .I2(t_V_1_reg_138_reg[16]),
        .I3(src_cols_V_read_reg_186[16]),
        .I4(src_cols_V_read_reg_186[17]),
        .I5(t_V_1_reg_138_reg[17]),
        .O(exitcond_i_fu_160_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_160_p2_carry__0_i_4
       (.I0(t_V_1_reg_138_reg[12]),
        .I1(src_cols_V_read_reg_186[12]),
        .I2(t_V_1_reg_138_reg[13]),
        .I3(src_cols_V_read_reg_186[13]),
        .I4(src_cols_V_read_reg_186[14]),
        .I5(t_V_1_reg_138_reg[14]),
        .O(exitcond_i_fu_160_p2_carry__0_i_4_n_0));
  CARRY4 exitcond_i_fu_160_p2_carry__1
       (.CI(exitcond_i_fu_160_p2_carry__0_n_0),
        .CO({NLW_exitcond_i_fu_160_p2_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state3,exitcond_i_fu_160_p2_carry__1_n_2,exitcond_i_fu_160_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_160_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond_i_fu_160_p2_carry__1_i_1_n_0,exitcond_i_fu_160_p2_carry__1_i_2_n_0,exitcond_i_fu_160_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond_i_fu_160_p2_carry__1_i_1
       (.I0(src_cols_V_read_reg_186[31]),
        .I1(t_V_1_reg_138_reg[31]),
        .I2(src_cols_V_read_reg_186[30]),
        .I3(t_V_1_reg_138_reg[30]),
        .O(exitcond_i_fu_160_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_160_p2_carry__1_i_2
       (.I0(t_V_1_reg_138_reg[27]),
        .I1(src_cols_V_read_reg_186[27]),
        .I2(t_V_1_reg_138_reg[28]),
        .I3(src_cols_V_read_reg_186[28]),
        .I4(src_cols_V_read_reg_186[29]),
        .I5(t_V_1_reg_138_reg[29]),
        .O(exitcond_i_fu_160_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_160_p2_carry__1_i_3
       (.I0(t_V_1_reg_138_reg[24]),
        .I1(src_cols_V_read_reg_186[24]),
        .I2(t_V_1_reg_138_reg[25]),
        .I3(src_cols_V_read_reg_186[25]),
        .I4(src_cols_V_read_reg_186[26]),
        .I5(t_V_1_reg_138_reg[26]),
        .O(exitcond_i_fu_160_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_160_p2_carry_i_1
       (.I0(t_V_1_reg_138_reg[10]),
        .I1(src_cols_V_read_reg_186[10]),
        .I2(t_V_1_reg_138_reg[9]),
        .I3(src_cols_V_read_reg_186[9]),
        .I4(src_cols_V_read_reg_186[11]),
        .I5(t_V_1_reg_138_reg[11]),
        .O(exitcond_i_fu_160_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_160_p2_carry_i_2
       (.I0(t_V_1_reg_138_reg[7]),
        .I1(src_cols_V_read_reg_186[7]),
        .I2(t_V_1_reg_138_reg[6]),
        .I3(src_cols_V_read_reg_186[6]),
        .I4(src_cols_V_read_reg_186[8]),
        .I5(t_V_1_reg_138_reg[8]),
        .O(exitcond_i_fu_160_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_160_p2_carry_i_3
       (.I0(t_V_1_reg_138_reg[5]),
        .I1(src_cols_V_read_reg_186[5]),
        .I2(t_V_1_reg_138_reg[3]),
        .I3(src_cols_V_read_reg_186[3]),
        .I4(src_cols_V_read_reg_186[4]),
        .I5(t_V_1_reg_138_reg[4]),
        .O(exitcond_i_fu_160_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_160_p2_carry_i_4
       (.I0(t_V_1_reg_138_reg[0]),
        .I1(src_cols_V_read_reg_186[0]),
        .I2(t_V_1_reg_138_reg[1]),
        .I3(src_cols_V_read_reg_186[1]),
        .I4(src_cols_V_read_reg_186[2]),
        .I5(t_V_1_reg_138_reg[2]),
        .O(exitcond_i_fu_160_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_200[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I3(\exitcond_i_reg_200_reg_n_0_[0] ),
        .O(\exitcond_i_reg_200[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_200_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_i_reg_200_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I3(exitcond_i_reg_200_pp0_iter1_reg),
        .O(\exitcond_i_reg_200_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_200_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_200_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_i_reg_200_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_i_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_200[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_200_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 i_V_fu_154_p2_carry
       (.CI(1'b0),
        .CO({i_V_fu_154_p2_carry_n_0,i_V_fu_154_p2_carry_n_1,i_V_fu_154_p2_carry_n_2,i_V_fu_154_p2_carry_n_3}),
        .CYINIT(\t_V_reg_127_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_154_p2[4:1]),
        .S({\t_V_reg_127_reg_n_0_[4] ,\t_V_reg_127_reg_n_0_[3] ,\t_V_reg_127_reg_n_0_[2] ,\t_V_reg_127_reg_n_0_[1] }));
  CARRY4 i_V_fu_154_p2_carry__0
       (.CI(i_V_fu_154_p2_carry_n_0),
        .CO({i_V_fu_154_p2_carry__0_n_0,i_V_fu_154_p2_carry__0_n_1,i_V_fu_154_p2_carry__0_n_2,i_V_fu_154_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_154_p2[8:5]),
        .S({\t_V_reg_127_reg_n_0_[8] ,\t_V_reg_127_reg_n_0_[7] ,\t_V_reg_127_reg_n_0_[6] ,\t_V_reg_127_reg_n_0_[5] }));
  CARRY4 i_V_fu_154_p2_carry__1
       (.CI(i_V_fu_154_p2_carry__0_n_0),
        .CO({i_V_fu_154_p2_carry__1_n_0,i_V_fu_154_p2_carry__1_n_1,i_V_fu_154_p2_carry__1_n_2,i_V_fu_154_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_154_p2[12:9]),
        .S({\t_V_reg_127_reg_n_0_[12] ,\t_V_reg_127_reg_n_0_[11] ,\t_V_reg_127_reg_n_0_[10] ,\t_V_reg_127_reg_n_0_[9] }));
  CARRY4 i_V_fu_154_p2_carry__2
       (.CI(i_V_fu_154_p2_carry__1_n_0),
        .CO({i_V_fu_154_p2_carry__2_n_0,i_V_fu_154_p2_carry__2_n_1,i_V_fu_154_p2_carry__2_n_2,i_V_fu_154_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_154_p2[16:13]),
        .S({\t_V_reg_127_reg_n_0_[16] ,\t_V_reg_127_reg_n_0_[15] ,\t_V_reg_127_reg_n_0_[14] ,\t_V_reg_127_reg_n_0_[13] }));
  CARRY4 i_V_fu_154_p2_carry__3
       (.CI(i_V_fu_154_p2_carry__2_n_0),
        .CO({i_V_fu_154_p2_carry__3_n_0,i_V_fu_154_p2_carry__3_n_1,i_V_fu_154_p2_carry__3_n_2,i_V_fu_154_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_154_p2[20:17]),
        .S({\t_V_reg_127_reg_n_0_[20] ,\t_V_reg_127_reg_n_0_[19] ,\t_V_reg_127_reg_n_0_[18] ,\t_V_reg_127_reg_n_0_[17] }));
  CARRY4 i_V_fu_154_p2_carry__4
       (.CI(i_V_fu_154_p2_carry__3_n_0),
        .CO({i_V_fu_154_p2_carry__4_n_0,i_V_fu_154_p2_carry__4_n_1,i_V_fu_154_p2_carry__4_n_2,i_V_fu_154_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_154_p2[24:21]),
        .S({\t_V_reg_127_reg_n_0_[24] ,\t_V_reg_127_reg_n_0_[23] ,\t_V_reg_127_reg_n_0_[22] ,\t_V_reg_127_reg_n_0_[21] }));
  CARRY4 i_V_fu_154_p2_carry__5
       (.CI(i_V_fu_154_p2_carry__4_n_0),
        .CO({i_V_fu_154_p2_carry__5_n_0,i_V_fu_154_p2_carry__5_n_1,i_V_fu_154_p2_carry__5_n_2,i_V_fu_154_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_154_p2[28:25]),
        .S({\t_V_reg_127_reg_n_0_[28] ,\t_V_reg_127_reg_n_0_[27] ,\t_V_reg_127_reg_n_0_[26] ,\t_V_reg_127_reg_n_0_[25] }));
  CARRY4 i_V_fu_154_p2_carry__6
       (.CI(i_V_fu_154_p2_carry__5_n_0),
        .CO({NLW_i_V_fu_154_p2_carry__6_CO_UNCONNECTED[3:2],i_V_fu_154_p2_carry__6_n_2,i_V_fu_154_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_V_fu_154_p2_carry__6_O_UNCONNECTED[3],i_V_fu_154_p2[31:29]}),
        .S({1'b0,\t_V_reg_127_reg_n_0_[31] ,\t_V_reg_127_reg_n_0_[30] ,\t_V_reg_127_reg_n_0_[29] }));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_195[0]_i_1__0 
       (.I0(\t_V_reg_127_reg_n_0_[0] ),
        .O(i_V_fu_154_p2[0]));
  FDRE \i_V_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[0]),
        .Q(i_V_reg_195[0]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[10]),
        .Q(i_V_reg_195[10]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[11]),
        .Q(i_V_reg_195[11]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[12]),
        .Q(i_V_reg_195[12]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[13]),
        .Q(i_V_reg_195[13]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[14]),
        .Q(i_V_reg_195[14]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[15]),
        .Q(i_V_reg_195[15]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[16]),
        .Q(i_V_reg_195[16]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[17]),
        .Q(i_V_reg_195[17]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[18]),
        .Q(i_V_reg_195[18]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[19]),
        .Q(i_V_reg_195[19]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[1]),
        .Q(i_V_reg_195[1]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[20]),
        .Q(i_V_reg_195[20]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[21]),
        .Q(i_V_reg_195[21]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[22]),
        .Q(i_V_reg_195[22]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[23]),
        .Q(i_V_reg_195[23]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[24]),
        .Q(i_V_reg_195[24]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[25]),
        .Q(i_V_reg_195[25]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[26]),
        .Q(i_V_reg_195[26]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[27]),
        .Q(i_V_reg_195[27]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[28]),
        .Q(i_V_reg_195[28]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[29]),
        .Q(i_V_reg_195[29]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[2]),
        .Q(i_V_reg_195[2]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[30]),
        .Q(i_V_reg_195[30]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[31]),
        .Q(i_V_reg_195[31]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[3]),
        .Q(i_V_reg_195[3]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[4]),
        .Q(i_V_reg_195[4]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[5]),
        .Q(i_V_reg_195[5]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[6]),
        .Q(i_V_reg_195[6]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[7]),
        .Q(i_V_reg_195[7]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[8]),
        .Q(i_V_reg_195[8]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_154_p2[9]),
        .Q(i_V_reg_195[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    int_ap_idle_i_4
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[0]_1 ),
        .I3(find_boundary_U0_ap_start),
        .O(int_ap_idle_reg));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    internal_empty_n_i_3__1
       (.I0(start_once_reg_reg),
        .I1(CO),
        .I2(Q[1]),
        .I3(U8toBin_U0_ap_start),
        .O(internal_empty_n4_out));
  LUT6 #(
    .INIT(64'h55555555D5555555)) 
    internal_full_n_i_3__0
       (.I0(ap_rst_n),
        .I1(Q[0]),
        .I2(img_original_0_cols_s_empty_n),
        .I3(img_original_0_rows_s_empty_n),
        .I4(U8toBin_U0_ap_start),
        .I5(shiftReg_ce_1),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_3__2
       (.I0(U8toBin_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h0800F7FFF7FF0800)) 
    \mOutPtr[0]_i_1__1 
       (.I0(exitcond_i_reg_2000),
        .I1(img_original_0_data_s_empty_n),
        .I2(\exitcond_i_reg_200_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(shiftReg_ce_0),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .I2(exitcond_i_reg_200_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I5(\mOutPtr_reg[0]_2 ),
        .O(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[0]_i_2__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .O(exitcond_i_reg_2000));
  LUT6 #(
    .INIT(64'h4040404040004040)) 
    \mOutPtr[1]_i_2__3 
       (.I0(exitcond_i_reg_200_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(img_2_data_stream_0_full_n),
        .I3(img_original_0_data_s_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\exitcond_i_reg_200_reg_n_0_[0] ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \mOutPtr[1]_i_2__4 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(img_original_0_data_s_empty_n),
        .I3(\exitcond_i_reg_200_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[3]_i_1__6 
       (.I0(start_once_reg_reg),
        .I1(CO),
        .I2(Q[1]),
        .I3(U8toBin_U0_ap_start),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[3]_i_3__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(U8toBin_U0_ap_start),
        .I3(start_once_reg_reg),
        .O(\mOutPtr_reg[2] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \src_cols_V_read_reg_186[31]_i_1 
       (.I0(Q[0]),
        .I1(img_original_0_cols_s_empty_n),
        .I2(img_original_0_rows_s_empty_n),
        .I3(U8toBin_U0_ap_start),
        .O(U8toBin_U0_src_cols_V_read));
  FDRE \src_cols_V_read_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[0]),
        .Q(src_cols_V_read_reg_186[0]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[10] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[10]),
        .Q(src_cols_V_read_reg_186[10]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[11] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[11]),
        .Q(src_cols_V_read_reg_186[11]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[12] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[12]),
        .Q(src_cols_V_read_reg_186[12]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[13] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[13]),
        .Q(src_cols_V_read_reg_186[13]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[14] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[14]),
        .Q(src_cols_V_read_reg_186[14]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[15] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[15]),
        .Q(src_cols_V_read_reg_186[15]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[16] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[16]),
        .Q(src_cols_V_read_reg_186[16]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[17] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[17]),
        .Q(src_cols_V_read_reg_186[17]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[18] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[18]),
        .Q(src_cols_V_read_reg_186[18]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[19] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[19]),
        .Q(src_cols_V_read_reg_186[19]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[1]),
        .Q(src_cols_V_read_reg_186[1]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[20] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[20]),
        .Q(src_cols_V_read_reg_186[20]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[21] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[21]),
        .Q(src_cols_V_read_reg_186[21]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[22] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[22]),
        .Q(src_cols_V_read_reg_186[22]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[23] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[23]),
        .Q(src_cols_V_read_reg_186[23]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[24] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[24]),
        .Q(src_cols_V_read_reg_186[24]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[25] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[25]),
        .Q(src_cols_V_read_reg_186[25]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[26] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[26]),
        .Q(src_cols_V_read_reg_186[26]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[27] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[27]),
        .Q(src_cols_V_read_reg_186[27]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[28] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[28]),
        .Q(src_cols_V_read_reg_186[28]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[29] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[29]),
        .Q(src_cols_V_read_reg_186[29]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[2]),
        .Q(src_cols_V_read_reg_186[2]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[30] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[30]),
        .Q(src_cols_V_read_reg_186[30]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[31] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[31]),
        .Q(src_cols_V_read_reg_186[31]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[3]),
        .Q(src_cols_V_read_reg_186[3]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[4]),
        .Q(src_cols_V_read_reg_186[4]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[5] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[5]),
        .Q(src_cols_V_read_reg_186[5]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[6] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[6]),
        .Q(src_cols_V_read_reg_186[6]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[7] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[7]),
        .Q(src_cols_V_read_reg_186[7]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[8] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[8]),
        .Q(src_cols_V_read_reg_186[8]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[9] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[9]),
        .Q(src_cols_V_read_reg_186[9]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [0]),
        .Q(src_rows_V_read_reg_181[0]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[10] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [10]),
        .Q(src_rows_V_read_reg_181[10]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[11] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [11]),
        .Q(src_rows_V_read_reg_181[11]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[12] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [12]),
        .Q(src_rows_V_read_reg_181[12]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[13] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [13]),
        .Q(src_rows_V_read_reg_181[13]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[14] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [14]),
        .Q(src_rows_V_read_reg_181[14]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[15] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [15]),
        .Q(src_rows_V_read_reg_181[15]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[16] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [16]),
        .Q(src_rows_V_read_reg_181[16]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[17] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [17]),
        .Q(src_rows_V_read_reg_181[17]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[18] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [18]),
        .Q(src_rows_V_read_reg_181[18]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[19] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [19]),
        .Q(src_rows_V_read_reg_181[19]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[1] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [1]),
        .Q(src_rows_V_read_reg_181[1]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[20] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [20]),
        .Q(src_rows_V_read_reg_181[20]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[21] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [21]),
        .Q(src_rows_V_read_reg_181[21]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[22] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [22]),
        .Q(src_rows_V_read_reg_181[22]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[23] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [23]),
        .Q(src_rows_V_read_reg_181[23]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[24] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [24]),
        .Q(src_rows_V_read_reg_181[24]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[25] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [25]),
        .Q(src_rows_V_read_reg_181[25]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[26] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [26]),
        .Q(src_rows_V_read_reg_181[26]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[27] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [27]),
        .Q(src_rows_V_read_reg_181[27]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[28] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [28]),
        .Q(src_rows_V_read_reg_181[28]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[29] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [29]),
        .Q(src_rows_V_read_reg_181[29]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[2] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [2]),
        .Q(src_rows_V_read_reg_181[2]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[30] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [30]),
        .Q(src_rows_V_read_reg_181[30]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[31] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [31]),
        .Q(src_rows_V_read_reg_181[31]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[3] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [3]),
        .Q(src_rows_V_read_reg_181[3]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[4] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [4]),
        .Q(src_rows_V_read_reg_181[4]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[5] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [5]),
        .Q(src_rows_V_read_reg_181[5]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[6] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [6]),
        .Q(src_rows_V_read_reg_181[6]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[7] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [7]),
        .Q(src_rows_V_read_reg_181[7]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[8] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [8]),
        .Q(src_rows_V_read_reg_181[8]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[9] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [9]),
        .Q(src_rows_V_read_reg_181[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFBF00000000)) 
    \t_V_1_reg_138[0]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(CO),
        .I5(Q[1]),
        .O(t_V_1_reg_138));
  LUT4 #(
    .INIT(16'h0040)) 
    \t_V_1_reg_138[0]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_1_reg_1380));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_138[0]_i_4 
       (.I0(t_V_1_reg_138_reg[0]),
        .O(\t_V_1_reg_138[0]_i_4_n_0 ));
  FDRE \t_V_1_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[0]_i_3_n_7 ),
        .Q(t_V_1_reg_138_reg[0]),
        .R(t_V_1_reg_138));
  CARRY4 \t_V_1_reg_138_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_1_reg_138_reg[0]_i_3_n_0 ,\t_V_1_reg_138_reg[0]_i_3_n_1 ,\t_V_1_reg_138_reg[0]_i_3_n_2 ,\t_V_1_reg_138_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_1_reg_138_reg[0]_i_3_n_4 ,\t_V_1_reg_138_reg[0]_i_3_n_5 ,\t_V_1_reg_138_reg[0]_i_3_n_6 ,\t_V_1_reg_138_reg[0]_i_3_n_7 }),
        .S({t_V_1_reg_138_reg[3:1],\t_V_1_reg_138[0]_i_4_n_0 }));
  FDRE \t_V_1_reg_138_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[8]_i_1_n_5 ),
        .Q(t_V_1_reg_138_reg[10]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[11] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[8]_i_1_n_4 ),
        .Q(t_V_1_reg_138_reg[11]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[12] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[12]_i_1_n_7 ),
        .Q(t_V_1_reg_138_reg[12]),
        .R(t_V_1_reg_138));
  CARRY4 \t_V_1_reg_138_reg[12]_i_1 
       (.CI(\t_V_1_reg_138_reg[8]_i_1_n_0 ),
        .CO({\t_V_1_reg_138_reg[12]_i_1_n_0 ,\t_V_1_reg_138_reg[12]_i_1_n_1 ,\t_V_1_reg_138_reg[12]_i_1_n_2 ,\t_V_1_reg_138_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_138_reg[12]_i_1_n_4 ,\t_V_1_reg_138_reg[12]_i_1_n_5 ,\t_V_1_reg_138_reg[12]_i_1_n_6 ,\t_V_1_reg_138_reg[12]_i_1_n_7 }),
        .S(t_V_1_reg_138_reg[15:12]));
  FDRE \t_V_1_reg_138_reg[13] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[12]_i_1_n_6 ),
        .Q(t_V_1_reg_138_reg[13]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[14] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[12]_i_1_n_5 ),
        .Q(t_V_1_reg_138_reg[14]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[15] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[12]_i_1_n_4 ),
        .Q(t_V_1_reg_138_reg[15]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[16] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[16]_i_1_n_7 ),
        .Q(t_V_1_reg_138_reg[16]),
        .R(t_V_1_reg_138));
  CARRY4 \t_V_1_reg_138_reg[16]_i_1 
       (.CI(\t_V_1_reg_138_reg[12]_i_1_n_0 ),
        .CO({\t_V_1_reg_138_reg[16]_i_1_n_0 ,\t_V_1_reg_138_reg[16]_i_1_n_1 ,\t_V_1_reg_138_reg[16]_i_1_n_2 ,\t_V_1_reg_138_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_138_reg[16]_i_1_n_4 ,\t_V_1_reg_138_reg[16]_i_1_n_5 ,\t_V_1_reg_138_reg[16]_i_1_n_6 ,\t_V_1_reg_138_reg[16]_i_1_n_7 }),
        .S(t_V_1_reg_138_reg[19:16]));
  FDRE \t_V_1_reg_138_reg[17] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[16]_i_1_n_6 ),
        .Q(t_V_1_reg_138_reg[17]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[18] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[16]_i_1_n_5 ),
        .Q(t_V_1_reg_138_reg[18]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[19] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[16]_i_1_n_4 ),
        .Q(t_V_1_reg_138_reg[19]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[0]_i_3_n_6 ),
        .Q(t_V_1_reg_138_reg[1]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[20] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[20]_i_1_n_7 ),
        .Q(t_V_1_reg_138_reg[20]),
        .R(t_V_1_reg_138));
  CARRY4 \t_V_1_reg_138_reg[20]_i_1 
       (.CI(\t_V_1_reg_138_reg[16]_i_1_n_0 ),
        .CO({\t_V_1_reg_138_reg[20]_i_1_n_0 ,\t_V_1_reg_138_reg[20]_i_1_n_1 ,\t_V_1_reg_138_reg[20]_i_1_n_2 ,\t_V_1_reg_138_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_138_reg[20]_i_1_n_4 ,\t_V_1_reg_138_reg[20]_i_1_n_5 ,\t_V_1_reg_138_reg[20]_i_1_n_6 ,\t_V_1_reg_138_reg[20]_i_1_n_7 }),
        .S(t_V_1_reg_138_reg[23:20]));
  FDRE \t_V_1_reg_138_reg[21] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[20]_i_1_n_6 ),
        .Q(t_V_1_reg_138_reg[21]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[22] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[20]_i_1_n_5 ),
        .Q(t_V_1_reg_138_reg[22]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[23] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[20]_i_1_n_4 ),
        .Q(t_V_1_reg_138_reg[23]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[24] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[24]_i_1_n_7 ),
        .Q(t_V_1_reg_138_reg[24]),
        .R(t_V_1_reg_138));
  CARRY4 \t_V_1_reg_138_reg[24]_i_1 
       (.CI(\t_V_1_reg_138_reg[20]_i_1_n_0 ),
        .CO({\t_V_1_reg_138_reg[24]_i_1_n_0 ,\t_V_1_reg_138_reg[24]_i_1_n_1 ,\t_V_1_reg_138_reg[24]_i_1_n_2 ,\t_V_1_reg_138_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_138_reg[24]_i_1_n_4 ,\t_V_1_reg_138_reg[24]_i_1_n_5 ,\t_V_1_reg_138_reg[24]_i_1_n_6 ,\t_V_1_reg_138_reg[24]_i_1_n_7 }),
        .S(t_V_1_reg_138_reg[27:24]));
  FDRE \t_V_1_reg_138_reg[25] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[24]_i_1_n_6 ),
        .Q(t_V_1_reg_138_reg[25]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[26] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[24]_i_1_n_5 ),
        .Q(t_V_1_reg_138_reg[26]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[27] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[24]_i_1_n_4 ),
        .Q(t_V_1_reg_138_reg[27]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[28] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[28]_i_1_n_7 ),
        .Q(t_V_1_reg_138_reg[28]),
        .R(t_V_1_reg_138));
  CARRY4 \t_V_1_reg_138_reg[28]_i_1 
       (.CI(\t_V_1_reg_138_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_1_reg_138_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_1_reg_138_reg[28]_i_1_n_1 ,\t_V_1_reg_138_reg[28]_i_1_n_2 ,\t_V_1_reg_138_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_138_reg[28]_i_1_n_4 ,\t_V_1_reg_138_reg[28]_i_1_n_5 ,\t_V_1_reg_138_reg[28]_i_1_n_6 ,\t_V_1_reg_138_reg[28]_i_1_n_7 }),
        .S(t_V_1_reg_138_reg[31:28]));
  FDRE \t_V_1_reg_138_reg[29] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[28]_i_1_n_6 ),
        .Q(t_V_1_reg_138_reg[29]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[0]_i_3_n_5 ),
        .Q(t_V_1_reg_138_reg[2]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[30] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[28]_i_1_n_5 ),
        .Q(t_V_1_reg_138_reg[30]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[31] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[28]_i_1_n_4 ),
        .Q(t_V_1_reg_138_reg[31]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[0]_i_3_n_4 ),
        .Q(t_V_1_reg_138_reg[3]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[4]_i_1_n_7 ),
        .Q(t_V_1_reg_138_reg[4]),
        .R(t_V_1_reg_138));
  CARRY4 \t_V_1_reg_138_reg[4]_i_1 
       (.CI(\t_V_1_reg_138_reg[0]_i_3_n_0 ),
        .CO({\t_V_1_reg_138_reg[4]_i_1_n_0 ,\t_V_1_reg_138_reg[4]_i_1_n_1 ,\t_V_1_reg_138_reg[4]_i_1_n_2 ,\t_V_1_reg_138_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_138_reg[4]_i_1_n_4 ,\t_V_1_reg_138_reg[4]_i_1_n_5 ,\t_V_1_reg_138_reg[4]_i_1_n_6 ,\t_V_1_reg_138_reg[4]_i_1_n_7 }),
        .S(t_V_1_reg_138_reg[7:4]));
  FDRE \t_V_1_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[4]_i_1_n_6 ),
        .Q(t_V_1_reg_138_reg[5]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[4]_i_1_n_5 ),
        .Q(t_V_1_reg_138_reg[6]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[4]_i_1_n_4 ),
        .Q(t_V_1_reg_138_reg[7]),
        .R(t_V_1_reg_138));
  FDRE \t_V_1_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[8]_i_1_n_7 ),
        .Q(t_V_1_reg_138_reg[8]),
        .R(t_V_1_reg_138));
  CARRY4 \t_V_1_reg_138_reg[8]_i_1 
       (.CI(\t_V_1_reg_138_reg[4]_i_1_n_0 ),
        .CO({\t_V_1_reg_138_reg[8]_i_1_n_0 ,\t_V_1_reg_138_reg[8]_i_1_n_1 ,\t_V_1_reg_138_reg[8]_i_1_n_2 ,\t_V_1_reg_138_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_138_reg[8]_i_1_n_4 ,\t_V_1_reg_138_reg[8]_i_1_n_5 ,\t_V_1_reg_138_reg[8]_i_1_n_6 ,\t_V_1_reg_138_reg[8]_i_1_n_7 }),
        .S(t_V_1_reg_138_reg[11:8]));
  FDRE \t_V_1_reg_138_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1380),
        .D(\t_V_1_reg_138_reg[8]_i_1_n_6 ),
        .Q(t_V_1_reg_138_reg[9]),
        .R(t_V_1_reg_138));
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_reg_127[31]_i_1 
       (.I0(U8toBin_U0_ap_start),
        .I1(img_original_0_rows_s_empty_n),
        .I2(img_original_0_cols_s_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state6),
        .O(t_V_reg_127));
  FDRE \t_V_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[0]),
        .Q(\t_V_reg_127_reg_n_0_[0] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[10]),
        .Q(\t_V_reg_127_reg_n_0_[10] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[11]),
        .Q(\t_V_reg_127_reg_n_0_[11] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[12]),
        .Q(\t_V_reg_127_reg_n_0_[12] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[13]),
        .Q(\t_V_reg_127_reg_n_0_[13] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[14]),
        .Q(\t_V_reg_127_reg_n_0_[14] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[15]),
        .Q(\t_V_reg_127_reg_n_0_[15] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[16]),
        .Q(\t_V_reg_127_reg_n_0_[16] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[17]),
        .Q(\t_V_reg_127_reg_n_0_[17] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[18]),
        .Q(\t_V_reg_127_reg_n_0_[18] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[19]),
        .Q(\t_V_reg_127_reg_n_0_[19] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[1]),
        .Q(\t_V_reg_127_reg_n_0_[1] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[20]),
        .Q(\t_V_reg_127_reg_n_0_[20] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[21]),
        .Q(\t_V_reg_127_reg_n_0_[21] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[22]),
        .Q(\t_V_reg_127_reg_n_0_[22] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[23]),
        .Q(\t_V_reg_127_reg_n_0_[23] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[24]),
        .Q(\t_V_reg_127_reg_n_0_[24] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[25]),
        .Q(\t_V_reg_127_reg_n_0_[25] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[26]),
        .Q(\t_V_reg_127_reg_n_0_[26] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[27]),
        .Q(\t_V_reg_127_reg_n_0_[27] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[28]),
        .Q(\t_V_reg_127_reg_n_0_[28] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[29]),
        .Q(\t_V_reg_127_reg_n_0_[29] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[2]),
        .Q(\t_V_reg_127_reg_n_0_[2] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[30]),
        .Q(\t_V_reg_127_reg_n_0_[30] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[31]),
        .Q(\t_V_reg_127_reg_n_0_[31] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[3]),
        .Q(\t_V_reg_127_reg_n_0_[3] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[4]),
        .Q(\t_V_reg_127_reg_n_0_[4] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[5]),
        .Q(\t_V_reg_127_reg_n_0_[5] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[6]),
        .Q(\t_V_reg_127_reg_n_0_[6] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[7]),
        .Q(\t_V_reg_127_reg_n_0_[7] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[8]),
        .Q(\t_V_reg_127_reg_n_0_[8] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[9]),
        .Q(\t_V_reg_127_reg_n_0_[9] ),
        .R(t_V_reg_127));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \tmp_i_36_reg_209[0]_i_1 
       (.I0(\SRL_SIG_reg[0][2] ),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\exitcond_i_reg_200_reg_n_0_[0] ),
        .I5(U8toBin_U0_dst_data_stream_V_din),
        .O(\tmp_i_36_reg_209[0]_i_1_n_0 ));
  FDRE \tmp_i_36_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_i_36_reg_209[0]_i_1_n_0 ),
        .Q(U8toBin_U0_dst_data_stream_V_din),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w16_d2_A
   (Vdist_data_stream_0_full_n,
    Vdist_data_stream_0_empty_n,
    S,
    DI,
    \inBlock_i_i_fu_118_reg[0] ,
    \inBlock_i_i_fu_118_reg[0]_0 ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    shiftReg_ce,
    Q,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv,
    D);
  output Vdist_data_stream_0_full_n;
  output Vdist_data_stream_0_empty_n;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\inBlock_i_i_fu_118_reg[0] ;
  output [3:0]\inBlock_i_i_fu_118_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input shiftReg_ce;
  input [15:0]Q;
  input ap_enable_reg_pp0_iter1_reg;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input ap_rst_n_inv;
  input [15:0]D;

  wire [15:0]D;
  wire [3:0]DI;
  wire [15:0]Q;
  wire [3:0]S;
  wire Vdist_data_stream_0_empty_n;
  wire Vdist_data_stream_0_full_n;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]\inBlock_i_i_fu_118_reg[0] ;
  wire [3:0]\inBlock_i_i_fu_118_reg[0]_0 ;
  wire internal_empty_n_i_1__24_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__24_n_0;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire tmp_i_i_27_fu_258_p2_carry_i_10_n_0;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w16_d2_A_shiftReg U_fifo_w16_d2_A_ram
       (.D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .\inBlock_i_i_fu_118_reg[0] (\inBlock_i_i_fu_118_reg[0] ),
        .\inBlock_i_i_fu_118_reg[0]_0 (\inBlock_i_i_fu_118_reg[0]_0 ),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\mOutPtr_reg[1]_0 (tmp_i_i_27_fu_258_p2_carry_i_10_n_0),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__24
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_rst_n),
        .I3(internal_empty_n_reg_0),
        .I4(shiftReg_ce),
        .I5(Vdist_data_stream_0_empty_n),
        .O(internal_empty_n_i_1__24_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_0),
        .Q(Vdist_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__24
       (.I0(ap_rst_n),
        .I1(Vdist_data_stream_0_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(internal_empty_n_reg_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__24_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_0),
        .Q(Vdist_data_stream_0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \mOutPtr[0]_i_1__4 
       (.I0(shiftReg_ce),
        .I1(Vdist_data_stream_0_empty_n),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hD555BFFF2AAA4000)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(Vdist_data_stream_0_empty_n),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    tmp_i_i_27_fu_258_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(tmp_i_i_27_fu_258_p2_carry_i_10_n_0));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w16_d2_A_shiftReg
   (S,
    DI,
    \inBlock_i_i_fu_118_reg[0] ,
    \inBlock_i_i_fu_118_reg[0]_0 ,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    Q,
    \mOutPtr_reg[1]_0 ,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\inBlock_i_i_fu_118_reg[0] ;
  output [3:0]\inBlock_i_i_fu_118_reg[0]_0 ;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input [15:0]Q;
  input \mOutPtr_reg[1]_0 ;
  input shiftReg_ce;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [3:0]DI;
  wire [15:0]Q;
  wire [3:0]S;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [3:0]\inBlock_i_i_fu_118_reg[0] ;
  wire [3:0]\inBlock_i_i_fu_118_reg[0]_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire shiftReg_ce;
  wire tmp_i_i_27_fu_258_p2_carry__0_i_10_n_0;
  wire tmp_i_i_27_fu_258_p2_carry__0_i_11_n_0;
  wire tmp_i_i_27_fu_258_p2_carry__0_i_12_n_0;
  wire tmp_i_i_27_fu_258_p2_carry__0_i_13_n_0;
  wire tmp_i_i_27_fu_258_p2_carry__0_i_14_n_0;
  wire tmp_i_i_27_fu_258_p2_carry__0_i_15_n_0;
  wire tmp_i_i_27_fu_258_p2_carry__0_i_16_n_0;
  wire tmp_i_i_27_fu_258_p2_carry__0_i_9_n_0;
  wire tmp_i_i_27_fu_258_p2_carry_i_11_n_0;
  wire tmp_i_i_27_fu_258_p2_carry_i_12_n_0;
  wire tmp_i_i_27_fu_258_p2_carry_i_13_n_0;
  wire tmp_i_i_27_fu_258_p2_carry_i_14_n_0;
  wire tmp_i_i_27_fu_258_p2_carry_i_15_n_0;
  wire tmp_i_i_27_fu_258_p2_carry_i_16_n_0;
  wire tmp_i_i_27_fu_258_p2_carry_i_17_n_0;
  wire tmp_i_i_27_fu_258_p2_carry_i_9_n_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_1
       (.I0(Q[15]),
        .I1(tmp_i_i_27_fu_258_p2_carry__0_i_9_n_0),
        .I2(Q[14]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\SRL_SIG_reg[0]_0 [14]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_10
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(tmp_i_i_27_fu_258_p2_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_11
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(tmp_i_i_27_fu_258_p2_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_12
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(tmp_i_i_27_fu_258_p2_carry__0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_13
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg[1]_1 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .O(tmp_i_i_27_fu_258_p2_carry__0_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_14
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg[1]_1 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .O(tmp_i_i_27_fu_258_p2_carry__0_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_15
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg[1]_1 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\SRL_SIG_reg[0]_0 [11]),
        .O(tmp_i_i_27_fu_258_p2_carry__0_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_16
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[1]_1 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .O(tmp_i_i_27_fu_258_p2_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_2
       (.I0(Q[13]),
        .I1(tmp_i_i_27_fu_258_p2_carry__0_i_10_n_0),
        .I2(Q[12]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\SRL_SIG_reg[0]_0 [12]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_3
       (.I0(Q[11]),
        .I1(tmp_i_i_27_fu_258_p2_carry__0_i_11_n_0),
        .I2(Q[10]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\SRL_SIG_reg[0]_0 [10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_4
       (.I0(Q[9]),
        .I1(tmp_i_i_27_fu_258_p2_carry__0_i_12_n_0),
        .I2(Q[8]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\SRL_SIG_reg[0]_0 [8]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_5
       (.I0(tmp_i_i_27_fu_258_p2_carry__0_i_13_n_0),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[1]_1 [14]),
        .I5(Q[14]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_6
       (.I0(tmp_i_i_27_fu_258_p2_carry__0_i_14_n_0),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[1]_1 [12]),
        .I5(Q[12]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_7
       (.I0(tmp_i_i_27_fu_258_p2_carry__0_i_15_n_0),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[1]_1 [10]),
        .I5(Q[10]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_8
       (.I0(tmp_i_i_27_fu_258_p2_carry__0_i_16_n_0),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[1]_1 [8]),
        .I5(Q[8]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_i_i_27_fu_258_p2_carry__0_i_9
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(tmp_i_i_27_fu_258_p2_carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_i_i_27_fu_258_p2_carry_i_1
       (.I0(Q[7]),
        .I1(tmp_i_i_27_fu_258_p2_carry_i_9_n_0),
        .I2(Q[6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\SRL_SIG_reg[0]_0 [6]),
        .O(\inBlock_i_i_fu_118_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_i_i_27_fu_258_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(tmp_i_i_27_fu_258_p2_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_i_i_27_fu_258_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(tmp_i_i_27_fu_258_p2_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_i_i_27_fu_258_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(tmp_i_i_27_fu_258_p2_carry_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    tmp_i_i_27_fu_258_p2_carry_i_14
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[1]_1 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .O(tmp_i_i_27_fu_258_p2_carry_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    tmp_i_i_27_fu_258_p2_carry_i_15
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .O(tmp_i_i_27_fu_258_p2_carry_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    tmp_i_i_27_fu_258_p2_carry_i_16
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .O(tmp_i_i_27_fu_258_p2_carry_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    tmp_i_i_27_fu_258_p2_carry_i_17
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .O(tmp_i_i_27_fu_258_p2_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_i_i_27_fu_258_p2_carry_i_2
       (.I0(Q[5]),
        .I1(tmp_i_i_27_fu_258_p2_carry_i_11_n_0),
        .I2(Q[4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\SRL_SIG_reg[0]_0 [4]),
        .O(\inBlock_i_i_fu_118_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_i_i_27_fu_258_p2_carry_i_3
       (.I0(Q[3]),
        .I1(tmp_i_i_27_fu_258_p2_carry_i_12_n_0),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\SRL_SIG_reg[0]_0 [2]),
        .O(\inBlock_i_i_fu_118_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_i_i_27_fu_258_p2_carry_i_4
       (.I0(Q[1]),
        .I1(tmp_i_i_27_fu_258_p2_carry_i_13_n_0),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\SRL_SIG_reg[0]_0 [0]),
        .O(\inBlock_i_i_fu_118_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    tmp_i_i_27_fu_258_p2_carry_i_5
       (.I0(tmp_i_i_27_fu_258_p2_carry_i_14_n_0),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .I5(Q[6]),
        .O(\inBlock_i_i_fu_118_reg[0] [3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    tmp_i_i_27_fu_258_p2_carry_i_6
       (.I0(tmp_i_i_27_fu_258_p2_carry_i_15_n_0),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .I5(Q[4]),
        .O(\inBlock_i_i_fu_118_reg[0] [2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    tmp_i_i_27_fu_258_p2_carry_i_7
       (.I0(tmp_i_i_27_fu_258_p2_carry_i_16_n_0),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .I5(Q[2]),
        .O(\inBlock_i_i_fu_118_reg[0] [1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    tmp_i_i_27_fu_258_p2_carry_i_8
       (.I0(tmp_i_i_27_fu_258_p2_carry_i_17_n_0),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .I5(Q[0]),
        .O(\inBlock_i_i_fu_118_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_i_i_27_fu_258_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(tmp_i_i_27_fu_258_p2_carry_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A
   (img_0_cols_V_c32_full_n,
    img_0_cols_V_c32_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    Not_U0_src_cols_V_read,
    shiftReg_ce,
    \cols_V_reg_398_reg[31] ,
    ap_rst_n_inv,
    E);
  output img_0_cols_V_c32_full_n;
  output img_0_cols_V_c32_empty_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input Not_U0_src_cols_V_read;
  input shiftReg_ce;
  input [31:0]\cols_V_reg_398_reg[31] ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [31:0]D;
  wire [0:0]E;
  wire Not_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]\cols_V_reg_398_reg[31] ;
  wire img_0_cols_V_c32_empty_n;
  wire img_0_cols_V_c32_full_n;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_full_n_i_1__18_n_0;
  wire \mOutPtr[0]_i_1__22_n_0 ;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A_shiftReg_23 U_fifo_w32_d2_A_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .\cols_V_reg_398_reg[31] (\cols_V_reg_398_reg[31] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__18
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_rst_n),
        .I3(Not_U0_src_cols_V_read),
        .I4(shiftReg_ce),
        .I5(img_0_cols_V_c32_empty_n),
        .O(internal_empty_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(img_0_cols_V_c32_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__18
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(img_0_cols_V_c32_full_n),
        .I3(ap_rst_n),
        .I4(Not_U0_src_cols_V_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(img_0_cols_V_c32_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__22 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__15 
       (.I0(shiftReg_ce),
        .I1(Not_U0_src_cols_V_read),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__22_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A_0
   (img_0_cols_V_c_full_n,
    img_0_cols_V_c_empty_n,
    \SRL_SIG_reg[0][31] ,
    \ap_CS_fsm_reg[0] ,
    img_0_cols_V_c_dout,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    img_2_rows_V_c_full_n,
    img_1_rows_V_c_full_n,
    Vdist_cols_V_c_full_n,
    img_0_cols_V_c32_full_n,
    img_0_rows_V_c31_full_n,
    img_0_rows_V_c_empty_n,
    internal_full_n_reg_0,
    ap_rst_n_inv,
    E,
    Q);
  output img_0_cols_V_c_full_n;
  output img_0_cols_V_c_empty_n;
  output \SRL_SIG_reg[0][31] ;
  output \ap_CS_fsm_reg[0] ;
  output [31:0]img_0_cols_V_c_dout;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input img_2_rows_V_c_full_n;
  input img_1_rows_V_c_full_n;
  input Vdist_cols_V_c_full_n;
  input img_0_cols_V_c32_full_n;
  input img_0_rows_V_c31_full_n;
  input img_0_rows_V_c_empty_n;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]Q;

  wire [0:0]E;
  wire [31:0]Q;
  wire \SRL_SIG_reg[0][31] ;
  wire Vdist_cols_V_c_full_n;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_0_cols_V_c32_full_n;
  wire [31:0]img_0_cols_V_c_dout;
  wire img_0_cols_V_c_empty_n;
  wire img_0_cols_V_c_full_n;
  wire img_0_rows_V_c31_full_n;
  wire img_0_rows_V_c_empty_n;
  wire img_1_rows_V_c_full_n;
  wire img_2_rows_V_c_full_n;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n_i_1__3_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__20_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A_shiftReg_22 U_fifo_w32_d2_A_ram
       (.Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .Vdist_cols_V_c_full_n(Vdist_cols_V_c_full_n),
        .ap_clk(ap_clk),
        .img_0_cols_V_c_dout(img_0_cols_V_c_dout),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n),
        .img_1_rows_V_c_full_n(img_1_rows_V_c_full_n),
        .img_2_rows_V_c_full_n(img_2_rows_V_c_full_n),
        .\int_cols_reg[31] (Q),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(img_0_cols_V_c_empty_n),
        .I1(img_0_cols_V_c32_full_n),
        .I2(img_0_rows_V_c31_full_n),
        .I3(img_0_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(img_0_cols_V_c_empty_n),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(img_0_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__3
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(img_0_cols_V_c_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(img_0_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__20 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__7 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__20_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A_1
   (img_0_rows_V_c31_full_n,
    img_0_rows_V_c31_empty_n,
    \rows_V_reg_181_reg[31] ,
    ap_clk,
    ap_rst_n,
    Not_U0_src_cols_V_read,
    shiftReg_ce,
    D,
    ap_rst_n_inv,
    E);
  output img_0_rows_V_c31_full_n;
  output img_0_rows_V_c31_empty_n;
  output [31:0]\rows_V_reg_181_reg[31] ;
  input ap_clk;
  input ap_rst_n;
  input Not_U0_src_cols_V_read;
  input shiftReg_ce;
  input [31:0]D;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [31:0]D;
  wire [0:0]E;
  wire Not_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_0_rows_V_c31_empty_n;
  wire img_0_rows_V_c31_full_n;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_full_n_i_1__17_n_0;
  wire \mOutPtr[0]_i_1__21_n_0 ;
  wire \mOutPtr[1]_i_2__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [31:0]\rows_V_reg_181_reg[31] ;
  wire shiftReg_ce;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A_shiftReg_20 U_fifo_w32_d2_A_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .\rows_V_reg_181_reg[31] (\rows_V_reg_181_reg[31] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__17
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_rst_n),
        .I3(Not_U0_src_cols_V_read),
        .I4(shiftReg_ce),
        .I5(img_0_rows_V_c31_empty_n),
        .O(internal_empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(img_0_rows_V_c31_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__17
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(img_0_rows_V_c31_full_n),
        .I3(ap_rst_n),
        .I4(Not_U0_src_cols_V_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(img_0_rows_V_c31_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__21 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__1 
       (.I0(shiftReg_ce),
        .I1(Not_U0_src_cols_V_read),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__21_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A_2
   (img_0_rows_V_c_full_n,
    img_0_rows_V_c_empty_n,
    img_0_rows_V_c_dout,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n_inv,
    E,
    Q);
  output img_0_rows_V_c_full_n;
  output img_0_rows_V_c_empty_n;
  output [31:0]img_0_rows_V_c_dout;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]Q;

  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]img_0_rows_V_c_dout;
  wire img_0_rows_V_c_empty_n;
  wire img_0_rows_V_c_full_n;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_full_n_i_1__2_n_0;
  wire \mOutPtr[0]_i_1__19_n_0 ;
  wire \mOutPtr[1]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A_shiftReg U_fifo_w32_d2_A_ram
       (.Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .img_0_rows_V_c_dout(img_0_rows_V_c_dout),
        .\int_rows_reg[31] (Q),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(img_0_rows_V_c_empty_n),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(img_0_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(img_0_rows_V_c_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(img_0_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__19 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__19_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A_shiftReg
   (img_0_rows_V_c_dout,
    Q,
    shiftReg_ce_0,
    \int_rows_reg[31] ,
    ap_clk);
  output [31:0]img_0_rows_V_c_dout;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]\int_rows_reg[31] ;
  input ap_clk;

  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]img_0_rows_V_c_dout;
  wire [31:0]\int_rows_reg[31] ;
  wire shiftReg_ce_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_rows_reg[31] [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(img_0_rows_V_c_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(img_0_rows_V_c_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(img_0_rows_V_c_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(img_0_rows_V_c_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(img_0_rows_V_c_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(img_0_rows_V_c_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(img_0_rows_V_c_dout[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(img_0_rows_V_c_dout[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(img_0_rows_V_c_dout[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(img_0_rows_V_c_dout[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(img_0_rows_V_c_dout[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(img_0_rows_V_c_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(img_0_rows_V_c_dout[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(img_0_rows_V_c_dout[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(img_0_rows_V_c_dout[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(img_0_rows_V_c_dout[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[24]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(img_0_rows_V_c_dout[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[25]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(img_0_rows_V_c_dout[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[26]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(img_0_rows_V_c_dout[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[27]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(img_0_rows_V_c_dout[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[28]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(img_0_rows_V_c_dout[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[29]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(img_0_rows_V_c_dout[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(img_0_rows_V_c_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[30]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(img_0_rows_V_c_dout[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[31]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(img_0_rows_V_c_dout[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(img_0_rows_V_c_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(img_0_rows_V_c_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(img_0_rows_V_c_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(img_0_rows_V_c_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(img_0_rows_V_c_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(img_0_rows_V_c_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_393[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(img_0_rows_V_c_dout[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A_shiftReg_20
   (\rows_V_reg_181_reg[31] ,
    D,
    Q,
    shiftReg_ce,
    ap_clk);
  output [31:0]\rows_V_reg_181_reg[31] ;
  input [31:0]D;
  input [1:0]Q;
  input shiftReg_ce;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire [31:0]\rows_V_reg_181_reg[31] ;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[1]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[1]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[1]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[1]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[1]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[1]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[1]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[1]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[1]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[1]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[1]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[1]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[1]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[1]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[1]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[1]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[1]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[1]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[1]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[1]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[1]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[1]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[1]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[1]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[1]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[1]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[1]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[1]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[0]_i_1 
       (.I0(D[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .O(\rows_V_reg_181_reg[31] [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[10]_i_1 
       (.I0(D[10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [10]),
        .O(\rows_V_reg_181_reg[31] [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[11]_i_1 
       (.I0(D[11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [11]),
        .O(\rows_V_reg_181_reg[31] [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[12]_i_1 
       (.I0(D[12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [12]),
        .O(\rows_V_reg_181_reg[31] [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[13]_i_1 
       (.I0(D[13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [13]),
        .O(\rows_V_reg_181_reg[31] [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[14]_i_1 
       (.I0(D[14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [14]),
        .O(\rows_V_reg_181_reg[31] [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[15]_i_1 
       (.I0(D[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [15]),
        .O(\rows_V_reg_181_reg[31] [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[16]_i_1 
       (.I0(D[16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [16]),
        .O(\rows_V_reg_181_reg[31] [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[17]_i_1 
       (.I0(D[17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [17]),
        .O(\rows_V_reg_181_reg[31] [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[18]_i_1 
       (.I0(D[18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [18]),
        .O(\rows_V_reg_181_reg[31] [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[19]_i_1 
       (.I0(D[19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [19]),
        .O(\rows_V_reg_181_reg[31] [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[1]_i_1 
       (.I0(D[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [1]),
        .O(\rows_V_reg_181_reg[31] [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[20]_i_1 
       (.I0(D[20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [20]),
        .O(\rows_V_reg_181_reg[31] [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[21]_i_1 
       (.I0(D[21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [21]),
        .O(\rows_V_reg_181_reg[31] [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[22]_i_1 
       (.I0(D[22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [22]),
        .O(\rows_V_reg_181_reg[31] [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[23]_i_1 
       (.I0(D[23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [23]),
        .O(\rows_V_reg_181_reg[31] [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[24]_i_1 
       (.I0(D[24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [24]),
        .O(\rows_V_reg_181_reg[31] [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[25]_i_1 
       (.I0(D[25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [25]),
        .O(\rows_V_reg_181_reg[31] [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[26]_i_1 
       (.I0(D[26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [26]),
        .O(\rows_V_reg_181_reg[31] [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[27]_i_1 
       (.I0(D[27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [27]),
        .O(\rows_V_reg_181_reg[31] [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[28]_i_1 
       (.I0(D[28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [28]),
        .O(\rows_V_reg_181_reg[31] [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[29]_i_1 
       (.I0(D[29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [29]),
        .O(\rows_V_reg_181_reg[31] [29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[2]_i_1 
       (.I0(D[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [2]),
        .O(\rows_V_reg_181_reg[31] [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[30]_i_1 
       (.I0(D[30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [30]),
        .O(\rows_V_reg_181_reg[31] [30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[31]_i_1 
       (.I0(D[31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [31]),
        .O(\rows_V_reg_181_reg[31] [31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[3]_i_1 
       (.I0(D[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .O(\rows_V_reg_181_reg[31] [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[4]_i_1 
       (.I0(D[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [4]),
        .O(\rows_V_reg_181_reg[31] [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[5]_i_1 
       (.I0(D[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .O(\rows_V_reg_181_reg[31] [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[6]_i_1 
       (.I0(D[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .O(\rows_V_reg_181_reg[31] [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[7]_i_1 
       (.I0(D[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .O(\rows_V_reg_181_reg[31] [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[8]_i_1 
       (.I0(D[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [8]),
        .O(\rows_V_reg_181_reg[31] [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_181[9]_i_1 
       (.I0(D[9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [9]),
        .O(\rows_V_reg_181_reg[31] [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A_shiftReg_22
   (\SRL_SIG_reg[0][31]_0 ,
    img_0_cols_V_c_dout,
    img_0_cols_V_c_full_n,
    img_2_rows_V_c_full_n,
    img_1_rows_V_c_full_n,
    Vdist_cols_V_c_full_n,
    Q,
    shiftReg_ce_0,
    \int_cols_reg[31] ,
    ap_clk);
  output \SRL_SIG_reg[0][31]_0 ;
  output [31:0]img_0_cols_V_c_dout;
  input img_0_cols_V_c_full_n;
  input img_2_rows_V_c_full_n;
  input img_1_rows_V_c_full_n;
  input Vdist_cols_V_c_full_n;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]\int_cols_reg[31] ;
  input ap_clk;

  wire [1:0]Q;
  wire \SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire Vdist_cols_V_c_full_n;
  wire ap_clk;
  wire [31:0]img_0_cols_V_c_dout;
  wire img_0_cols_V_c_full_n;
  wire img_1_rows_V_c_full_n;
  wire img_2_rows_V_c_full_n;
  wire [31:0]\int_cols_reg[31] ;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG[0][31]_i_5 
       (.I0(img_0_cols_V_c_full_n),
        .I1(img_2_rows_V_c_full_n),
        .I2(img_1_rows_V_c_full_n),
        .I3(Vdist_cols_V_c_full_n),
        .O(\SRL_SIG_reg[0][31]_0 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\int_cols_reg[31] [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(img_0_cols_V_c_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(img_0_cols_V_c_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(img_0_cols_V_c_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(img_0_cols_V_c_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(img_0_cols_V_c_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(img_0_cols_V_c_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(img_0_cols_V_c_dout[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(img_0_cols_V_c_dout[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(img_0_cols_V_c_dout[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(img_0_cols_V_c_dout[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(img_0_cols_V_c_dout[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(img_0_cols_V_c_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(img_0_cols_V_c_dout[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(img_0_cols_V_c_dout[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(img_0_cols_V_c_dout[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(img_0_cols_V_c_dout[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[24]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(img_0_cols_V_c_dout[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[25]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(img_0_cols_V_c_dout[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[26]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(img_0_cols_V_c_dout[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[27]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(img_0_cols_V_c_dout[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[28]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(img_0_cols_V_c_dout[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[29]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(img_0_cols_V_c_dout[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(img_0_cols_V_c_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[30]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(img_0_cols_V_c_dout[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[31]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(img_0_cols_V_c_dout[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(img_0_cols_V_c_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(img_0_cols_V_c_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(img_0_cols_V_c_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(img_0_cols_V_c_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(img_0_cols_V_c_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(img_0_cols_V_c_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_398[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(img_0_cols_V_c_dout[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A_shiftReg_23
   (D,
    \cols_V_reg_398_reg[31] ,
    Q,
    shiftReg_ce,
    ap_clk);
  output [31:0]D;
  input [31:0]\cols_V_reg_398_reg[31] ;
  input [1:0]Q;
  input shiftReg_ce;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire [31:0]\cols_V_reg_398_reg[31] ;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [0]),
        .Q(\SRL_SIG_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [10]),
        .Q(\SRL_SIG_reg[1]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [11]),
        .Q(\SRL_SIG_reg[1]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [12]),
        .Q(\SRL_SIG_reg[1]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [13]),
        .Q(\SRL_SIG_reg[1]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [14]),
        .Q(\SRL_SIG_reg[1]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [15]),
        .Q(\SRL_SIG_reg[1]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [16]),
        .Q(\SRL_SIG_reg[1]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [17]),
        .Q(\SRL_SIG_reg[1]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [18]),
        .Q(\SRL_SIG_reg[1]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [19]),
        .Q(\SRL_SIG_reg[1]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [1]),
        .Q(\SRL_SIG_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [20]),
        .Q(\SRL_SIG_reg[1]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [21]),
        .Q(\SRL_SIG_reg[1]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [22]),
        .Q(\SRL_SIG_reg[1]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [23]),
        .Q(\SRL_SIG_reg[1]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [24]),
        .Q(\SRL_SIG_reg[1]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [25]),
        .Q(\SRL_SIG_reg[1]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [26]),
        .Q(\SRL_SIG_reg[1]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [27]),
        .Q(\SRL_SIG_reg[1]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [28]),
        .Q(\SRL_SIG_reg[1]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [29]),
        .Q(\SRL_SIG_reg[1]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [2]),
        .Q(\SRL_SIG_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [30]),
        .Q(\SRL_SIG_reg[1]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [31]),
        .Q(\SRL_SIG_reg[1]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [3]),
        .Q(\SRL_SIG_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [4]),
        .Q(\SRL_SIG_reg[1]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [5]),
        .Q(\SRL_SIG_reg[1]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [6]),
        .Q(\SRL_SIG_reg[1]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [7]),
        .Q(\SRL_SIG_reg[1]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [8]),
        .Q(\SRL_SIG_reg[1]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\cols_V_reg_398_reg[31] [9]),
        .Q(\SRL_SIG_reg[1]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[0]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[10]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[11]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[12]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[13]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[14]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[15]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[16]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[17]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[18]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[19]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[1]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[20]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[21]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[22]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[23]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[24]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[25]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[26]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[27]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[28]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[29]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[2]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[30]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[31]_i_2 
       (.I0(\cols_V_reg_398_reg[31] [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[3]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[4]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[5]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[6]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[7]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[8]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_186[9]_i_1 
       (.I0(\cols_V_reg_398_reg[31] [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_0 [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d4_A
   (img_1_cols_V_c_full_n,
    img_1_cols_V_c_empty_n,
    out,
    ap_clk,
    shiftReg_ce,
    Duplicate_U0_src_cols_V_read,
    ap_rst_n,
    Q,
    ap_rst_n_inv,
    E);
  output img_1_cols_V_c_full_n;
  output img_1_cols_V_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input shiftReg_ce;
  input Duplicate_U0_src_cols_V_read;
  input ap_rst_n;
  input [31:0]Q;
  input ap_rst_n_inv;
  input [0:0]E;

  wire Duplicate_U0_src_cols_V_read;
  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_1_cols_V_c_empty_n;
  wire img_1_cols_V_c_full_n;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_empty_n_i_2__8_n_0;
  wire internal_full_n_i_1__5_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d4_A_shiftReg_19 U_fifo_w32_d4_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\cols_V_reg_199_reg[31] (shiftReg_addr),
        .\int_cols_reg[31] (Q),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__5
       (.I0(internal_empty_n_i_2__8_n_0),
        .I1(mOutPtr[2]),
        .I2(Duplicate_U0_src_cols_V_read),
        .I3(shiftReg_ce),
        .I4(img_1_cols_V_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    internal_empty_n_i_2__8
       (.I0(Duplicate_U0_src_cols_V_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(internal_empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(img_1_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0F0FFFFFFFF)) 
    internal_full_n_i_1__5
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(img_1_cols_V_c_full_n),
        .I3(shiftReg_ce),
        .I4(Duplicate_U0_src_cols_V_read),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(img_1_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__10 
       (.I0(Duplicate_U0_src_cols_V_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h6A6AA96A)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(Duplicate_U0_src_cols_V_read),
        .I4(shiftReg_ce),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d4_A_4
   (img_1_rows_V_c_full_n,
    img_1_rows_V_c_empty_n,
    out,
    ap_clk,
    Duplicate_U0_src_cols_V_read,
    shiftReg_ce,
    ap_rst_n,
    Q,
    ap_rst_n_inv,
    E);
  output img_1_rows_V_c_full_n;
  output img_1_rows_V_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input Duplicate_U0_src_cols_V_read;
  input shiftReg_ce;
  input ap_rst_n;
  input [31:0]Q;
  input ap_rst_n_inv;
  input [0:0]E;

  wire Duplicate_U0_src_cols_V_read;
  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_1_rows_V_c_empty_n;
  wire img_1_rows_V_c_full_n;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_empty_n_i_2__9_n_0;
  wire internal_full_n_i_1__4_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr[2]_i_2_n_0 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d4_A_shiftReg U_fifo_w32_d4_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\int_rows_reg[31] (Q),
        .out(out),
        .\rows_V_reg_194_reg[31] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__4
       (.I0(internal_empty_n_i_2__9_n_0),
        .I1(mOutPtr[2]),
        .I2(Duplicate_U0_src_cols_V_read),
        .I3(shiftReg_ce),
        .I4(img_1_rows_V_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    internal_empty_n_i_2__9
       (.I0(Duplicate_U0_src_cols_V_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(internal_empty_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(img_1_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0F0FFFFFFFF)) 
    internal_full_n_i_1__4
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(img_1_rows_V_c_full_n),
        .I3(shiftReg_ce),
        .I4(Duplicate_U0_src_cols_V_read),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(img_1_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__11 
       (.I0(Duplicate_U0_src_cols_V_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h6A6AA96A)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(Duplicate_U0_src_cols_V_read),
        .I4(shiftReg_ce),
        .O(\mOutPtr[2]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d4_A_shiftReg
   (\rows_V_reg_194_reg[31] ,
    out,
    Q,
    shiftReg_ce,
    \int_rows_reg[31] ,
    ap_clk);
  output [0:0]\rows_V_reg_194_reg[31] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]\int_rows_reg[31] ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]\int_rows_reg[31] ;
  wire [31:0]out;
  wire [0:0]\rows_V_reg_194_reg[31] ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\rows_V_reg_194_reg[31] ));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_V_reg_194_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d4_A_shiftReg_19
   (\cols_V_reg_199_reg[31] ,
    out,
    Q,
    shiftReg_ce,
    \int_cols_reg[31] ,
    ap_clk);
  output [0:0]\cols_V_reg_199_reg[31] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]\int_cols_reg[31] ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\cols_V_reg_199_reg[31] ;
  wire [31:0]\int_cols_reg[31] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\cols_V_reg_199_reg[31] ));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\cols_V_reg_199_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A
   (img_original_0_cols_s_empty_n,
    \SRL_SIG_reg[0][31] ,
    out,
    ap_clk,
    internal_empty_n4_out,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n,
    U8toBin_U0_src_cols_V_read,
    shiftReg_ce,
    img_original_1_rows_s_full_n,
    img_0_rows_V_c_full_n,
    img_2_cols_V_c_full_n,
    Q,
    ap_rst_n_inv,
    E);
  output img_original_0_cols_s_empty_n;
  output \SRL_SIG_reg[0][31] ;
  output [31:0]out;
  input ap_clk;
  input internal_empty_n4_out;
  input \ap_CS_fsm_reg[0] ;
  input ap_rst_n;
  input U8toBin_U0_src_cols_V_read;
  input shiftReg_ce;
  input img_original_1_rows_s_full_n;
  input img_0_rows_V_c_full_n;
  input img_2_cols_V_c_full_n;
  input [31:0]Q;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire [31:0]Q;
  wire \SRL_SIG_reg[0][31] ;
  wire U8toBin_U0_src_cols_V_read;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_0_rows_V_c_full_n;
  wire img_2_cols_V_c_full_n;
  wire img_original_0_cols_s_empty_n;
  wire img_original_0_cols_s_full_n;
  wire img_original_1_rows_s_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_empty_n_i_2__4_n_0;
  wire internal_full_n_i_1__9_n_0;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__19_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG[0][31]_i_3 
       (.I0(img_original_0_cols_s_full_n),
        .I1(img_original_1_rows_s_full_n),
        .I2(img_0_rows_V_c_full_n),
        .I3(img_2_cols_V_c_full_n),
        .O(\SRL_SIG_reg[0][31] ));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A_shiftReg_15 U_fifo_w32_d5_A_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\int_cols_reg[31] (Q),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .\src_cols_V_read_reg_186_reg[31] (shiftReg_addr));
  LUT6 #(
    .INIT(64'hD0D0D0D000D00000)) 
    internal_empty_n_i_1__9
       (.I0(internal_empty_n_i_2__4_n_0),
        .I1(mOutPtr_reg[3]),
        .I2(ap_rst_n),
        .I3(U8toBin_U0_src_cols_V_read),
        .I4(shiftReg_ce),
        .I5(img_original_0_cols_s_empty_n),
        .O(internal_empty_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    internal_empty_n_i_2__4
       (.I0(U8toBin_U0_src_cols_V_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(img_original_0_cols_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FF0000)) 
    internal_full_n_i_1__9
       (.I0(internal_empty_n4_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(shiftReg_addr),
        .I4(img_original_0_cols_s_full_n),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(internal_full_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(img_original_0_cols_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h659A)) 
    \mOutPtr[1]_i_1__19 
       (.I0(mOutPtr_reg[0]),
        .I1(shiftReg_ce),
        .I2(U8toBin_U0_src_cols_V_read),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h758AEF10)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(shiftReg_ce),
        .I2(U8toBin_U0_src_cols_V_read),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h59AAAAAAAAAAAAA6)) 
    \mOutPtr[3]_i_1__9 
       (.I0(mOutPtr_reg[3]),
        .I1(U8toBin_U0_src_cols_V_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__19_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A_11
   (img_original_1_rows_s_full_n,
    img_original_1_rows_s_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_cols_V_read,
    shiftReg_ce,
    internal_empty_n4_out,
    internal_empty_n_reg_0,
    Q,
    ap_rst_n_inv,
    E);
  output img_original_1_rows_s_full_n;
  output img_original_1_rows_s_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_cols_V_read;
  input shiftReg_ce;
  input internal_empty_n4_out;
  input internal_empty_n_reg_0;
  input [31:0]Q;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_original_1_rows_s_empty_n;
  wire img_original_1_rows_s_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_empty_n_i_2__7_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__10_n_0;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__22_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_2__2_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A_shiftReg U_fifo_w32_d5_A_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\int_rows_reg[31] (Q),
        .out(out),
        .\rows_V_reg_250_reg[31] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hE0E0E0E000E00000)) 
    internal_empty_n_i_1__10
       (.I0(internal_empty_n_i_2__7_n_0),
        .I1(mOutPtr_reg[3]),
        .I2(ap_rst_n),
        .I3(Mat2AXIvideo_U0_img_cols_V_read),
        .I4(shiftReg_ce),
        .I5(img_original_1_rows_s_empty_n),
        .O(internal_empty_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    internal_empty_n_i_2__7
       (.I0(Mat2AXIvideo_U0_img_cols_V_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[0]),
        .O(internal_empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(img_original_1_rows_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FF0000)) 
    internal_full_n_i_1__10
       (.I0(internal_empty_n4_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(shiftReg_addr),
        .I4(img_original_1_rows_s_full_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(img_original_1_rows_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h659A)) 
    \mOutPtr[1]_i_1__22 
       (.I0(mOutPtr_reg[0]),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h758AEF10)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h59AAAAAAAAAAAAA6)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr_reg[3]),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[0]),
        .O(\mOutPtr[3]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__22_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A_8
   (img_original_0_rows_s_full_n,
    img_original_0_rows_s_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    U8toBin_U0_src_cols_V_read,
    shiftReg_ce,
    internal_empty_n4_out,
    \ap_CS_fsm_reg[0] ,
    Q,
    ap_rst_n_inv,
    E);
  output img_original_0_rows_s_full_n;
  output img_original_0_rows_s_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input U8toBin_U0_src_cols_V_read;
  input shiftReg_ce;
  input internal_empty_n4_out;
  input \ap_CS_fsm_reg[0] ;
  input [31:0]Q;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire [31:0]Q;
  wire U8toBin_U0_src_cols_V_read;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_original_0_rows_s_empty_n;
  wire img_original_0_rows_s_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_empty_n_i_2__5_n_0;
  wire internal_full_n_i_1__8_n_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__20_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_2__6_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A_shiftReg_14 U_fifo_w32_d5_A_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\int_rows_reg[31] (Q),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .\src_rows_V_read_reg_181_reg[31] (shiftReg_addr));
  LUT6 #(
    .INIT(64'hD0D0D0D000D00000)) 
    internal_empty_n_i_1__8
       (.I0(internal_empty_n_i_2__5_n_0),
        .I1(mOutPtr_reg[3]),
        .I2(ap_rst_n),
        .I3(U8toBin_U0_src_cols_V_read),
        .I4(shiftReg_ce),
        .I5(img_original_0_rows_s_empty_n),
        .O(internal_empty_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    internal_empty_n_i_2__5
       (.I0(U8toBin_U0_src_cols_V_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(img_original_0_rows_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FF0000)) 
    internal_full_n_i_1__8
       (.I0(internal_empty_n4_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(shiftReg_addr),
        .I4(img_original_0_rows_s_full_n),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(internal_full_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(img_original_0_rows_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h659A)) 
    \mOutPtr[1]_i_1__20 
       (.I0(mOutPtr_reg[0]),
        .I1(shiftReg_ce),
        .I2(U8toBin_U0_src_cols_V_read),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h758AEF10)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(shiftReg_ce),
        .I2(U8toBin_U0_src_cols_V_read),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h59AAAAAAAAAAAAA6)) 
    \mOutPtr[3]_i_2__6 
       (.I0(mOutPtr_reg[3]),
        .I1(U8toBin_U0_src_cols_V_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__20_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__6_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A_9
   (img_original_1_cols_s_full_n,
    img_original_1_cols_s_empty_n,
    out,
    ap_clk,
    internal_empty_n4_out,
    internal_empty_n_reg_0,
    ap_rst_n,
    Mat2AXIvideo_U0_img_cols_V_read,
    shiftReg_ce,
    Q,
    ap_rst_n_inv,
    E);
  output img_original_1_cols_s_full_n;
  output img_original_1_cols_s_empty_n;
  output [31:0]out;
  input ap_clk;
  input internal_empty_n4_out;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_cols_V_read;
  input shiftReg_ce;
  input [31:0]Q;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_original_1_cols_s_empty_n;
  wire img_original_1_cols_s_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_empty_n_i_2__6_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__11_n_0;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__21_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A_shiftReg_13 U_fifo_w32_d5_A_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\cols_V_reg_255_reg[31] (shiftReg_addr),
        .\int_cols_reg[31] (Q),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hD0D0D0D000D00000)) 
    internal_empty_n_i_1__11
       (.I0(internal_empty_n_i_2__6_n_0),
        .I1(mOutPtr_reg[3]),
        .I2(ap_rst_n),
        .I3(Mat2AXIvideo_U0_img_cols_V_read),
        .I4(shiftReg_ce),
        .I5(img_original_1_cols_s_empty_n),
        .O(internal_empty_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    internal_empty_n_i_2__6
       (.I0(Mat2AXIvideo_U0_img_cols_V_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(img_original_1_cols_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FF0000)) 
    internal_full_n_i_1__11
       (.I0(internal_empty_n4_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(shiftReg_addr),
        .I4(img_original_1_cols_s_full_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(img_original_1_cols_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h659A)) 
    \mOutPtr[1]_i_1__21 
       (.I0(mOutPtr_reg[0]),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h758AEF10)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h59AAAAAAAAAAAAA6)) 
    \mOutPtr[3]_i_1__10 
       (.I0(mOutPtr_reg[3]),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__21_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__10_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A_shiftReg
   (\rows_V_reg_250_reg[31] ,
    out,
    Q,
    shiftReg_ce,
    \int_rows_reg[31] ,
    ap_clk);
  output [0:0]\rows_V_reg_250_reg[31] ;
  output [31:0]out;
  input [3:0]Q;
  input shiftReg_ce;
  input [31:0]\int_rows_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]\int_rows_reg[31] ;
  wire [31:0]out;
  wire [0:0]\rows_V_reg_250_reg[31] ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\rows_V_reg_250_reg[31] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\rows_V_reg_250_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A_shiftReg_13
   (\cols_V_reg_255_reg[31] ,
    out,
    Q,
    shiftReg_ce,
    \int_cols_reg[31] ,
    ap_clk);
  output [0:0]\cols_V_reg_255_reg[31] ;
  output [31:0]out;
  input [3:0]Q;
  input shiftReg_ce;
  input [31:0]\int_cols_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [0:0]\cols_V_reg_255_reg[31] ;
  wire [31:0]\int_cols_reg[31] ;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\cols_V_reg_255_reg[31] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\cols_V_reg_255_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A_shiftReg_14
   (\src_rows_V_read_reg_181_reg[31] ,
    out,
    Q,
    shiftReg_ce,
    \int_rows_reg[31] ,
    ap_clk);
  output [0:0]\src_rows_V_read_reg_181_reg[31] ;
  output [31:0]out;
  input [3:0]Q;
  input shiftReg_ce;
  input [31:0]\int_rows_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]\int_rows_reg[31] ;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [0:0]\src_rows_V_read_reg_181_reg[31] ;

  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\src_rows_V_read_reg_181_reg[31] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_rows_V_read_reg_181_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A_shiftReg_15
   (\src_cols_V_read_reg_186_reg[31] ,
    out,
    Q,
    shiftReg_ce,
    \int_cols_reg[31] ,
    ap_clk);
  output [0:0]\src_cols_V_read_reg_186_reg[31] ;
  output [31:0]out;
  input [3:0]Q;
  input shiftReg_ce;
  input [31:0]\int_cols_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]\int_cols_reg[31] ;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [0:0]\src_cols_V_read_reg_186_reg[31] ;

  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\src_cols_V_read_reg_186_reg[31] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\src_cols_V_read_reg_186_reg[31] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d6_A
   (img_2_cols_V_c_full_n,
    img_2_cols_V_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    Reduce_my_U0_src_cols_V_read,
    shiftReg_ce,
    internal_empty_n4_out,
    Q,
    ap_rst_n_inv,
    E);
  output img_2_cols_V_c_full_n;
  output img_2_cols_V_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input Reduce_my_U0_src_cols_V_read;
  input shiftReg_ce;
  input internal_empty_n4_out;
  input [31:0]Q;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire [31:0]Q;
  wire Reduce_my_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_2_cols_V_c_empty_n;
  wire img_2_cols_V_c_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_empty_n_i_2__2_n_0;
  wire internal_full_n_i_1__7_n_0;
  wire internal_full_n_i_2__4_n_0;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire [2:2]shiftReg_addr;
  wire shiftReg_ce;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d6_A_shiftReg_17 U_fifo_w32_d6_A_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\cols_V_reg_245_reg[31] (shiftReg_addr),
        .\int_cols_reg[31] (Q),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFD00FD00FD000000)) 
    internal_empty_n_i_1__7
       (.I0(internal_empty_n_i_2__2_n_0),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(img_2_cols_V_c_empty_n),
        .O(internal_empty_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    internal_empty_n_i_2__2
       (.I0(shiftReg_ce),
        .I1(Reduce_my_U0_src_cols_V_read),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(img_2_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__7
       (.I0(shiftReg_addr),
        .I1(internal_full_n_i_2__4_n_0),
        .I2(img_2_cols_V_c_full_n),
        .I3(ap_rst_n),
        .I4(Reduce_my_U0_src_cols_V_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__4
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .O(internal_full_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(img_2_cols_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__8 
       (.I0(shiftReg_ce),
        .I1(Reduce_my_U0_src_cols_V_read),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \mOutPtr[2]_i_1__9 
       (.I0(mOutPtr_reg[2]),
        .I1(shiftReg_ce),
        .I2(Reduce_my_U0_src_cols_V_read),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA6AAAAAA96AAA)) 
    \mOutPtr[3]_i_1__1 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(Reduce_my_U0_src_cols_V_read),
        .I5(shiftReg_ce),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d6_A_6
   (img_2_rows_V_c_full_n,
    img_2_rows_V_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n4_out,
    Reduce_my_U0_src_cols_V_read,
    shiftReg_ce,
    Q,
    ap_rst_n_inv,
    E);
  output img_2_rows_V_c_full_n;
  output img_2_rows_V_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n4_out;
  input Reduce_my_U0_src_cols_V_read;
  input shiftReg_ce;
  input [31:0]Q;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire [31:0]Q;
  wire Reduce_my_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_2_rows_V_c_empty_n;
  wire img_2_rows_V_c_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_empty_n_i_2__3_n_0;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_i_2__3_n_0;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire [2:2]shiftReg_addr;
  wire shiftReg_ce;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d6_A_shiftReg U_fifo_w32_d6_A_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\int_rows_reg[31] (Q),
        .out(out),
        .\rows_V_reg_240_reg[31] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFD00FD00FD000000)) 
    internal_empty_n_i_1__6
       (.I0(internal_empty_n_i_2__3_n_0),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(img_2_rows_V_c_empty_n),
        .O(internal_empty_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    internal_empty_n_i_2__3
       (.I0(shiftReg_ce),
        .I1(Reduce_my_U0_src_cols_V_read),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(img_2_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__6
       (.I0(shiftReg_addr),
        .I1(internal_full_n_i_2__3_n_0),
        .I2(img_2_rows_V_c_full_n),
        .I3(ap_rst_n),
        .I4(Reduce_my_U0_src_cols_V_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .O(internal_full_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(img_2_rows_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__9 
       (.I0(shiftReg_ce),
        .I1(Reduce_my_U0_src_cols_V_read),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \mOutPtr[2]_i_1__10 
       (.I0(mOutPtr_reg[2]),
        .I1(shiftReg_ce),
        .I2(Reduce_my_U0_src_cols_V_read),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA6AAAAAA96AAA)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(Reduce_my_U0_src_cols_V_read),
        .I5(shiftReg_ce),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d6_A_shiftReg
   (\rows_V_reg_240_reg[31] ,
    out,
    Q,
    shiftReg_ce,
    \int_rows_reg[31] ,
    ap_clk);
  output [0:0]\rows_V_reg_240_reg[31] ;
  output [31:0]out;
  input [3:0]Q;
  input shiftReg_ce;
  input [31:0]\int_rows_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]\int_rows_reg[31] ;
  wire [31:0]out;
  wire [0:0]\rows_V_reg_240_reg[31] ;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\rows_V_reg_240_reg[31] ));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\rows_V_reg_240_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d6_A_shiftReg_17
   (\cols_V_reg_245_reg[31] ,
    out,
    Q,
    shiftReg_ce,
    \int_cols_reg[31] ,
    ap_clk);
  output [0:0]\cols_V_reg_245_reg[31] ;
  output [31:0]out;
  input [3:0]Q;
  input shiftReg_ce;
  input [31:0]\int_cols_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [0:0]\cols_V_reg_245_reg[31] ;
  wire [31:0]\int_cols_reg[31] ;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\cols_V_reg_245_reg[31] ));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\cols_V_reg_245_reg[31] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d7_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d7_A
   (Vdist_cols_V_c_full_n,
    Vdist_cols_V_c_empty_n,
    start_once_reg_reg,
    SR,
    DI,
    out,
    S,
    \length_reg_385_reg[0] ,
    \length_reg_385_reg[0]_0 ,
    \length_reg_385_reg[0]_1 ,
    ap_clk,
    ap_rst_n,
    internal_empty_n4_out,
    shiftReg_ce,
    find_boundary_U0_threshold_v_read,
    internal_empty_n_reg_0,
    img_1_rows_V_c_full_n,
    img_2_rows_V_c_full_n,
    img_0_cols_V_c_full_n,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    CO,
    find_boundary_U0_ap_start,
    ap_done_reg,
    Q,
    threshold_v_c_empty_n,
    \int_cols_reg[31] ,
    ap_rst_n_inv,
    E);
  output Vdist_cols_V_c_full_n;
  output Vdist_cols_V_c_empty_n;
  output start_once_reg_reg;
  output [0:0]SR;
  output [0:0]DI;
  output [31:0]out;
  output [3:0]S;
  output [3:0]\length_reg_385_reg[0] ;
  output [3:0]\length_reg_385_reg[0]_0 ;
  output [3:0]\length_reg_385_reg[0]_1 ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n4_out;
  input shiftReg_ce;
  input find_boundary_U0_threshold_v_read;
  input internal_empty_n_reg_0;
  input img_1_rows_V_c_full_n;
  input img_2_rows_V_c_full_n;
  input img_0_cols_V_c_full_n;
  input internal_full_n_reg_0;
  input internal_full_n_reg_1;
  input [0:0]CO;
  input find_boundary_U0_ap_start;
  input ap_done_reg;
  input [0:0]Q;
  input threshold_v_c_empty_n;
  input [31:0]\int_cols_reg[31] ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire Vdist_cols_V_c_empty_n;
  wire Vdist_cols_V_c_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire find_boundary_U0_ap_start;
  wire find_boundary_U0_threshold_v_read;
  wire img_0_cols_V_c_full_n;
  wire img_1_rows_V_c_full_n;
  wire img_2_rows_V_c_full_n;
  wire [31:0]\int_cols_reg[31] ;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_empty_n_i_2__0_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [3:0]\length_reg_385_reg[0] ;
  wire [3:0]\length_reg_385_reg[0]_0 ;
  wire [3:0]\length_reg_385_reg[0]_1 ;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__17_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire start_once_reg_reg;
  wire threshold_v_c_empty_n;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d7_A_shiftReg_24 U_fifo_w32_d7_A_ram
       (.CO(CO),
        .DI(DI),
        .Q(Q),
        .S(S),
        .SR(SR),
        .Vdist_cols_V_c_empty_n(Vdist_cols_V_c_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .find_boundary_U0_ap_start(find_boundary_U0_ap_start),
        .\int_cols_reg[31] (\int_cols_reg[31] ),
        .\length_reg_385_reg[0] (\length_reg_385_reg[0] ),
        .\length_reg_385_reg[0]_0 (\length_reg_385_reg[0]_0 ),
        .\length_reg_385_reg[0]_1 (\length_reg_385_reg[0]_1 ),
        .\length_reg_385_reg[30] (shiftReg_addr),
        .\mOutPtr_reg[3] (mOutPtr_reg),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .threshold_v_c_empty_n(threshold_v_c_empty_n));
  LUT6 #(
    .INIT(64'hFE00FE00FE000000)) 
    internal_empty_n_i_1__0
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(internal_empty_n_i_2__0_n_0),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(Vdist_cols_V_c_empty_n),
        .O(internal_empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    internal_empty_n_i_2__0
       (.I0(find_boundary_U0_threshold_v_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .O(internal_empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(Vdist_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FF0000)) 
    internal_full_n_i_1__1
       (.I0(internal_empty_n4_out),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(shiftReg_addr),
        .I4(Vdist_cols_V_c_full_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(Vdist_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h659A)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr_reg[0]),
        .I1(shiftReg_ce),
        .I2(find_boundary_U0_threshold_v_read),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h2FFDD002)) 
    \mOutPtr[2]_i_1 
       (.I0(find_boundary_U0_threshold_v_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F778088FEFF0100)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(shiftReg_ce),
        .I3(find_boundary_U0_threshold_v_read),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__17_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    start_once_reg_i_2
       (.I0(Vdist_cols_V_c_full_n),
        .I1(img_1_rows_V_c_full_n),
        .I2(img_2_rows_V_c_full_n),
        .I3(img_0_cols_V_c_full_n),
        .I4(internal_full_n_reg_0),
        .I5(internal_full_n_reg_1),
        .O(start_once_reg_reg));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d7_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d7_A_12
   (threshold_v_c_empty_n,
    \SRL_SIG_reg[0][31] ,
    out,
    ap_clk,
    internal_empty_n4_out,
    internal_empty_n_reg_0,
    ap_rst_n,
    shiftReg_ce,
    find_boundary_U0_threshold_v_read,
    img_original_0_rows_s_full_n,
    img_1_cols_V_c_full_n,
    img_original_1_cols_s_full_n,
    in,
    ap_rst_n_inv,
    E);
  output threshold_v_c_empty_n;
  output \SRL_SIG_reg[0][31] ;
  output [15:0]out;
  input ap_clk;
  input internal_empty_n4_out;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input shiftReg_ce;
  input find_boundary_U0_threshold_v_read;
  input img_original_0_rows_s_full_n;
  input img_1_cols_V_c_full_n;
  input img_original_1_cols_s_full_n;
  input [15:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire \SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire find_boundary_U0_threshold_v_read;
  wire img_1_cols_V_c_full_n;
  wire img_original_0_rows_s_full_n;
  wire img_original_1_cols_s_full_n;
  wire [15:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_empty_n_i_2__1_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__0_n_0;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__18_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire threshold_v_c_empty_n;
  wire threshold_v_c_full_n;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG[0][31]_i_4 
       (.I0(threshold_v_c_full_n),
        .I1(img_original_0_rows_s_full_n),
        .I2(img_1_cols_V_c_full_n),
        .I3(img_original_1_cols_s_full_n),
        .O(\SRL_SIG_reg[0][31] ));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d7_A_shiftReg U_fifo_w32_d7_A_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .\p_threshold_reg_379_reg[15] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFE00FE00FE000000)) 
    internal_empty_n_i_1__1
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(internal_empty_n_i_2__1_n_0),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(threshold_v_c_empty_n),
        .O(internal_empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    internal_empty_n_i_2__1
       (.I0(find_boundary_U0_threshold_v_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .O(internal_empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(threshold_v_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FF0000)) 
    internal_full_n_i_1__0
       (.I0(internal_empty_n4_out),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(shiftReg_addr),
        .I4(threshold_v_c_full_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(threshold_v_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h659A)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .I1(shiftReg_ce),
        .I2(find_boundary_U0_threshold_v_read),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h2FFDD002)) 
    \mOutPtr[2]_i_1__0 
       (.I0(find_boundary_U0_threshold_v_read),
        .I1(shiftReg_ce),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F778088FEFF0100)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(shiftReg_ce),
        .I3(find_boundary_U0_threshold_v_read),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__18_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d7_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d7_A_shiftReg
   (\p_threshold_reg_379_reg[15] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\p_threshold_reg_379_reg[15] ;
  output [15:0]out;
  input [3:0]Q;
  input shiftReg_ce;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]in;
  wire [15:0]out;
  wire [0:0]\p_threshold_reg_379_reg[15] ;
  wire [2:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(\p_threshold_reg_379_reg[15] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_v_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(\p_threshold_reg_379_reg[15] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d7_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d7_A_shiftReg_24
   (SR,
    DI,
    out,
    S,
    \length_reg_385_reg[0] ,
    \length_reg_385_reg[0]_0 ,
    \length_reg_385_reg[0]_1 ,
    \length_reg_385_reg[30] ,
    CO,
    find_boundary_U0_ap_start,
    ap_done_reg,
    Q,
    threshold_v_c_empty_n,
    Vdist_cols_V_c_empty_n,
    \mOutPtr_reg[3] ,
    shiftReg_ce,
    \int_cols_reg[31] ,
    ap_clk);
  output [0:0]SR;
  output [0:0]DI;
  output [31:0]out;
  output [3:0]S;
  output [3:0]\length_reg_385_reg[0] ;
  output [3:0]\length_reg_385_reg[0]_0 ;
  output [3:0]\length_reg_385_reg[0]_1 ;
  output [0:0]\length_reg_385_reg[30] ;
  input [0:0]CO;
  input find_boundary_U0_ap_start;
  input ap_done_reg;
  input [0:0]Q;
  input threshold_v_c_empty_n;
  input Vdist_cols_V_c_empty_n;
  input [3:0]\mOutPtr_reg[3] ;
  input shiftReg_ce;
  input [31:0]\int_cols_reg[31] ;
  input ap_clk;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire Vdist_cols_V_c_empty_n;
  wire ap_clk;
  wire ap_done_reg;
  wire find_boundary_U0_ap_start;
  wire [31:0]\int_cols_reg[31] ;
  wire [3:0]\length_reg_385_reg[0] ;
  wire [3:0]\length_reg_385_reg[0]_0 ;
  wire [3:0]\length_reg_385_reg[0]_1 ;
  wire [0:0]\length_reg_385_reg[30] ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [31:0]out;
  wire [2:1]shiftReg_addr;
  wire shiftReg_ce;
  wire threshold_v_c_empty_n;

  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_1 
       (.I0(\mOutPtr_reg[3] [0]),
        .I1(\mOutPtr_reg[3] [3]),
        .O(\length_reg_385_reg[30] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2 
       (.I0(\mOutPtr_reg[3] [1]),
        .I1(\mOutPtr_reg[3] [3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3 
       (.I0(\mOutPtr_reg[3] [2]),
        .I1(\mOutPtr_reg[3] [3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][16]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][16]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][17]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][17]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][18]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][18]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][19]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][19]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][20]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][20]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][21]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][21]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][22]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][22]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][23]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][23]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][24]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][24]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][25]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][25]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][26]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][26]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][27]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][27]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][28]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][28]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][29]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][29]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][30]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][30]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][31]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][31]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(\length_reg_385_reg[30] ),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [9]),
        .Q(out[9]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \length_reg_385[30]_i_1 
       (.I0(CO),
        .I1(find_boundary_U0_ap_start),
        .I2(ap_done_reg),
        .I3(Q),
        .I4(threshold_v_c_empty_n),
        .I5(Vdist_cols_V_c_empty_n),
        .O(SR));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry__0_i_1
       (.I0(out[15]),
        .I1(out[14]),
        .O(\length_reg_385_reg[0] [3]));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry__0_i_2
       (.I0(out[13]),
        .I1(out[12]),
        .O(\length_reg_385_reg[0] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry__0_i_3
       (.I0(out[11]),
        .I1(out[10]),
        .O(\length_reg_385_reg[0] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry__0_i_4
       (.I0(out[9]),
        .I1(out[8]),
        .O(\length_reg_385_reg[0] [0]));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry__1_i_1
       (.I0(out[23]),
        .I1(out[22]),
        .O(\length_reg_385_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry__1_i_2
       (.I0(out[21]),
        .I1(out[20]),
        .O(\length_reg_385_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry__1_i_3
       (.I0(out[19]),
        .I1(out[18]),
        .O(\length_reg_385_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry__1_i_4
       (.I0(out[17]),
        .I1(out[16]),
        .O(\length_reg_385_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry__2_i_1
       (.I0(out[31]),
        .I1(out[30]),
        .O(\length_reg_385_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry__2_i_2
       (.I0(out[29]),
        .I1(out[28]),
        .O(\length_reg_385_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry__2_i_3
       (.I0(out[27]),
        .I1(out[26]),
        .O(\length_reg_385_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry__2_i_4
       (.I0(out[25]),
        .I1(out[24]),
        .O(\length_reg_385_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry_i_1
       (.I0(out[0]),
        .I1(out[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry_i_2
       (.I0(out[7]),
        .I1(out[6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry_i_3
       (.I0(out[5]),
        .I1(out[4]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_i_fu_195_p2_carry_i_4
       (.I0(out[3]),
        .I1(out[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_i_i_fu_195_p2_carry_i_5
       (.I0(out[0]),
        .I1(out[1]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A
   (\tmp_5_reg_209_reg[7]_inv ,
    img_0_data_stream_0_full_n,
    img_0_data_stream_0_empty_n,
    \tmp_5_reg_209_reg[7]_inv_0 ,
    ap_rst_n_inv,
    ap_clk,
    internal_empty_n_reg_0,
    shiftReg_ce,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n,
    D);
  output \tmp_5_reg_209_reg[7]_inv ;
  output img_0_data_stream_0_full_n;
  output img_0_data_stream_0_empty_n;
  output [7:0]\tmp_5_reg_209_reg[7]_inv_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input internal_empty_n_reg_0;
  input shiftReg_ce;
  input \ap_CS_fsm_reg[2] ;
  input ap_rst_n;
  input [7:0]D;

  wire [7:0]D;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_0_full_n;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__19_n_0;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire \tmp_5_reg_209_reg[7]_inv ;
  wire [7:0]\tmp_5_reg_209_reg[7]_inv_0 ;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_shiftReg_21 U_fifo_w8_d2_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\tmp_5_reg_209_reg[7]_inv ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_5_reg_209_reg[7]_inv (\tmp_5_reg_209_reg[7]_inv_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__19
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\tmp_5_reg_209_reg[7]_inv ),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(shiftReg_ce),
        .I5(img_0_data_stream_0_empty_n),
        .O(internal_empty_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(img_0_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__19
       (.I0(ap_rst_n),
        .I1(img_0_data_stream_0_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\tmp_5_reg_209_reg[7]_inv ),
        .I4(shiftReg_ce),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(internal_full_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(img_0_data_stream_0_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\tmp_5_reg_209_reg[7]_inv ),
        .I1(shiftReg_ce),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(\tmp_5_reg_209_reg[7]_inv ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_10
   (\AXI_video_strm_V_data_V_1_payload_A_reg[7] ,
    img_original_1_data_s_full_n,
    img_original_1_data_s_empty_n,
    \tmp_i_36_reg_209_reg[0] ,
    \tmp_i_36_reg_209_reg[0]_0 ,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    shiftReg_ce,
    img_1_data_stream_0_dout,
    AXI_video_strm_V_data_V_1_sel_wr036_out,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_1 );
  output \AXI_video_strm_V_data_V_1_payload_A_reg[7] ;
  output img_original_1_data_s_full_n;
  output img_original_1_data_s_empty_n;
  output \tmp_i_36_reg_209_reg[0] ;
  output \tmp_i_36_reg_209_reg[0]_0 ;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input shiftReg_ce;
  input [7:0]img_1_data_stream_0_dout;
  input AXI_video_strm_V_data_V_1_sel_wr036_out;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_1 ;

  wire \AXI_video_strm_V_data_V_1_payload_A_reg[7] ;
  wire AXI_video_strm_V_data_V_1_sel_wr036_out;
  wire [7:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]img_1_data_stream_0_dout;
  wire img_original_1_data_s_empty_n;
  wire img_original_1_data_s_full_n;
  wire internal_empty_n_i_1__22_n_0;
  wire internal_full_n_i_1__22_n_0;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire \tmp_i_36_reg_209_reg[0] ;
  wire \tmp_i_36_reg_209_reg[0]_0 ;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .img_1_data_stream_0_dout(img_1_data_stream_0_dout),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_0 (\AXI_video_strm_V_data_V_1_payload_A_reg[7] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg_n_0_[1] ),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_i_36_reg_209_reg[0] (\tmp_i_36_reg_209_reg[0] ),
        .\tmp_i_36_reg_209_reg[0]_0 (\tmp_i_36_reg_209_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__22
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_data_V_1_payload_A_reg[7] ),
        .I2(ap_rst_n),
        .I3(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I4(shiftReg_ce),
        .I5(img_original_1_data_s_empty_n),
        .O(internal_empty_n_i_1__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_0),
        .Q(img_original_1_data_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__22
       (.I0(ap_rst_n),
        .I1(img_original_1_data_s_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[7] ),
        .I4(shiftReg_ce),
        .I5(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .O(internal_full_n_i_1__22_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_0),
        .Q(img_original_1_data_s_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\AXI_video_strm_V_data_V_1_payload_A_reg[7] ),
        .I1(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_0 ),
        .Q(\AXI_video_strm_V_data_V_1_payload_A_reg[7] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_3
   (\SRL_SIG_reg[0][7] ,
    img_1_data_stream_0_full_n,
    img_1_data_stream_0_empty_n,
    img_1_data_stream_0_dout,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    D);
  output \SRL_SIG_reg[0][7] ;
  output img_1_data_stream_0_full_n;
  output img_1_data_stream_0_empty_n;
  output [7:0]img_1_data_stream_0_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input [7:0]D;

  wire [7:0]D;
  wire \SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]img_1_data_stream_0_dout;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_full_n_i_1__20_n_0;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_shiftReg_18 U_fifo_w8_d2_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .img_1_data_stream_0_dout(img_1_data_stream_0_dout),
        .\mOutPtr_reg[0] (\SRL_SIG_reg[0][7] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__20
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\SRL_SIG_reg[0][7] ),
        .I2(ap_rst_n),
        .I3(shiftReg_ce_0),
        .I4(shiftReg_ce),
        .I5(img_1_data_stream_0_empty_n),
        .O(internal_empty_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(img_1_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__20
       (.I0(ap_rst_n),
        .I1(img_1_data_stream_0_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\SRL_SIG_reg[0][7] ),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(img_1_data_stream_0_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\SRL_SIG_reg[0][7] ),
        .I1(shiftReg_ce),
        .I2(shiftReg_ce_0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_0 ),
        .Q(\SRL_SIG_reg[0][7] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_5
   (\mOutPtr_reg[1]_0 ,
    img_2_data_stream_0_full_n,
    img_2_data_stream_0_empty_n,
    \SRL_SIG_reg[0]_0 ,
    \SRL_SIG_reg[1]_1 ,
    S,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1_reg,
    \tmp_i_36_reg_209_reg[0] ,
    \SRL_SIG_reg[0][0] ,
    shiftReg_ce,
    dst_buffer_addr_reg_282_pp0_iter1_reg0,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_rst_n,
    internal_empty_n_reg_0,
    \tmp_i_40_reg_264_reg[0] ,
    DOBDO);
  output \mOutPtr_reg[1]_0 ;
  output img_2_data_stream_0_full_n;
  output img_2_data_stream_0_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]\SRL_SIG_reg[1]_1 ;
  output [0:0]S;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1_reg;
  input \tmp_i_36_reg_209_reg[0] ;
  input \SRL_SIG_reg[0][0] ;
  input shiftReg_ce;
  input dst_buffer_addr_reg_282_pp0_iter1_reg0;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \tmp_i_40_reg_264_reg[0] ;
  input [0:0]DOBDO;

  wire [0:0]DOBDO;
  wire [0:0]S;
  wire \SRL_SIG_reg[0][0] ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dst_buffer_addr_reg_282_pp0_iter1_reg0;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire internal_empty_n_i_1__23_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__23_n_0;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire \tmp_i_36_reg_209_reg[0] ;
  wire \tmp_i_40_reg_264_reg[0] ;

  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_shiftReg_16 U_fifo_w8_d2_A_ram
       (.DOBDO(DOBDO),
        .S(S),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1]_1 (\SRL_SIG_reg[1]_1 ),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_i_36_reg_209_reg[0] (\tmp_i_36_reg_209_reg[0] ),
        .\tmp_i_40_reg_264_reg[0] (\tmp_i_40_reg_264_reg[0] ));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__23
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(internal_empty_n_reg_0),
        .I4(shiftReg_ce),
        .I5(img_2_data_stream_0_empty_n),
        .O(internal_empty_n_i_1__23_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_0),
        .Q(img_2_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__23
       (.I0(ap_rst_n),
        .I1(img_2_data_stream_0_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(shiftReg_ce),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__23_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_0),
        .Q(img_2_data_stream_0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(shiftReg_ce),
        .I2(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_reg),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_7
   (\mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    img_original_0_data_s_full_n,
    img_original_0_data_s_empty_n,
    ap_rst_n_inv,
    ap_clk,
    internal_empty_n_reg_0,
    shiftReg_ce,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n);
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[1]_1 ;
  output img_original_0_data_s_full_n;
  output img_original_0_data_s_empty_n;
  input ap_rst_n_inv;
  input ap_clk;
  input internal_empty_n_reg_0;
  input shiftReg_ce;
  input \ap_CS_fsm_reg[2] ;
  input ap_rst_n;

  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_original_0_data_s_empty_n;
  wire img_original_0_data_s_full_n;
  wire internal_empty_n_i_1__21_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__21_n_0;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__21
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(shiftReg_ce),
        .I5(img_original_0_data_s_empty_n),
        .O(internal_empty_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_0),
        .Q(img_original_0_data_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__21
       (.I0(ap_rst_n),
        .I1(img_original_0_data_s_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(shiftReg_ce),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(internal_full_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_0),
        .Q(img_original_0_data_s_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(shiftReg_ce),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(\mOutPtr_reg[1]_1 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_shiftReg
   (\tmp_i_36_reg_209_reg[0] ,
    \tmp_i_36_reg_209_reg[0]_0 ,
    D,
    shiftReg_ce,
    img_1_data_stream_0_dout,
    ap_clk,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 );
  output \tmp_i_36_reg_209_reg[0] ;
  output \tmp_i_36_reg_209_reg[0]_0 ;
  output [7:0]D;
  input shiftReg_ce;
  input [7:0]img_1_data_stream_0_dout;
  input ap_clk;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]img_1_data_stream_0_dout;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire shiftReg_ce;
  wire \tmp_i_36_reg_209[0]_i_4_n_0 ;
  wire \tmp_i_36_reg_209[0]_i_5_n_0 ;
  wire \tmp_i_36_reg_209_reg[0] ;
  wire \tmp_i_36_reg_209_reg[0]_0 ;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_1_data_stream_0_dout[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_1_data_stream_0_dout[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_1_data_stream_0_dout[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_1_data_stream_0_dout[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_1_data_stream_0_dout[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_1_data_stream_0_dout[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_1_data_stream_0_dout[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_1_data_stream_0_dout[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_i_36_reg_209[0]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\tmp_i_36_reg_209[0]_i_4_n_0 ),
        .O(\tmp_i_36_reg_209_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_i_36_reg_209[0]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(\tmp_i_36_reg_209[0]_i_5_n_0 ),
        .O(\tmp_i_36_reg_209_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \tmp_i_36_reg_209[0]_i_4 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[0]_0 [5]),
        .O(\tmp_i_36_reg_209[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \tmp_i_36_reg_209[0]_i_5 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\tmp_i_36_reg_209[0]_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_shiftReg_16
   (\SRL_SIG_reg[0]_0 ,
    \SRL_SIG_reg[1]_1 ,
    S,
    \tmp_i_36_reg_209_reg[0] ,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 ,
    \tmp_i_40_reg_264_reg[0] ,
    DOBDO,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] );
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]\SRL_SIG_reg[1]_1 ;
  output [0:0]S;
  input \tmp_i_36_reg_209_reg[0] ;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;
  input \tmp_i_40_reg_264_reg[0] ;
  input [0:0]DOBDO;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;

  wire [0:0]DOBDO;
  wire [0:0]S;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \tmp_i_36_reg_209_reg[0] ;
  wire \tmp_i_40_reg_264_reg[0] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_i_36_reg_209_reg[0] ),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_0 ),
        .Q(\SRL_SIG_reg[1]_1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBBB4BB4444B444)) 
    \tmp_4_reg_288[3]_i_9 
       (.I0(\tmp_i_40_reg_264_reg[0] ),
        .I1(DOBDO),
        .I2(\SRL_SIG_reg[1]_1 ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\mOutPtr_reg[1] ),
        .I5(\SRL_SIG_reg[0]_0 ),
        .O(S));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_shiftReg_18
   (img_1_data_stream_0_dout,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    shiftReg_ce,
    D,
    ap_clk);
  output [7:0]img_1_data_stream_0_dout;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]img_1_data_stream_0_dout;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(img_1_data_stream_0_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(img_1_data_stream_0_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(img_1_data_stream_0_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(img_1_data_stream_0_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(img_1_data_stream_0_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(img_1_data_stream_0_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(img_1_data_stream_0_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(img_1_data_stream_0_dout[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_shiftReg_21
   (\tmp_5_reg_209_reg[7]_inv ,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    shiftReg_ce,
    D,
    ap_clk);
  output [7:0]\tmp_5_reg_209_reg[7]_inv ;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire [7:0]\tmp_5_reg_209_reg[7]_inv ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4575)) 
    \tmp_5_reg_209[0]_inv_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\tmp_5_reg_209_reg[7]_inv [0]));
  LUT4 #(
    .INIT(16'h4575)) 
    \tmp_5_reg_209[1]_inv_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\tmp_5_reg_209_reg[7]_inv [1]));
  LUT4 #(
    .INIT(16'h4575)) 
    \tmp_5_reg_209[2]_inv_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\tmp_5_reg_209_reg[7]_inv [2]));
  LUT4 #(
    .INIT(16'h4575)) 
    \tmp_5_reg_209[3]_inv_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\tmp_5_reg_209_reg[7]_inv [3]));
  LUT4 #(
    .INIT(16'h4575)) 
    \tmp_5_reg_209[4]_inv_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\tmp_5_reg_209_reg[7]_inv [4]));
  LUT4 #(
    .INIT(16'h4575)) 
    \tmp_5_reg_209[5]_inv_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\tmp_5_reg_209_reg[7]_inv [5]));
  LUT4 #(
    .INIT(16'h4575)) 
    \tmp_5_reg_209[6]_inv_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\tmp_5_reg_209_reg[7]_inv [6]));
  LUT4 #(
    .INIT(16'h4575)) 
    \tmp_5_reg_209[7]_inv_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\tmp_5_reg_209_reg[7]_inv [7]));
endmodule

(* ORIG_REF_NAME = "find_boundary" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_find_boundary
   (CO,
    ap_done_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    find_boundary_U0_threshold_v_read,
    Q,
    internal_full_n_reg,
    internal_empty_n4_out,
    E,
    \bound_max_d0[15] ,
    bound_min_we0,
    bound_min_address0,
    bound_max_we0,
    bound_max_ce0,
    \inBlock_i_i_fu_118_reg[0]_0 ,
    ap_clk,
    DI,
    S,
    \int_cols_reg[15] ,
    \int_cols_reg[23] ,
    out,
    \int_cols_reg[31] ,
    \p_threshold_reg_379_reg[7]_0 ,
    \SRL_SIG_reg[0][6] ,
    \p_threshold_reg_379_reg[15]_0 ,
    \SRL_SIG_reg[0][14] ,
    ap_rst_n,
    Vdist_data_stream_0_empty_n,
    ap_sync_done,
    shiftReg_ce,
    find_boundary_U0_ap_start,
    threshold_v_c_empty_n,
    Vdist_cols_V_c_empty_n,
    SR,
    ap_rst_n_inv,
    \int_threshold_v_reg[15] );
  output [0:0]CO;
  output ap_done_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  output find_boundary_U0_threshold_v_read;
  output [2:0]Q;
  output internal_full_n_reg;
  output internal_empty_n4_out;
  output [0:0]E;
  output [15:0]\bound_max_d0[15] ;
  output bound_min_we0;
  output [2:0]bound_min_address0;
  output bound_max_we0;
  output bound_max_ce0;
  output [15:0]\inBlock_i_i_fu_118_reg[0]_0 ;
  input ap_clk;
  input [0:0]DI;
  input [3:0]S;
  input [3:0]\int_cols_reg[15] ;
  input [3:0]\int_cols_reg[23] ;
  input [31:0]out;
  input [3:0]\int_cols_reg[31] ;
  input [3:0]\p_threshold_reg_379_reg[7]_0 ;
  input [3:0]\SRL_SIG_reg[0][6] ;
  input [3:0]\p_threshold_reg_379_reg[15]_0 ;
  input [3:0]\SRL_SIG_reg[0][14] ;
  input ap_rst_n;
  input Vdist_data_stream_0_empty_n;
  input ap_sync_done;
  input shiftReg_ce;
  input find_boundary_U0_ap_start;
  input threshold_v_c_empty_n;
  input Vdist_cols_V_c_empty_n;
  input [0:0]SR;
  input ap_rst_n_inv;
  input [15:0]\int_threshold_v_reg[15] ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [3:0]\SRL_SIG_reg[0][14] ;
  wire [3:0]\SRL_SIG_reg[0][6] ;
  wire Vdist_cols_V_c_empty_n;
  wire Vdist_data_stream_0_empty_n;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [30:30]ap_phi_mux_i_i_i_phi_fu_170_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_done;
  wire \bound_max_address0[1]_INST_0_i_1_n_0 ;
  wire \bound_max_address0[2]_INST_0_i_1_n_0 ;
  wire \bound_max_address0[2]_INST_0_i_2_n_0 ;
  wire \bound_max_address0[2]_INST_0_i_3_n_0 ;
  wire \bound_max_address0[2]_INST_0_i_4_n_0 ;
  wire \bound_max_address0[2]_INST_0_i_5_n_0 ;
  wire \bound_max_address0[2]_INST_0_i_6_n_0 ;
  wire \bound_max_address0[2]_INST_0_i_7_n_0 ;
  wire \bound_max_address0[2]_INST_0_i_8_n_0 ;
  wire bound_max_ce0;
  wire [15:0]\bound_max_d0[15] ;
  wire bound_max_we0;
  wire [2:0]bound_min_address0;
  wire bound_min_we0;
  wire [3:0]character_num_1_fu_114;
  wire \character_num_1_fu_114[0]_i_1_n_0 ;
  wire \character_num_1_fu_114[1]_i_1_n_0 ;
  wire \character_num_1_fu_114[2]_i_1_n_0 ;
  wire \character_num_1_fu_114[2]_i_2_n_0 ;
  wire \character_num_1_fu_114[2]_i_3_n_0 ;
  wire \character_num_1_fu_114[2]_i_4_n_0 ;
  wire \character_num_1_fu_114[2]_i_5_n_0 ;
  wire \character_num_1_fu_114[3]_i_1_n_0 ;
  wire \character_num_1_fu_114[3]_i_2_n_0 ;
  wire \character_num_1_fu_114[3]_i_3_n_0 ;
  wire \character_num_1_fu_114[3]_i_4_n_0 ;
  wire exitcond_fu_214_p2_carry__0_i_10_n_0;
  wire exitcond_fu_214_p2_carry__0_i_11_n_0;
  wire exitcond_fu_214_p2_carry__0_i_12_n_0;
  wire exitcond_fu_214_p2_carry__0_i_13_n_0;
  wire exitcond_fu_214_p2_carry__0_i_14_n_0;
  wire exitcond_fu_214_p2_carry__0_i_15_n_0;
  wire exitcond_fu_214_p2_carry__0_i_16_n_0;
  wire exitcond_fu_214_p2_carry__0_i_1_n_0;
  wire exitcond_fu_214_p2_carry__0_i_2_n_0;
  wire exitcond_fu_214_p2_carry__0_i_3_n_0;
  wire exitcond_fu_214_p2_carry__0_i_4_n_0;
  wire exitcond_fu_214_p2_carry__0_i_5_n_0;
  wire exitcond_fu_214_p2_carry__0_i_6_n_0;
  wire exitcond_fu_214_p2_carry__0_i_7_n_0;
  wire exitcond_fu_214_p2_carry__0_i_8_n_0;
  wire exitcond_fu_214_p2_carry__0_i_9_n_0;
  wire exitcond_fu_214_p2_carry__0_n_0;
  wire exitcond_fu_214_p2_carry__0_n_1;
  wire exitcond_fu_214_p2_carry__0_n_2;
  wire exitcond_fu_214_p2_carry__0_n_3;
  wire exitcond_fu_214_p2_carry__1_i_1_n_0;
  wire exitcond_fu_214_p2_carry__1_i_2_n_0;
  wire exitcond_fu_214_p2_carry__1_i_3_n_0;
  wire exitcond_fu_214_p2_carry__1_i_4_n_0;
  wire exitcond_fu_214_p2_carry__1_i_5_n_0;
  wire exitcond_fu_214_p2_carry__1_i_6_n_0;
  wire exitcond_fu_214_p2_carry__1_i_7_n_0;
  wire exitcond_fu_214_p2_carry__1_i_8_n_0;
  wire exitcond_fu_214_p2_carry__1_i_9_n_0;
  wire exitcond_fu_214_p2_carry__1_n_2;
  wire exitcond_fu_214_p2_carry__1_n_3;
  wire exitcond_fu_214_p2_carry_i_10_n_0;
  wire exitcond_fu_214_p2_carry_i_11_n_0;
  wire exitcond_fu_214_p2_carry_i_12_n_0;
  wire exitcond_fu_214_p2_carry_i_13_n_0;
  wire exitcond_fu_214_p2_carry_i_14_n_0;
  wire exitcond_fu_214_p2_carry_i_15_n_0;
  wire exitcond_fu_214_p2_carry_i_16_n_0;
  wire exitcond_fu_214_p2_carry_i_1_n_0;
  wire exitcond_fu_214_p2_carry_i_2_n_0;
  wire exitcond_fu_214_p2_carry_i_3_n_0;
  wire exitcond_fu_214_p2_carry_i_4_n_0;
  wire exitcond_fu_214_p2_carry_i_5_n_0;
  wire exitcond_fu_214_p2_carry_i_6_n_0;
  wire exitcond_fu_214_p2_carry_i_7_n_0;
  wire exitcond_fu_214_p2_carry_i_8_n_0;
  wire exitcond_fu_214_p2_carry_i_9_n_0;
  wire exitcond_fu_214_p2_carry_n_0;
  wire exitcond_fu_214_p2_carry_n_1;
  wire exitcond_fu_214_p2_carry_n_2;
  wire exitcond_fu_214_p2_carry_n_3;
  wire exitcond_reg_390;
  wire \exitcond_reg_390[0]_i_1_n_0 ;
  wire find_boundary_U0_ap_start;
  wire find_boundary_U0_threshold_v_read;
  wire i_i_i_reg_166;
  wire i_i_i_reg_1660;
  wire \i_i_i_reg_166_reg_n_0_[16] ;
  wire \i_i_i_reg_166_reg_n_0_[17] ;
  wire \i_i_i_reg_166_reg_n_0_[18] ;
  wire \i_i_i_reg_166_reg_n_0_[19] ;
  wire \i_i_i_reg_166_reg_n_0_[20] ;
  wire \i_i_i_reg_166_reg_n_0_[21] ;
  wire \i_i_i_reg_166_reg_n_0_[22] ;
  wire \i_i_i_reg_166_reg_n_0_[23] ;
  wire \i_i_i_reg_166_reg_n_0_[24] ;
  wire \i_i_i_reg_166_reg_n_0_[25] ;
  wire \i_i_i_reg_166_reg_n_0_[26] ;
  wire \i_i_i_reg_166_reg_n_0_[27] ;
  wire \i_i_i_reg_166_reg_n_0_[28] ;
  wire \i_i_i_reg_166_reg_n_0_[29] ;
  wire \i_i_i_reg_166_reg_n_0_[30] ;
  wire i_reg_3940;
  wire \i_reg_394[0]_i_3_n_0 ;
  wire \i_reg_394[0]_i_4_n_0 ;
  wire \i_reg_394[0]_i_5_n_0 ;
  wire \i_reg_394[0]_i_6_n_0 ;
  wire \i_reg_394[12]_i_2_n_0 ;
  wire \i_reg_394[12]_i_3_n_0 ;
  wire \i_reg_394[12]_i_4_n_0 ;
  wire \i_reg_394[12]_i_5_n_0 ;
  wire \i_reg_394[16]_i_2_n_0 ;
  wire \i_reg_394[16]_i_3_n_0 ;
  wire \i_reg_394[16]_i_4_n_0 ;
  wire \i_reg_394[16]_i_5_n_0 ;
  wire \i_reg_394[20]_i_2_n_0 ;
  wire \i_reg_394[20]_i_3_n_0 ;
  wire \i_reg_394[20]_i_4_n_0 ;
  wire \i_reg_394[20]_i_5_n_0 ;
  wire \i_reg_394[24]_i_2_n_0 ;
  wire \i_reg_394[24]_i_3_n_0 ;
  wire \i_reg_394[24]_i_4_n_0 ;
  wire \i_reg_394[24]_i_5_n_0 ;
  wire \i_reg_394[28]_i_3_n_0 ;
  wire \i_reg_394[28]_i_4_n_0 ;
  wire \i_reg_394[4]_i_2_n_0 ;
  wire \i_reg_394[4]_i_3_n_0 ;
  wire \i_reg_394[4]_i_4_n_0 ;
  wire \i_reg_394[4]_i_5_n_0 ;
  wire \i_reg_394[8]_i_2_n_0 ;
  wire \i_reg_394[8]_i_3_n_0 ;
  wire \i_reg_394[8]_i_4_n_0 ;
  wire \i_reg_394[8]_i_5_n_0 ;
  wire [30:0]i_reg_394_reg;
  wire \i_reg_394_reg[0]_i_2_n_0 ;
  wire \i_reg_394_reg[0]_i_2_n_1 ;
  wire \i_reg_394_reg[0]_i_2_n_2 ;
  wire \i_reg_394_reg[0]_i_2_n_3 ;
  wire \i_reg_394_reg[0]_i_2_n_4 ;
  wire \i_reg_394_reg[0]_i_2_n_5 ;
  wire \i_reg_394_reg[0]_i_2_n_6 ;
  wire \i_reg_394_reg[0]_i_2_n_7 ;
  wire \i_reg_394_reg[12]_i_1_n_0 ;
  wire \i_reg_394_reg[12]_i_1_n_1 ;
  wire \i_reg_394_reg[12]_i_1_n_2 ;
  wire \i_reg_394_reg[12]_i_1_n_3 ;
  wire \i_reg_394_reg[12]_i_1_n_4 ;
  wire \i_reg_394_reg[12]_i_1_n_5 ;
  wire \i_reg_394_reg[12]_i_1_n_6 ;
  wire \i_reg_394_reg[12]_i_1_n_7 ;
  wire \i_reg_394_reg[16]_i_1_n_0 ;
  wire \i_reg_394_reg[16]_i_1_n_1 ;
  wire \i_reg_394_reg[16]_i_1_n_2 ;
  wire \i_reg_394_reg[16]_i_1_n_3 ;
  wire \i_reg_394_reg[16]_i_1_n_4 ;
  wire \i_reg_394_reg[16]_i_1_n_5 ;
  wire \i_reg_394_reg[16]_i_1_n_6 ;
  wire \i_reg_394_reg[16]_i_1_n_7 ;
  wire \i_reg_394_reg[20]_i_1_n_0 ;
  wire \i_reg_394_reg[20]_i_1_n_1 ;
  wire \i_reg_394_reg[20]_i_1_n_2 ;
  wire \i_reg_394_reg[20]_i_1_n_3 ;
  wire \i_reg_394_reg[20]_i_1_n_4 ;
  wire \i_reg_394_reg[20]_i_1_n_5 ;
  wire \i_reg_394_reg[20]_i_1_n_6 ;
  wire \i_reg_394_reg[20]_i_1_n_7 ;
  wire \i_reg_394_reg[24]_i_1_n_0 ;
  wire \i_reg_394_reg[24]_i_1_n_1 ;
  wire \i_reg_394_reg[24]_i_1_n_2 ;
  wire \i_reg_394_reg[24]_i_1_n_3 ;
  wire \i_reg_394_reg[24]_i_1_n_4 ;
  wire \i_reg_394_reg[24]_i_1_n_5 ;
  wire \i_reg_394_reg[24]_i_1_n_6 ;
  wire \i_reg_394_reg[24]_i_1_n_7 ;
  wire \i_reg_394_reg[28]_i_1_n_2 ;
  wire \i_reg_394_reg[28]_i_1_n_3 ;
  wire \i_reg_394_reg[28]_i_1_n_5 ;
  wire \i_reg_394_reg[28]_i_1_n_6 ;
  wire \i_reg_394_reg[28]_i_1_n_7 ;
  wire \i_reg_394_reg[4]_i_1_n_0 ;
  wire \i_reg_394_reg[4]_i_1_n_1 ;
  wire \i_reg_394_reg[4]_i_1_n_2 ;
  wire \i_reg_394_reg[4]_i_1_n_3 ;
  wire \i_reg_394_reg[4]_i_1_n_4 ;
  wire \i_reg_394_reg[4]_i_1_n_5 ;
  wire \i_reg_394_reg[4]_i_1_n_6 ;
  wire \i_reg_394_reg[4]_i_1_n_7 ;
  wire \i_reg_394_reg[8]_i_1_n_0 ;
  wire \i_reg_394_reg[8]_i_1_n_1 ;
  wire \i_reg_394_reg[8]_i_1_n_2 ;
  wire \i_reg_394_reg[8]_i_1_n_3 ;
  wire \i_reg_394_reg[8]_i_1_n_4 ;
  wire \i_reg_394_reg[8]_i_1_n_5 ;
  wire \i_reg_394_reg[8]_i_1_n_6 ;
  wire \i_reg_394_reg[8]_i_1_n_7 ;
  wire \inBlock_i_i_fu_118[0]_i_1_n_0 ;
  wire [15:0]\inBlock_i_i_fu_118_reg[0]_0 ;
  wire \inBlock_i_i_fu_118_reg_n_0_[0] ;
  wire [3:0]\int_cols_reg[15] ;
  wire [3:0]\int_cols_reg[23] ;
  wire [3:0]\int_cols_reg[31] ;
  wire [15:0]\int_threshold_v_reg[15] ;
  wire internal_empty_n4_out;
  wire internal_full_n_reg;
  wire \length_reg_385_reg_n_0_[0] ;
  wire \length_reg_385_reg_n_0_[10] ;
  wire \length_reg_385_reg_n_0_[11] ;
  wire \length_reg_385_reg_n_0_[12] ;
  wire \length_reg_385_reg_n_0_[13] ;
  wire \length_reg_385_reg_n_0_[14] ;
  wire \length_reg_385_reg_n_0_[15] ;
  wire \length_reg_385_reg_n_0_[16] ;
  wire \length_reg_385_reg_n_0_[17] ;
  wire \length_reg_385_reg_n_0_[18] ;
  wire \length_reg_385_reg_n_0_[19] ;
  wire \length_reg_385_reg_n_0_[1] ;
  wire \length_reg_385_reg_n_0_[20] ;
  wire \length_reg_385_reg_n_0_[21] ;
  wire \length_reg_385_reg_n_0_[22] ;
  wire \length_reg_385_reg_n_0_[23] ;
  wire \length_reg_385_reg_n_0_[24] ;
  wire \length_reg_385_reg_n_0_[25] ;
  wire \length_reg_385_reg_n_0_[26] ;
  wire \length_reg_385_reg_n_0_[27] ;
  wire \length_reg_385_reg_n_0_[28] ;
  wire \length_reg_385_reg_n_0_[29] ;
  wire \length_reg_385_reg_n_0_[2] ;
  wire \length_reg_385_reg_n_0_[30] ;
  wire \length_reg_385_reg_n_0_[3] ;
  wire \length_reg_385_reg_n_0_[4] ;
  wire \length_reg_385_reg_n_0_[5] ;
  wire \length_reg_385_reg_n_0_[6] ;
  wire \length_reg_385_reg_n_0_[7] ;
  wire \length_reg_385_reg_n_0_[8] ;
  wire \length_reg_385_reg_n_0_[9] ;
  wire [31:0]out;
  wire [3:0]\p_threshold_reg_379_reg[15]_0 ;
  wire [3:0]\p_threshold_reg_379_reg[7]_0 ;
  wire shiftReg_ce;
  wire threshold_v_c_empty_n;
  wire tmp_i_i_27_fu_258_p2;
  wire tmp_i_i_27_fu_258_p2_carry__0_n_1;
  wire tmp_i_i_27_fu_258_p2_carry__0_n_2;
  wire tmp_i_i_27_fu_258_p2_carry__0_n_3;
  wire tmp_i_i_27_fu_258_p2_carry_n_0;
  wire tmp_i_i_27_fu_258_p2_carry_n_1;
  wire tmp_i_i_27_fu_258_p2_carry_n_2;
  wire tmp_i_i_27_fu_258_p2_carry_n_3;
  wire tmp_i_i_fu_195_p2_carry__0_n_0;
  wire tmp_i_i_fu_195_p2_carry__0_n_1;
  wire tmp_i_i_fu_195_p2_carry__0_n_2;
  wire tmp_i_i_fu_195_p2_carry__0_n_3;
  wire tmp_i_i_fu_195_p2_carry__1_n_0;
  wire tmp_i_i_fu_195_p2_carry__1_n_1;
  wire tmp_i_i_fu_195_p2_carry__1_n_2;
  wire tmp_i_i_fu_195_p2_carry__1_n_3;
  wire tmp_i_i_fu_195_p2_carry__2_n_1;
  wire tmp_i_i_fu_195_p2_carry__2_n_2;
  wire tmp_i_i_fu_195_p2_carry__2_n_3;
  wire tmp_i_i_fu_195_p2_carry_n_0;
  wire tmp_i_i_fu_195_p2_carry_n_1;
  wire tmp_i_i_fu_195_p2_carry_n_2;
  wire tmp_i_i_fu_195_p2_carry_n_3;
  wire [3:0]NLW_exitcond_fu_214_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_fu_214_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond_fu_214_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond_fu_214_p2_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_i_reg_394_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_394_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_tmp_i_i_27_fu_258_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_i_27_fu_258_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_i_fu_195_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_i_fu_195_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_i_fu_195_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_i_fu_195_p2_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(find_boundary_U0_threshold_v_read),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hEEEEEEEEEE0EEEEE)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(find_boundary_U0_threshold_v_read),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(Q[0]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Vdist_data_stream_0_empty_n),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h80880000)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(Q[1]),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .I2(Vdist_data_stream_0_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1
       (.I0(Q[2]),
        .I1(ap_done_reg),
        .I2(ap_rst_n),
        .I3(ap_sync_done),
        .O(ap_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I2(Q[1]),
        .I3(ap_rst_n),
        .I4(find_boundary_U0_threshold_v_read),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00400040CC4C0040)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(find_boundary_U0_threshold_v_read),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Vdist_data_stream_0_empty_n),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_condition_pp0_exit_iter0_state2),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bound_max_address0[0]_INST_0 
       (.I0(character_num_1_fu_114[0]),
        .I1(\bound_max_address0[1]_INST_0_i_1_n_0 ),
        .O(bound_min_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bound_max_address0[1]_INST_0 
       (.I0(character_num_1_fu_114[1]),
        .I1(\bound_max_address0[1]_INST_0_i_1_n_0 ),
        .O(bound_min_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \bound_max_address0[1]_INST_0_i_1 
       (.I0(\bound_max_address0[2]_INST_0_i_3_n_0 ),
        .I1(\bound_max_address0[2]_INST_0_i_2_n_0 ),
        .I2(\bound_max_address0[2]_INST_0_i_1_n_0 ),
        .O(\bound_max_address0[1]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \bound_max_address0[2]_INST_0 
       (.I0(character_num_1_fu_114[2]),
        .I1(\bound_max_address0[2]_INST_0_i_1_n_0 ),
        .I2(\bound_max_address0[2]_INST_0_i_2_n_0 ),
        .I3(\bound_max_address0[2]_INST_0_i_3_n_0 ),
        .O(bound_min_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \bound_max_address0[2]_INST_0_i_1 
       (.I0(\i_i_i_reg_166_reg_n_0_[16] ),
        .I1(\i_i_i_reg_166_reg_n_0_[17] ),
        .I2(\bound_max_d0[15] [15]),
        .I3(\i_i_i_reg_166_reg_n_0_[18] ),
        .I4(\bound_max_address0[2]_INST_0_i_4_n_0 ),
        .O(\bound_max_address0[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \bound_max_address0[2]_INST_0_i_2 
       (.I0(\i_i_i_reg_166_reg_n_0_[22] ),
        .I1(\i_i_i_reg_166_reg_n_0_[26] ),
        .I2(\bound_max_d0[15] [11]),
        .I3(\i_i_i_reg_166_reg_n_0_[30] ),
        .I4(\bound_max_address0[2]_INST_0_i_5_n_0 ),
        .O(\bound_max_address0[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \bound_max_address0[2]_INST_0_i_3 
       (.I0(\bound_max_address0[2]_INST_0_i_6_n_0 ),
        .I1(\bound_max_address0[2]_INST_0_i_7_n_0 ),
        .I2(\bound_max_address0[2]_INST_0_i_8_n_0 ),
        .I3(\i_i_i_reg_166_reg_n_0_[28] ),
        .I4(\i_i_i_reg_166_reg_n_0_[29] ),
        .I5(\bound_max_d0[15] [2]),
        .O(\bound_max_address0[2]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bound_max_address0[2]_INST_0_i_4 
       (.I0(\bound_max_d0[15] [9]),
        .I1(\bound_max_d0[15] [3]),
        .I2(\i_i_i_reg_166_reg_n_0_[23] ),
        .I3(\bound_max_d0[15] [10]),
        .O(\bound_max_address0[2]_INST_0_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bound_max_address0[2]_INST_0_i_5 
       (.I0(\i_i_i_reg_166_reg_n_0_[21] ),
        .I1(\i_i_i_reg_166_reg_n_0_[20] ),
        .I2(\bound_max_d0[15] [13]),
        .I3(\bound_max_d0[15] [8]),
        .O(\bound_max_address0[2]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bound_max_address0[2]_INST_0_i_6 
       (.I0(\i_i_i_reg_166_reg_n_0_[25] ),
        .I1(\bound_max_d0[15] [12]),
        .I2(\i_i_i_reg_166_reg_n_0_[24] ),
        .I3(\bound_max_d0[15] [14]),
        .O(\bound_max_address0[2]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \bound_max_address0[2]_INST_0_i_7 
       (.I0(\bound_max_d0[15] [5]),
        .I1(\bound_max_d0[15] [1]),
        .I2(\bound_max_d0[15] [6]),
        .I3(\bound_max_d0[15] [4]),
        .O(\bound_max_address0[2]_INST_0_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bound_max_address0[2]_INST_0_i_8 
       (.I0(\i_i_i_reg_166_reg_n_0_[19] ),
        .I1(\bound_max_d0[15] [0]),
        .I2(\i_i_i_reg_166_reg_n_0_[27] ),
        .I3(\bound_max_d0[15] [7]),
        .O(\bound_max_address0[2]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h80)) 
    bound_max_ce0_INST_0
       (.I0(Vdist_data_stream_0_empty_n),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(bound_max_ce0));
  LUT6 #(
    .INIT(64'h8880888800000000)) 
    bound_max_we0_INST_0
       (.I0(bound_max_ce0),
        .I1(\inBlock_i_i_fu_118_reg_n_0_[0] ),
        .I2(\bound_max_address0[2]_INST_0_i_1_n_0 ),
        .I3(\bound_max_address0[2]_INST_0_i_2_n_0 ),
        .I4(\bound_max_address0[2]_INST_0_i_3_n_0 ),
        .I5(tmp_i_i_27_fu_258_p2),
        .O(bound_max_we0));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    bound_min_we0_INST_0
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Q[1]),
        .I2(Vdist_data_stream_0_empty_n),
        .I3(\inBlock_i_i_fu_118_reg_n_0_[0] ),
        .I4(\bound_max_address0[1]_INST_0_i_1_n_0 ),
        .I5(tmp_i_i_27_fu_258_p2),
        .O(bound_min_we0));
  LUT6 #(
    .INIT(64'h00F0007000000080)) 
    \character_num_1_fu_114[0]_i_1 
       (.I0(tmp_i_i_27_fu_258_p2),
        .I1(\inBlock_i_i_fu_118_reg_n_0_[0] ),
        .I2(bound_max_ce0),
        .I3(\bound_max_address0[1]_INST_0_i_1_n_0 ),
        .I4(character_num_1_fu_114[3]),
        .I5(character_num_1_fu_114[0]),
        .O(\character_num_1_fu_114[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020032020202020)) 
    \character_num_1_fu_114[1]_i_1 
       (.I0(bound_max_ce0),
        .I1(\bound_max_address0[1]_INST_0_i_1_n_0 ),
        .I2(character_num_1_fu_114[1]),
        .I3(character_num_1_fu_114[0]),
        .I4(character_num_1_fu_114[3]),
        .I5(bound_max_we0),
        .O(\character_num_1_fu_114[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h070F000008000800)) 
    \character_num_1_fu_114[2]_i_1 
       (.I0(character_num_1_fu_114[1]),
        .I1(\character_num_1_fu_114[2]_i_2_n_0 ),
        .I2(\bound_max_address0[1]_INST_0_i_1_n_0 ),
        .I3(character_num_1_fu_114[0]),
        .I4(bound_max_ce0),
        .I5(character_num_1_fu_114[2]),
        .O(\character_num_1_fu_114[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \character_num_1_fu_114[2]_i_2 
       (.I0(tmp_i_i_27_fu_258_p2),
        .I1(\inBlock_i_i_fu_118_reg_n_0_[0] ),
        .I2(bound_max_ce0),
        .I3(\bound_max_address0[2]_INST_0_i_3_n_0 ),
        .I4(\character_num_1_fu_114[2]_i_3_n_0 ),
        .I5(character_num_1_fu_114[3]),
        .O(\character_num_1_fu_114[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \character_num_1_fu_114[2]_i_3 
       (.I0(\bound_max_address0[2]_INST_0_i_4_n_0 ),
        .I1(\character_num_1_fu_114[2]_i_4_n_0 ),
        .I2(\bound_max_address0[2]_INST_0_i_5_n_0 ),
        .I3(\character_num_1_fu_114[2]_i_5_n_0 ),
        .O(\character_num_1_fu_114[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \character_num_1_fu_114[2]_i_4 
       (.I0(\i_i_i_reg_166_reg_n_0_[18] ),
        .I1(\bound_max_d0[15] [15]),
        .I2(\i_i_i_reg_166_reg_n_0_[17] ),
        .I3(\i_i_i_reg_166_reg_n_0_[16] ),
        .O(\character_num_1_fu_114[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \character_num_1_fu_114[2]_i_5 
       (.I0(\i_i_i_reg_166_reg_n_0_[30] ),
        .I1(\bound_max_d0[15] [11]),
        .I2(\i_i_i_reg_166_reg_n_0_[26] ),
        .I3(\i_i_i_reg_166_reg_n_0_[22] ),
        .O(\character_num_1_fu_114[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \character_num_1_fu_114[3]_i_1 
       (.I0(find_boundary_U0_threshold_v_read),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[1]),
        .I3(Vdist_data_stream_0_empty_n),
        .O(\character_num_1_fu_114[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000000080)) 
    \character_num_1_fu_114[3]_i_2 
       (.I0(bound_min_address0[2]),
        .I1(character_num_1_fu_114[1]),
        .I2(bound_max_we0),
        .I3(\character_num_1_fu_114[3]_i_3_n_0 ),
        .I4(\character_num_1_fu_114[3]_i_4_n_0 ),
        .I5(bound_max_ce0),
        .O(\character_num_1_fu_114[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \character_num_1_fu_114[3]_i_3 
       (.I0(\bound_max_address0[2]_INST_0_i_1_n_0 ),
        .I1(\bound_max_address0[2]_INST_0_i_2_n_0 ),
        .I2(\bound_max_address0[2]_INST_0_i_3_n_0 ),
        .I3(character_num_1_fu_114[0]),
        .O(\character_num_1_fu_114[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \character_num_1_fu_114[3]_i_4 
       (.I0(character_num_1_fu_114[3]),
        .I1(\bound_max_address0[2]_INST_0_i_1_n_0 ),
        .I2(\bound_max_address0[2]_INST_0_i_2_n_0 ),
        .I3(\bound_max_address0[2]_INST_0_i_3_n_0 ),
        .O(\character_num_1_fu_114[3]_i_4_n_0 ));
  FDRE \character_num_1_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(\character_num_1_fu_114[3]_i_1_n_0 ),
        .D(\character_num_1_fu_114[0]_i_1_n_0 ),
        .Q(character_num_1_fu_114[0]),
        .R(1'b0));
  FDRE \character_num_1_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(\character_num_1_fu_114[3]_i_1_n_0 ),
        .D(\character_num_1_fu_114[1]_i_1_n_0 ),
        .Q(character_num_1_fu_114[1]),
        .R(1'b0));
  FDRE \character_num_1_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(\character_num_1_fu_114[3]_i_1_n_0 ),
        .D(\character_num_1_fu_114[2]_i_1_n_0 ),
        .Q(character_num_1_fu_114[2]),
        .R(1'b0));
  FDRE \character_num_1_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(\character_num_1_fu_114[3]_i_1_n_0 ),
        .D(\character_num_1_fu_114[3]_i_2_n_0 ),
        .Q(character_num_1_fu_114[3]),
        .R(1'b0));
  CARRY4 exitcond_fu_214_p2_carry
       (.CI(1'b0),
        .CO({exitcond_fu_214_p2_carry_n_0,exitcond_fu_214_p2_carry_n_1,exitcond_fu_214_p2_carry_n_2,exitcond_fu_214_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_fu_214_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_fu_214_p2_carry_i_1_n_0,exitcond_fu_214_p2_carry_i_2_n_0,exitcond_fu_214_p2_carry_i_3_n_0,exitcond_fu_214_p2_carry_i_4_n_0}));
  CARRY4 exitcond_fu_214_p2_carry__0
       (.CI(exitcond_fu_214_p2_carry_n_0),
        .CO({exitcond_fu_214_p2_carry__0_n_0,exitcond_fu_214_p2_carry__0_n_1,exitcond_fu_214_p2_carry__0_n_2,exitcond_fu_214_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_fu_214_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond_fu_214_p2_carry__0_i_1_n_0,exitcond_fu_214_p2_carry__0_i_2_n_0,exitcond_fu_214_p2_carry__0_i_3_n_0,exitcond_fu_214_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_214_p2_carry__0_i_1
       (.I0(\length_reg_385_reg_n_0_[23] ),
        .I1(exitcond_fu_214_p2_carry__0_i_5_n_0),
        .I2(\length_reg_385_reg_n_0_[21] ),
        .I3(exitcond_fu_214_p2_carry__0_i_6_n_0),
        .I4(exitcond_fu_214_p2_carry__0_i_7_n_0),
        .I5(\length_reg_385_reg_n_0_[22] ),
        .O(exitcond_fu_214_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__0_i_10
       (.I0(i_reg_394_reg[19]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[19] ),
        .O(exitcond_fu_214_p2_carry__0_i_10_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__0_i_11
       (.I0(i_reg_394_reg[17]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[17] ),
        .O(exitcond_fu_214_p2_carry__0_i_11_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__0_i_12
       (.I0(i_reg_394_reg[15]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [15]),
        .O(exitcond_fu_214_p2_carry__0_i_12_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__0_i_13
       (.I0(i_reg_394_reg[16]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[16] ),
        .O(exitcond_fu_214_p2_carry__0_i_13_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__0_i_14
       (.I0(i_reg_394_reg[14]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [14]),
        .O(exitcond_fu_214_p2_carry__0_i_14_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__0_i_15
       (.I0(i_reg_394_reg[12]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [12]),
        .O(exitcond_fu_214_p2_carry__0_i_15_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__0_i_16
       (.I0(i_reg_394_reg[13]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [13]),
        .O(exitcond_fu_214_p2_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_214_p2_carry__0_i_2
       (.I0(\length_reg_385_reg_n_0_[20] ),
        .I1(exitcond_fu_214_p2_carry__0_i_8_n_0),
        .I2(\length_reg_385_reg_n_0_[18] ),
        .I3(exitcond_fu_214_p2_carry__0_i_9_n_0),
        .I4(exitcond_fu_214_p2_carry__0_i_10_n_0),
        .I5(\length_reg_385_reg_n_0_[19] ),
        .O(exitcond_fu_214_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_214_p2_carry__0_i_3
       (.I0(\length_reg_385_reg_n_0_[17] ),
        .I1(exitcond_fu_214_p2_carry__0_i_11_n_0),
        .I2(\length_reg_385_reg_n_0_[15] ),
        .I3(exitcond_fu_214_p2_carry__0_i_12_n_0),
        .I4(exitcond_fu_214_p2_carry__0_i_13_n_0),
        .I5(\length_reg_385_reg_n_0_[16] ),
        .O(exitcond_fu_214_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_214_p2_carry__0_i_4
       (.I0(\length_reg_385_reg_n_0_[14] ),
        .I1(exitcond_fu_214_p2_carry__0_i_14_n_0),
        .I2(\length_reg_385_reg_n_0_[12] ),
        .I3(exitcond_fu_214_p2_carry__0_i_15_n_0),
        .I4(exitcond_fu_214_p2_carry__0_i_16_n_0),
        .I5(\length_reg_385_reg_n_0_[13] ),
        .O(exitcond_fu_214_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__0_i_5
       (.I0(i_reg_394_reg[23]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[23] ),
        .O(exitcond_fu_214_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__0_i_6
       (.I0(i_reg_394_reg[21]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[21] ),
        .O(exitcond_fu_214_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__0_i_7
       (.I0(i_reg_394_reg[22]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[22] ),
        .O(exitcond_fu_214_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__0_i_8
       (.I0(i_reg_394_reg[20]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[20] ),
        .O(exitcond_fu_214_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__0_i_9
       (.I0(i_reg_394_reg[18]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[18] ),
        .O(exitcond_fu_214_p2_carry__0_i_9_n_0));
  CARRY4 exitcond_fu_214_p2_carry__1
       (.CI(exitcond_fu_214_p2_carry__0_n_0),
        .CO({NLW_exitcond_fu_214_p2_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state2,exitcond_fu_214_p2_carry__1_n_2,exitcond_fu_214_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_fu_214_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond_fu_214_p2_carry__1_i_1_n_0,exitcond_fu_214_p2_carry__1_i_2_n_0,exitcond_fu_214_p2_carry__1_i_3_n_0}));
  LUT6 #(
    .INIT(64'h9999A99999995999)) 
    exitcond_fu_214_p2_carry__1_i_1
       (.I0(\length_reg_385_reg_n_0_[30] ),
        .I1(\i_i_i_reg_166_reg_n_0_[30] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[1]),
        .I4(exitcond_reg_390),
        .I5(i_reg_394_reg[30]),
        .O(exitcond_fu_214_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_214_p2_carry__1_i_2
       (.I0(\length_reg_385_reg_n_0_[29] ),
        .I1(exitcond_fu_214_p2_carry__1_i_4_n_0),
        .I2(\length_reg_385_reg_n_0_[27] ),
        .I3(exitcond_fu_214_p2_carry__1_i_5_n_0),
        .I4(exitcond_fu_214_p2_carry__1_i_6_n_0),
        .I5(\length_reg_385_reg_n_0_[28] ),
        .O(exitcond_fu_214_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_214_p2_carry__1_i_3
       (.I0(\length_reg_385_reg_n_0_[26] ),
        .I1(exitcond_fu_214_p2_carry__1_i_7_n_0),
        .I2(\length_reg_385_reg_n_0_[24] ),
        .I3(exitcond_fu_214_p2_carry__1_i_8_n_0),
        .I4(exitcond_fu_214_p2_carry__1_i_9_n_0),
        .I5(\length_reg_385_reg_n_0_[25] ),
        .O(exitcond_fu_214_p2_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__1_i_4
       (.I0(i_reg_394_reg[29]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[29] ),
        .O(exitcond_fu_214_p2_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__1_i_5
       (.I0(i_reg_394_reg[27]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[27] ),
        .O(exitcond_fu_214_p2_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__1_i_6
       (.I0(i_reg_394_reg[28]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[28] ),
        .O(exitcond_fu_214_p2_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__1_i_7
       (.I0(i_reg_394_reg[26]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[26] ),
        .O(exitcond_fu_214_p2_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__1_i_8
       (.I0(i_reg_394_reg[24]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[24] ),
        .O(exitcond_fu_214_p2_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry__1_i_9
       (.I0(i_reg_394_reg[25]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[25] ),
        .O(exitcond_fu_214_p2_carry__1_i_9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_214_p2_carry_i_1
       (.I0(\length_reg_385_reg_n_0_[11] ),
        .I1(exitcond_fu_214_p2_carry_i_5_n_0),
        .I2(\length_reg_385_reg_n_0_[9] ),
        .I3(exitcond_fu_214_p2_carry_i_6_n_0),
        .I4(exitcond_fu_214_p2_carry_i_7_n_0),
        .I5(\length_reg_385_reg_n_0_[10] ),
        .O(exitcond_fu_214_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry_i_10
       (.I0(i_reg_394_reg[7]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [7]),
        .O(exitcond_fu_214_p2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry_i_11
       (.I0(i_reg_394_reg[5]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [5]),
        .O(exitcond_fu_214_p2_carry_i_11_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry_i_12
       (.I0(i_reg_394_reg[3]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [3]),
        .O(exitcond_fu_214_p2_carry_i_12_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry_i_13
       (.I0(i_reg_394_reg[4]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [4]),
        .O(exitcond_fu_214_p2_carry_i_13_n_0));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    exitcond_fu_214_p2_carry_i_14
       (.I0(i_reg_394_reg[0]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [0]),
        .O(exitcond_fu_214_p2_carry_i_14_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry_i_15
       (.I0(i_reg_394_reg[2]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [2]),
        .O(exitcond_fu_214_p2_carry_i_15_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry_i_16
       (.I0(i_reg_394_reg[1]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [1]),
        .O(exitcond_fu_214_p2_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_214_p2_carry_i_2
       (.I0(\length_reg_385_reg_n_0_[8] ),
        .I1(exitcond_fu_214_p2_carry_i_8_n_0),
        .I2(\length_reg_385_reg_n_0_[6] ),
        .I3(exitcond_fu_214_p2_carry_i_9_n_0),
        .I4(exitcond_fu_214_p2_carry_i_10_n_0),
        .I5(\length_reg_385_reg_n_0_[7] ),
        .O(exitcond_fu_214_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_214_p2_carry_i_3
       (.I0(\length_reg_385_reg_n_0_[5] ),
        .I1(exitcond_fu_214_p2_carry_i_11_n_0),
        .I2(\length_reg_385_reg_n_0_[3] ),
        .I3(exitcond_fu_214_p2_carry_i_12_n_0),
        .I4(exitcond_fu_214_p2_carry_i_13_n_0),
        .I5(\length_reg_385_reg_n_0_[4] ),
        .O(exitcond_fu_214_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    exitcond_fu_214_p2_carry_i_4
       (.I0(exitcond_fu_214_p2_carry_i_14_n_0),
        .I1(\length_reg_385_reg_n_0_[0] ),
        .I2(\length_reg_385_reg_n_0_[2] ),
        .I3(exitcond_fu_214_p2_carry_i_15_n_0),
        .I4(\length_reg_385_reg_n_0_[1] ),
        .I5(exitcond_fu_214_p2_carry_i_16_n_0),
        .O(exitcond_fu_214_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry_i_5
       (.I0(i_reg_394_reg[11]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [11]),
        .O(exitcond_fu_214_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry_i_6
       (.I0(i_reg_394_reg[9]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [9]),
        .O(exitcond_fu_214_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry_i_7
       (.I0(i_reg_394_reg[10]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [10]),
        .O(exitcond_fu_214_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry_i_8
       (.I0(i_reg_394_reg[8]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [8]),
        .O(exitcond_fu_214_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    exitcond_fu_214_p2_carry_i_9
       (.I0(i_reg_394_reg[6]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [6]),
        .O(exitcond_fu_214_p2_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \exitcond_reg_390[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(Q[1]),
        .I2(Vdist_data_stream_0_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(exitcond_reg_390),
        .O(\exitcond_reg_390[0]_i_1_n_0 ));
  FDRE \exitcond_reg_390_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_390[0]_i_1_n_0 ),
        .Q(exitcond_reg_390),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \i_i_i_reg_166[15]_i_1 
       (.I0(find_boundary_U0_threshold_v_read),
        .I1(exitcond_reg_390),
        .I2(Vdist_data_stream_0_empty_n),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(i_i_i_reg_166));
  LUT4 #(
    .INIT(16'h0080)) 
    \i_i_i_reg_166[15]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Q[1]),
        .I2(Vdist_data_stream_0_empty_n),
        .I3(exitcond_reg_390),
        .O(i_i_i_reg_1660));
  FDRE \i_i_i_reg_166_reg[0] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[0]),
        .Q(\bound_max_d0[15] [0]),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[10] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[10]),
        .Q(\bound_max_d0[15] [10]),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[11] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[11]),
        .Q(\bound_max_d0[15] [11]),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[12] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[12]),
        .Q(\bound_max_d0[15] [12]),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[13] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[13]),
        .Q(\bound_max_d0[15] [13]),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[14] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[14]),
        .Q(\bound_max_d0[15] [14]),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[15] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[15]),
        .Q(\bound_max_d0[15] [15]),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[16] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[16]),
        .Q(\i_i_i_reg_166_reg_n_0_[16] ),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[17] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[17]),
        .Q(\i_i_i_reg_166_reg_n_0_[17] ),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[18] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[18]),
        .Q(\i_i_i_reg_166_reg_n_0_[18] ),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[19] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[19]),
        .Q(\i_i_i_reg_166_reg_n_0_[19] ),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[1] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[1]),
        .Q(\bound_max_d0[15] [1]),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[20] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[20]),
        .Q(\i_i_i_reg_166_reg_n_0_[20] ),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[21] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[21]),
        .Q(\i_i_i_reg_166_reg_n_0_[21] ),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[22] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[22]),
        .Q(\i_i_i_reg_166_reg_n_0_[22] ),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[23] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[23]),
        .Q(\i_i_i_reg_166_reg_n_0_[23] ),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[24] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[24]),
        .Q(\i_i_i_reg_166_reg_n_0_[24] ),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[25] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[25]),
        .Q(\i_i_i_reg_166_reg_n_0_[25] ),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[26] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[26]),
        .Q(\i_i_i_reg_166_reg_n_0_[26] ),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[27] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[27]),
        .Q(\i_i_i_reg_166_reg_n_0_[27] ),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[28] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[28]),
        .Q(\i_i_i_reg_166_reg_n_0_[28] ),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[29] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[29]),
        .Q(\i_i_i_reg_166_reg_n_0_[29] ),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[2] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[2]),
        .Q(\bound_max_d0[15] [2]),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[30] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[30]),
        .Q(\i_i_i_reg_166_reg_n_0_[30] ),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[3] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[3]),
        .Q(\bound_max_d0[15] [3]),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[4] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[4]),
        .Q(\bound_max_d0[15] [4]),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[5] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[5]),
        .Q(\bound_max_d0[15] [5]),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[6] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[6]),
        .Q(\bound_max_d0[15] [6]),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[7] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[7]),
        .Q(\bound_max_d0[15] [7]),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[8] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[8]),
        .Q(\bound_max_d0[15] [8]),
        .R(i_i_i_reg_166));
  FDRE \i_i_i_reg_166_reg[9] 
       (.C(ap_clk),
        .CE(i_i_i_reg_1660),
        .D(i_reg_394_reg[9]),
        .Q(\bound_max_d0[15] [9]),
        .R(i_i_i_reg_166));
  LUT4 #(
    .INIT(16'hA200)) 
    \i_reg_394[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Vdist_data_stream_0_empty_n),
        .I3(Q[1]),
        .O(i_reg_3940));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[0]_i_3 
       (.I0(i_reg_394_reg[3]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [3]),
        .O(\i_reg_394[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[0]_i_4 
       (.I0(i_reg_394_reg[2]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [2]),
        .O(\i_reg_394[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[0]_i_5 
       (.I0(i_reg_394_reg[1]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [1]),
        .O(\i_reg_394[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \i_reg_394[0]_i_6 
       (.I0(i_reg_394_reg[0]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [0]),
        .O(\i_reg_394[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[12]_i_2 
       (.I0(i_reg_394_reg[15]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [15]),
        .O(\i_reg_394[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[12]_i_3 
       (.I0(i_reg_394_reg[14]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [14]),
        .O(\i_reg_394[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[12]_i_4 
       (.I0(i_reg_394_reg[13]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [13]),
        .O(\i_reg_394[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[12]_i_5 
       (.I0(i_reg_394_reg[12]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [12]),
        .O(\i_reg_394[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[16]_i_2 
       (.I0(i_reg_394_reg[19]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[19] ),
        .O(\i_reg_394[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[16]_i_3 
       (.I0(i_reg_394_reg[18]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[18] ),
        .O(\i_reg_394[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[16]_i_4 
       (.I0(i_reg_394_reg[17]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[17] ),
        .O(\i_reg_394[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[16]_i_5 
       (.I0(i_reg_394_reg[16]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[16] ),
        .O(\i_reg_394[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[20]_i_2 
       (.I0(i_reg_394_reg[23]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[23] ),
        .O(\i_reg_394[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[20]_i_3 
       (.I0(i_reg_394_reg[22]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[22] ),
        .O(\i_reg_394[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[20]_i_4 
       (.I0(i_reg_394_reg[21]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[21] ),
        .O(\i_reg_394[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[20]_i_5 
       (.I0(i_reg_394_reg[20]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[20] ),
        .O(\i_reg_394[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[24]_i_2 
       (.I0(i_reg_394_reg[27]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[27] ),
        .O(\i_reg_394[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[24]_i_3 
       (.I0(i_reg_394_reg[26]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[26] ),
        .O(\i_reg_394[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[24]_i_4 
       (.I0(i_reg_394_reg[25]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[25] ),
        .O(\i_reg_394[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[24]_i_5 
       (.I0(i_reg_394_reg[24]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[24] ),
        .O(\i_reg_394[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[28]_i_2 
       (.I0(i_reg_394_reg[30]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[30] ),
        .O(ap_phi_mux_i_i_i_phi_fu_170_p4));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[28]_i_3 
       (.I0(i_reg_394_reg[29]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[29] ),
        .O(\i_reg_394[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[28]_i_4 
       (.I0(i_reg_394_reg[28]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\i_i_i_reg_166_reg_n_0_[28] ),
        .O(\i_reg_394[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[4]_i_2 
       (.I0(i_reg_394_reg[7]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [7]),
        .O(\i_reg_394[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[4]_i_3 
       (.I0(i_reg_394_reg[6]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [6]),
        .O(\i_reg_394[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[4]_i_4 
       (.I0(i_reg_394_reg[5]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [5]),
        .O(\i_reg_394[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[4]_i_5 
       (.I0(i_reg_394_reg[4]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [4]),
        .O(\i_reg_394[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[8]_i_2 
       (.I0(i_reg_394_reg[11]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [11]),
        .O(\i_reg_394[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[8]_i_3 
       (.I0(i_reg_394_reg[10]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [10]),
        .O(\i_reg_394[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[8]_i_4 
       (.I0(i_reg_394_reg[9]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [9]),
        .O(\i_reg_394[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_394[8]_i_5 
       (.I0(i_reg_394_reg[8]),
        .I1(exitcond_reg_390),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\bound_max_d0[15] [8]),
        .O(\i_reg_394[8]_i_5_n_0 ));
  FDRE \i_reg_394_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[0]_i_2_n_7 ),
        .Q(i_reg_394_reg[0]),
        .R(1'b0));
  CARRY4 \i_reg_394_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_reg_394_reg[0]_i_2_n_0 ,\i_reg_394_reg[0]_i_2_n_1 ,\i_reg_394_reg[0]_i_2_n_2 ,\i_reg_394_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_394_reg[0]_i_2_n_4 ,\i_reg_394_reg[0]_i_2_n_5 ,\i_reg_394_reg[0]_i_2_n_6 ,\i_reg_394_reg[0]_i_2_n_7 }),
        .S({\i_reg_394[0]_i_3_n_0 ,\i_reg_394[0]_i_4_n_0 ,\i_reg_394[0]_i_5_n_0 ,\i_reg_394[0]_i_6_n_0 }));
  FDRE \i_reg_394_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[8]_i_1_n_5 ),
        .Q(i_reg_394_reg[10]),
        .R(1'b0));
  FDRE \i_reg_394_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[8]_i_1_n_4 ),
        .Q(i_reg_394_reg[11]),
        .R(1'b0));
  FDRE \i_reg_394_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[12]_i_1_n_7 ),
        .Q(i_reg_394_reg[12]),
        .R(1'b0));
  CARRY4 \i_reg_394_reg[12]_i_1 
       (.CI(\i_reg_394_reg[8]_i_1_n_0 ),
        .CO({\i_reg_394_reg[12]_i_1_n_0 ,\i_reg_394_reg[12]_i_1_n_1 ,\i_reg_394_reg[12]_i_1_n_2 ,\i_reg_394_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_394_reg[12]_i_1_n_4 ,\i_reg_394_reg[12]_i_1_n_5 ,\i_reg_394_reg[12]_i_1_n_6 ,\i_reg_394_reg[12]_i_1_n_7 }),
        .S({\i_reg_394[12]_i_2_n_0 ,\i_reg_394[12]_i_3_n_0 ,\i_reg_394[12]_i_4_n_0 ,\i_reg_394[12]_i_5_n_0 }));
  FDRE \i_reg_394_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[12]_i_1_n_6 ),
        .Q(i_reg_394_reg[13]),
        .R(1'b0));
  FDRE \i_reg_394_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[12]_i_1_n_5 ),
        .Q(i_reg_394_reg[14]),
        .R(1'b0));
  FDRE \i_reg_394_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[12]_i_1_n_4 ),
        .Q(i_reg_394_reg[15]),
        .R(1'b0));
  FDRE \i_reg_394_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[16]_i_1_n_7 ),
        .Q(i_reg_394_reg[16]),
        .R(1'b0));
  CARRY4 \i_reg_394_reg[16]_i_1 
       (.CI(\i_reg_394_reg[12]_i_1_n_0 ),
        .CO({\i_reg_394_reg[16]_i_1_n_0 ,\i_reg_394_reg[16]_i_1_n_1 ,\i_reg_394_reg[16]_i_1_n_2 ,\i_reg_394_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_394_reg[16]_i_1_n_4 ,\i_reg_394_reg[16]_i_1_n_5 ,\i_reg_394_reg[16]_i_1_n_6 ,\i_reg_394_reg[16]_i_1_n_7 }),
        .S({\i_reg_394[16]_i_2_n_0 ,\i_reg_394[16]_i_3_n_0 ,\i_reg_394[16]_i_4_n_0 ,\i_reg_394[16]_i_5_n_0 }));
  FDRE \i_reg_394_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[16]_i_1_n_6 ),
        .Q(i_reg_394_reg[17]),
        .R(1'b0));
  FDRE \i_reg_394_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[16]_i_1_n_5 ),
        .Q(i_reg_394_reg[18]),
        .R(1'b0));
  FDRE \i_reg_394_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[16]_i_1_n_4 ),
        .Q(i_reg_394_reg[19]),
        .R(1'b0));
  FDRE \i_reg_394_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[0]_i_2_n_6 ),
        .Q(i_reg_394_reg[1]),
        .R(1'b0));
  FDRE \i_reg_394_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[20]_i_1_n_7 ),
        .Q(i_reg_394_reg[20]),
        .R(1'b0));
  CARRY4 \i_reg_394_reg[20]_i_1 
       (.CI(\i_reg_394_reg[16]_i_1_n_0 ),
        .CO({\i_reg_394_reg[20]_i_1_n_0 ,\i_reg_394_reg[20]_i_1_n_1 ,\i_reg_394_reg[20]_i_1_n_2 ,\i_reg_394_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_394_reg[20]_i_1_n_4 ,\i_reg_394_reg[20]_i_1_n_5 ,\i_reg_394_reg[20]_i_1_n_6 ,\i_reg_394_reg[20]_i_1_n_7 }),
        .S({\i_reg_394[20]_i_2_n_0 ,\i_reg_394[20]_i_3_n_0 ,\i_reg_394[20]_i_4_n_0 ,\i_reg_394[20]_i_5_n_0 }));
  FDRE \i_reg_394_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[20]_i_1_n_6 ),
        .Q(i_reg_394_reg[21]),
        .R(1'b0));
  FDRE \i_reg_394_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[20]_i_1_n_5 ),
        .Q(i_reg_394_reg[22]),
        .R(1'b0));
  FDRE \i_reg_394_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[20]_i_1_n_4 ),
        .Q(i_reg_394_reg[23]),
        .R(1'b0));
  FDRE \i_reg_394_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[24]_i_1_n_7 ),
        .Q(i_reg_394_reg[24]),
        .R(1'b0));
  CARRY4 \i_reg_394_reg[24]_i_1 
       (.CI(\i_reg_394_reg[20]_i_1_n_0 ),
        .CO({\i_reg_394_reg[24]_i_1_n_0 ,\i_reg_394_reg[24]_i_1_n_1 ,\i_reg_394_reg[24]_i_1_n_2 ,\i_reg_394_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_394_reg[24]_i_1_n_4 ,\i_reg_394_reg[24]_i_1_n_5 ,\i_reg_394_reg[24]_i_1_n_6 ,\i_reg_394_reg[24]_i_1_n_7 }),
        .S({\i_reg_394[24]_i_2_n_0 ,\i_reg_394[24]_i_3_n_0 ,\i_reg_394[24]_i_4_n_0 ,\i_reg_394[24]_i_5_n_0 }));
  FDRE \i_reg_394_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[24]_i_1_n_6 ),
        .Q(i_reg_394_reg[25]),
        .R(1'b0));
  FDRE \i_reg_394_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[24]_i_1_n_5 ),
        .Q(i_reg_394_reg[26]),
        .R(1'b0));
  FDRE \i_reg_394_reg[27] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[24]_i_1_n_4 ),
        .Q(i_reg_394_reg[27]),
        .R(1'b0));
  FDRE \i_reg_394_reg[28] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[28]_i_1_n_7 ),
        .Q(i_reg_394_reg[28]),
        .R(1'b0));
  CARRY4 \i_reg_394_reg[28]_i_1 
       (.CI(\i_reg_394_reg[24]_i_1_n_0 ),
        .CO({\NLW_i_reg_394_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_reg_394_reg[28]_i_1_n_2 ,\i_reg_394_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_394_reg[28]_i_1_O_UNCONNECTED [3],\i_reg_394_reg[28]_i_1_n_5 ,\i_reg_394_reg[28]_i_1_n_6 ,\i_reg_394_reg[28]_i_1_n_7 }),
        .S({1'b0,ap_phi_mux_i_i_i_phi_fu_170_p4,\i_reg_394[28]_i_3_n_0 ,\i_reg_394[28]_i_4_n_0 }));
  FDRE \i_reg_394_reg[29] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[28]_i_1_n_6 ),
        .Q(i_reg_394_reg[29]),
        .R(1'b0));
  FDRE \i_reg_394_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[0]_i_2_n_5 ),
        .Q(i_reg_394_reg[2]),
        .R(1'b0));
  FDRE \i_reg_394_reg[30] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[28]_i_1_n_5 ),
        .Q(i_reg_394_reg[30]),
        .R(1'b0));
  FDRE \i_reg_394_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[0]_i_2_n_4 ),
        .Q(i_reg_394_reg[3]),
        .R(1'b0));
  FDRE \i_reg_394_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[4]_i_1_n_7 ),
        .Q(i_reg_394_reg[4]),
        .R(1'b0));
  CARRY4 \i_reg_394_reg[4]_i_1 
       (.CI(\i_reg_394_reg[0]_i_2_n_0 ),
        .CO({\i_reg_394_reg[4]_i_1_n_0 ,\i_reg_394_reg[4]_i_1_n_1 ,\i_reg_394_reg[4]_i_1_n_2 ,\i_reg_394_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_394_reg[4]_i_1_n_4 ,\i_reg_394_reg[4]_i_1_n_5 ,\i_reg_394_reg[4]_i_1_n_6 ,\i_reg_394_reg[4]_i_1_n_7 }),
        .S({\i_reg_394[4]_i_2_n_0 ,\i_reg_394[4]_i_3_n_0 ,\i_reg_394[4]_i_4_n_0 ,\i_reg_394[4]_i_5_n_0 }));
  FDRE \i_reg_394_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[4]_i_1_n_6 ),
        .Q(i_reg_394_reg[5]),
        .R(1'b0));
  FDRE \i_reg_394_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[4]_i_1_n_5 ),
        .Q(i_reg_394_reg[6]),
        .R(1'b0));
  FDRE \i_reg_394_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[4]_i_1_n_4 ),
        .Q(i_reg_394_reg[7]),
        .R(1'b0));
  FDRE \i_reg_394_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[8]_i_1_n_7 ),
        .Q(i_reg_394_reg[8]),
        .R(1'b0));
  CARRY4 \i_reg_394_reg[8]_i_1 
       (.CI(\i_reg_394_reg[4]_i_1_n_0 ),
        .CO({\i_reg_394_reg[8]_i_1_n_0 ,\i_reg_394_reg[8]_i_1_n_1 ,\i_reg_394_reg[8]_i_1_n_2 ,\i_reg_394_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_394_reg[8]_i_1_n_4 ,\i_reg_394_reg[8]_i_1_n_5 ,\i_reg_394_reg[8]_i_1_n_6 ,\i_reg_394_reg[8]_i_1_n_7 }),
        .S({\i_reg_394[8]_i_2_n_0 ,\i_reg_394[8]_i_3_n_0 ,\i_reg_394[8]_i_4_n_0 ,\i_reg_394[8]_i_5_n_0 }));
  FDRE \i_reg_394_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_3940),
        .D(\i_reg_394_reg[8]_i_1_n_6 ),
        .Q(i_reg_394_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3350)) 
    \inBlock_i_i_fu_118[0]_i_1 
       (.I0(find_boundary_U0_threshold_v_read),
        .I1(tmp_i_i_27_fu_258_p2),
        .I2(\inBlock_i_i_fu_118_reg_n_0_[0] ),
        .I3(bound_max_ce0),
        .O(\inBlock_i_i_fu_118[0]_i_1_n_0 ));
  FDRE \inBlock_i_i_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\inBlock_i_i_fu_118[0]_i_1_n_0 ),
        .Q(\inBlock_i_i_fu_118_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA2AAAAAAAAAAAAAA)) 
    internal_full_n_i_2__1
       (.I0(shiftReg_ce),
        .I1(find_boundary_U0_ap_start),
        .I2(ap_done_reg),
        .I3(Q[0]),
        .I4(threshold_v_c_empty_n),
        .I5(Vdist_cols_V_c_empty_n),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    internal_full_n_i_3
       (.I0(ap_rst_n),
        .I1(find_boundary_U0_threshold_v_read),
        .I2(shiftReg_ce),
        .O(internal_full_n_reg));
  LUT5 #(
    .INIT(32'h00800000)) 
    \length_reg_385[30]_i_2 
       (.I0(Vdist_cols_V_c_empty_n),
        .I1(threshold_v_c_empty_n),
        .I2(Q[0]),
        .I3(ap_done_reg),
        .I4(find_boundary_U0_ap_start),
        .O(find_boundary_U0_threshold_v_read));
  FDSE \length_reg_385_reg[0] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[0]),
        .Q(\length_reg_385_reg_n_0_[0] ),
        .S(SR));
  FDRE \length_reg_385_reg[10] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[10]),
        .Q(\length_reg_385_reg_n_0_[10] ),
        .R(SR));
  FDRE \length_reg_385_reg[11] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[11]),
        .Q(\length_reg_385_reg_n_0_[11] ),
        .R(SR));
  FDRE \length_reg_385_reg[12] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[12]),
        .Q(\length_reg_385_reg_n_0_[12] ),
        .R(SR));
  FDRE \length_reg_385_reg[13] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[13]),
        .Q(\length_reg_385_reg_n_0_[13] ),
        .R(SR));
  FDRE \length_reg_385_reg[14] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[14]),
        .Q(\length_reg_385_reg_n_0_[14] ),
        .R(SR));
  FDRE \length_reg_385_reg[15] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[15]),
        .Q(\length_reg_385_reg_n_0_[15] ),
        .R(SR));
  FDRE \length_reg_385_reg[16] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[16]),
        .Q(\length_reg_385_reg_n_0_[16] ),
        .R(SR));
  FDRE \length_reg_385_reg[17] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[17]),
        .Q(\length_reg_385_reg_n_0_[17] ),
        .R(SR));
  FDRE \length_reg_385_reg[18] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[18]),
        .Q(\length_reg_385_reg_n_0_[18] ),
        .R(SR));
  FDRE \length_reg_385_reg[19] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[19]),
        .Q(\length_reg_385_reg_n_0_[19] ),
        .R(SR));
  FDRE \length_reg_385_reg[1] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[1]),
        .Q(\length_reg_385_reg_n_0_[1] ),
        .R(SR));
  FDRE \length_reg_385_reg[20] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[20]),
        .Q(\length_reg_385_reg_n_0_[20] ),
        .R(SR));
  FDRE \length_reg_385_reg[21] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[21]),
        .Q(\length_reg_385_reg_n_0_[21] ),
        .R(SR));
  FDRE \length_reg_385_reg[22] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[22]),
        .Q(\length_reg_385_reg_n_0_[22] ),
        .R(SR));
  FDRE \length_reg_385_reg[23] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[23]),
        .Q(\length_reg_385_reg_n_0_[23] ),
        .R(SR));
  FDRE \length_reg_385_reg[24] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[24]),
        .Q(\length_reg_385_reg_n_0_[24] ),
        .R(SR));
  FDRE \length_reg_385_reg[25] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[25]),
        .Q(\length_reg_385_reg_n_0_[25] ),
        .R(SR));
  FDRE \length_reg_385_reg[26] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[26]),
        .Q(\length_reg_385_reg_n_0_[26] ),
        .R(SR));
  FDRE \length_reg_385_reg[27] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[27]),
        .Q(\length_reg_385_reg_n_0_[27] ),
        .R(SR));
  FDRE \length_reg_385_reg[28] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[28]),
        .Q(\length_reg_385_reg_n_0_[28] ),
        .R(SR));
  FDRE \length_reg_385_reg[29] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[29]),
        .Q(\length_reg_385_reg_n_0_[29] ),
        .R(SR));
  FDRE \length_reg_385_reg[2] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[2]),
        .Q(\length_reg_385_reg_n_0_[2] ),
        .R(SR));
  FDRE \length_reg_385_reg[30] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[30]),
        .Q(\length_reg_385_reg_n_0_[30] ),
        .R(SR));
  FDRE \length_reg_385_reg[3] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[3]),
        .Q(\length_reg_385_reg_n_0_[3] ),
        .R(SR));
  FDRE \length_reg_385_reg[4] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[4]),
        .Q(\length_reg_385_reg_n_0_[4] ),
        .R(SR));
  FDRE \length_reg_385_reg[5] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[5]),
        .Q(\length_reg_385_reg_n_0_[5] ),
        .R(SR));
  FDRE \length_reg_385_reg[6] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[6]),
        .Q(\length_reg_385_reg_n_0_[6] ),
        .R(SR));
  FDRE \length_reg_385_reg[7] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[7]),
        .Q(\length_reg_385_reg_n_0_[7] ),
        .R(SR));
  FDRE \length_reg_385_reg[8] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[8]),
        .Q(\length_reg_385_reg_n_0_[8] ),
        .R(SR));
  FDRE \length_reg_385_reg[9] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(out[9]),
        .Q(\length_reg_385_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \mOutPtr[3]_i_1__5 
       (.I0(shiftReg_ce),
        .I1(find_boundary_U0_ap_start),
        .I2(ap_done_reg),
        .I3(Q[0]),
        .I4(threshold_v_c_empty_n),
        .I5(Vdist_cols_V_c_empty_n),
        .O(E));
  FDRE \p_threshold_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [0]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \p_threshold_reg_379_reg[10] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [10]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \p_threshold_reg_379_reg[11] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [11]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \p_threshold_reg_379_reg[12] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [12]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \p_threshold_reg_379_reg[13] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [13]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \p_threshold_reg_379_reg[14] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [14]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \p_threshold_reg_379_reg[15] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [15]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \p_threshold_reg_379_reg[1] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [1]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \p_threshold_reg_379_reg[2] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [2]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \p_threshold_reg_379_reg[3] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [3]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \p_threshold_reg_379_reg[4] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [4]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \p_threshold_reg_379_reg[5] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [5]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \p_threshold_reg_379_reg[6] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [6]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \p_threshold_reg_379_reg[7] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [7]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \p_threshold_reg_379_reg[8] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [8]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \p_threshold_reg_379_reg[9] 
       (.C(ap_clk),
        .CE(find_boundary_U0_threshold_v_read),
        .D(\int_threshold_v_reg[15] [9]),
        .Q(\inBlock_i_i_fu_118_reg[0]_0 [9]),
        .R(1'b0));
  CARRY4 tmp_i_i_27_fu_258_p2_carry
       (.CI(1'b0),
        .CO({tmp_i_i_27_fu_258_p2_carry_n_0,tmp_i_i_27_fu_258_p2_carry_n_1,tmp_i_i_27_fu_258_p2_carry_n_2,tmp_i_i_27_fu_258_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\p_threshold_reg_379_reg[7]_0 ),
        .O(NLW_tmp_i_i_27_fu_258_p2_carry_O_UNCONNECTED[3:0]),
        .S(\SRL_SIG_reg[0][6] ));
  CARRY4 tmp_i_i_27_fu_258_p2_carry__0
       (.CI(tmp_i_i_27_fu_258_p2_carry_n_0),
        .CO({tmp_i_i_27_fu_258_p2,tmp_i_i_27_fu_258_p2_carry__0_n_1,tmp_i_i_27_fu_258_p2_carry__0_n_2,tmp_i_i_27_fu_258_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\p_threshold_reg_379_reg[15]_0 ),
        .O(NLW_tmp_i_i_27_fu_258_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(\SRL_SIG_reg[0][14] ));
  CARRY4 tmp_i_i_fu_195_p2_carry
       (.CI(1'b0),
        .CO({tmp_i_i_fu_195_p2_carry_n_0,tmp_i_i_fu_195_p2_carry_n_1,tmp_i_i_fu_195_p2_carry_n_2,tmp_i_i_fu_195_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O(NLW_tmp_i_i_fu_195_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 tmp_i_i_fu_195_p2_carry__0
       (.CI(tmp_i_i_fu_195_p2_carry_n_0),
        .CO({tmp_i_i_fu_195_p2_carry__0_n_0,tmp_i_i_fu_195_p2_carry__0_n_1,tmp_i_i_fu_195_p2_carry__0_n_2,tmp_i_i_fu_195_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_i_i_fu_195_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(\int_cols_reg[15] ));
  CARRY4 tmp_i_i_fu_195_p2_carry__1
       (.CI(tmp_i_i_fu_195_p2_carry__0_n_0),
        .CO({tmp_i_i_fu_195_p2_carry__1_n_0,tmp_i_i_fu_195_p2_carry__1_n_1,tmp_i_i_fu_195_p2_carry__1_n_2,tmp_i_i_fu_195_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_i_i_fu_195_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(\int_cols_reg[23] ));
  CARRY4 tmp_i_i_fu_195_p2_carry__2
       (.CI(tmp_i_i_fu_195_p2_carry__1_n_0),
        .CO({CO,tmp_i_i_fu_195_p2_carry__2_n_1,tmp_i_i_fu_195_p2_carry__2_n_2,tmp_i_i_fu_195_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({out[31],1'b0,1'b0,1'b0}),
        .O(NLW_tmp_i_i_fu_195_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\int_cols_reg[31] ));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "6" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
(* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* ORIG_REF_NAME = "projection_mul_hls" *) (* hls_module = "yes" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_projection_mul_hls
   (s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_r_TDATA,
    input_r_TKEEP,
    input_r_TSTRB,
    input_r_TUSER,
    input_r_TLAST,
    input_r_TID,
    input_r_TDEST,
    output_r_TDATA,
    output_r_TKEEP,
    output_r_TSTRB,
    output_r_TUSER,
    output_r_TLAST,
    output_r_TID,
    output_r_TDEST,
    bound_min_address0,
    bound_min_ce0,
    bound_min_d0,
    bound_min_q0,
    bound_min_we0,
    bound_max_address0,
    bound_max_ce0,
    bound_max_d0,
    bound_max_q0,
    bound_max_we0,
    input_r_TVALID,
    input_r_TREADY,
    output_r_TVALID,
    output_r_TREADY);
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [5:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [5:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [7:0]input_r_TDATA;
  input [0:0]input_r_TKEEP;
  input [0:0]input_r_TSTRB;
  input [0:0]input_r_TUSER;
  input [0:0]input_r_TLAST;
  input [0:0]input_r_TID;
  input [0:0]input_r_TDEST;
  output [7:0]output_r_TDATA;
  output [0:0]output_r_TKEEP;
  output [0:0]output_r_TSTRB;
  output [0:0]output_r_TUSER;
  output [0:0]output_r_TLAST;
  output [0:0]output_r_TID;
  output [0:0]output_r_TDEST;
  output [2:0]bound_min_address0;
  output bound_min_ce0;
  output [15:0]bound_min_d0;
  input [15:0]bound_min_q0;
  output bound_min_we0;
  output [2:0]bound_max_address0;
  output bound_max_ce0;
  output [15:0]bound_max_d0;
  input [15:0]bound_max_q0;
  output bound_max_we0;
  input input_r_TVALID;
  output input_r_TREADY;
  output output_r_TVALID;
  input output_r_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_video_strm_V_data_V_1_sel_wr036_out;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_V_din;
  wire AXIvideo2Mat_U0_n_67;
  wire AXIvideo2Mat_U0_n_69;
  wire AXIvideo2Mat_U0_n_70;
  wire AXIvideo2Mat_U0_n_71;
  wire AXIvideo2Mat_U0_n_81;
  wire Block_Mat_exit1614_p_U0_n_0;
  wire Block_Mat_exit1614_p_U0_n_1;
  wire Block_Mat_exit1614_p_U0_n_3;
  wire Block_Mat_exit1614_p_U0_n_4;
  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_n_1;
  wire Duplicate_U0_n_3;
  wire Duplicate_U0_n_5;
  wire Duplicate_U0_n_7;
  wire Duplicate_U0_src_cols_V_read;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire Mat2AXIvideo_U0_n_10;
  wire Mat2AXIvideo_U0_n_11;
  wire Mat2AXIvideo_U0_n_13;
  wire Mat2AXIvideo_U0_n_2;
  wire Mat2AXIvideo_U0_n_5;
  wire Mat2AXIvideo_U0_n_7;
  wire Mat2AXIvideo_U0_n_8;
  wire Not_U0_ap_start;
  wire [7:0]Not_U0_dst_data_stream_V_din;
  wire Not_U0_n_1;
  wire Not_U0_n_3;
  wire Not_U0_n_6;
  wire Not_U0_n_7;
  wire Not_U0_src_cols_V_read;
  wire [15:0]Reduce_my_U0_Vdst_data_stream_V_din;
  wire Reduce_my_U0_ap_start;
  wire Reduce_my_U0_n_18;
  wire Reduce_my_U0_n_19;
  wire Reduce_my_U0_n_21;
  wire Reduce_my_U0_n_22;
  wire Reduce_my_U0_n_24;
  wire Reduce_my_U0_n_27;
  wire Reduce_my_U0_n_29;
  wire Reduce_my_U0_src_cols_V_read;
  wire [0:0]\SRL_SIG_reg[0]_14 ;
  wire [0:0]\SRL_SIG_reg[1]_13 ;
  wire U8toBin_U0_ap_start;
  wire U8toBin_U0_n_1;
  wire U8toBin_U0_n_11;
  wire U8toBin_U0_n_12;
  wire U8toBin_U0_n_13;
  wire U8toBin_U0_n_14;
  wire U8toBin_U0_n_15;
  wire U8toBin_U0_n_2;
  wire U8toBin_U0_n_4;
  wire U8toBin_U0_n_5;
  wire U8toBin_U0_n_6;
  wire U8toBin_U0_n_8;
  wire U8toBin_U0_src_cols_V_read;
  wire Vdist_cols_V_c_U_n_2;
  wire Vdist_cols_V_c_U_n_37;
  wire Vdist_cols_V_c_U_n_38;
  wire Vdist_cols_V_c_U_n_39;
  wire Vdist_cols_V_c_U_n_4;
  wire Vdist_cols_V_c_U_n_40;
  wire Vdist_cols_V_c_U_n_41;
  wire Vdist_cols_V_c_U_n_42;
  wire Vdist_cols_V_c_U_n_43;
  wire Vdist_cols_V_c_U_n_44;
  wire Vdist_cols_V_c_U_n_45;
  wire Vdist_cols_V_c_U_n_46;
  wire Vdist_cols_V_c_U_n_47;
  wire Vdist_cols_V_c_U_n_48;
  wire Vdist_cols_V_c_U_n_49;
  wire Vdist_cols_V_c_U_n_50;
  wire Vdist_cols_V_c_U_n_51;
  wire Vdist_cols_V_c_U_n_52;
  wire [31:0]Vdist_cols_V_c_dout;
  wire Vdist_cols_V_c_empty_n;
  wire Vdist_cols_V_c_full_n;
  wire Vdist_data_stream_0_U_n_10;
  wire Vdist_data_stream_0_U_n_11;
  wire Vdist_data_stream_0_U_n_12;
  wire Vdist_data_stream_0_U_n_13;
  wire Vdist_data_stream_0_U_n_14;
  wire Vdist_data_stream_0_U_n_15;
  wire Vdist_data_stream_0_U_n_16;
  wire Vdist_data_stream_0_U_n_17;
  wire Vdist_data_stream_0_U_n_2;
  wire Vdist_data_stream_0_U_n_3;
  wire Vdist_data_stream_0_U_n_4;
  wire Vdist_data_stream_0_U_n_5;
  wire Vdist_data_stream_0_U_n_6;
  wire Vdist_data_stream_0_U_n_7;
  wire Vdist_data_stream_0_U_n_8;
  wire Vdist_data_stream_0_U_n_9;
  wire Vdist_data_stream_0_empty_n;
  wire Vdist_data_stream_0_full_n;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_11;
  wire ap_CS_fsm_state2_5;
  wire ap_CS_fsm_state2_8;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_done;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_n_0;
  wire bound_max_ce0;
  wire [15:0]bound_max_d0;
  wire bound_max_we0;
  wire [2:0]bound_min_address0;
  wire bound_min_we0;
  wire [31:0]cols;
  wire [31:0]cols_V_reg_398;
  wire dst_buffer_addr_reg_282_pp0_iter1_reg0;
  wire [0:0]dst_buffer_q0;
  wire exitcond1_i_i_fu_153_p2;
  wire exitcond2_i_fu_149_p2;
  wire exitcond3_i_fu_181_p2;
  wire exitcond4_i_fu_203_p2;
  wire exitcond5_i_fu_172_p2;
  wire find_boundary_U0_ap_ready;
  wire find_boundary_U0_ap_start;
  wire find_boundary_U0_n_2;
  wire find_boundary_U0_n_6;
  wire find_boundary_U0_n_7;
  wire find_boundary_U0_n_9;
  wire find_boundary_U0_threshold_v_read;
  wire [31:0]img_0_cols_V_c32_dout;
  wire img_0_cols_V_c32_empty_n;
  wire img_0_cols_V_c32_full_n;
  wire img_0_cols_V_c_U_n_2;
  wire img_0_cols_V_c_U_n_3;
  wire [31:0]img_0_cols_V_c_dout;
  wire img_0_cols_V_c_empty_n;
  wire img_0_cols_V_c_full_n;
  wire img_0_data_stream_0_U_n_0;
  wire [7:0]img_0_data_stream_0_dout;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_0_full_n;
  wire [31:0]img_0_rows_V_c31_dout;
  wire img_0_rows_V_c31_empty_n;
  wire img_0_rows_V_c31_full_n;
  wire [31:0]img_0_rows_V_c_dout;
  wire img_0_rows_V_c_empty_n;
  wire img_0_rows_V_c_full_n;
  wire [31:0]img_1_cols_V_c_dout;
  wire img_1_cols_V_c_empty_n;
  wire img_1_cols_V_c_full_n;
  wire img_1_data_stream_0_U_n_0;
  wire [7:0]img_1_data_stream_0_dout;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire [31:0]img_1_rows_V_c_dout;
  wire img_1_rows_V_c_empty_n;
  wire img_1_rows_V_c_full_n;
  wire [31:0]img_2_cols_V_c_dout;
  wire img_2_cols_V_c_empty_n;
  wire img_2_cols_V_c_full_n;
  wire img_2_data_stream_0_U_n_0;
  wire img_2_data_stream_0_U_n_5;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire [31:0]img_2_rows_V_c_dout;
  wire img_2_rows_V_c_empty_n;
  wire img_2_rows_V_c_full_n;
  wire img_original_0_cols_s_U_n_1;
  wire [31:0]img_original_0_cols_s_dout;
  wire img_original_0_cols_s_empty_n;
  wire img_original_0_data_s_U_n_0;
  wire img_original_0_data_s_U_n_1;
  wire img_original_0_data_s_empty_n;
  wire img_original_0_data_s_full_n;
  wire [31:0]img_original_0_rows_s_dout;
  wire img_original_0_rows_s_empty_n;
  wire img_original_0_rows_s_full_n;
  wire [31:0]img_original_1_cols_s_dout;
  wire img_original_1_cols_s_empty_n;
  wire img_original_1_cols_s_full_n;
  wire img_original_1_data_s_U_n_0;
  wire img_original_1_data_s_U_n_3;
  wire img_original_1_data_s_U_n_4;
  wire [7:0]img_original_1_data_s_dout;
  wire img_original_1_data_s_empty_n;
  wire img_original_1_data_s_full_n;
  wire [31:0]img_original_1_rows_s_dout;
  wire img_original_1_rows_s_empty_n;
  wire img_original_1_rows_s_full_n;
  wire [7:0]input_r_TDATA;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire [0:0]input_r_TUSER;
  wire input_r_TVALID;
  wire internal_empty_n4_out;
  wire internal_empty_n4_out_10;
  wire internal_empty_n4_out_12;
  wire internal_empty_n4_out_15;
  wire internal_empty_n4_out_16;
  wire internal_empty_n4_out_2;
  wire internal_empty_n4_out_3;
  wire internal_empty_n4_out_7;
  wire interrupt;
  wire length_reg_385;
  wire [7:0]output_r_TDATA;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire [0:0]output_r_TUSER;
  wire output_r_TVALID;
  wire p_0_in;
  wire [15:0]p_threshold_reg_379;
  wire projection_mul_hls_AXILiteS_s_axi_U_n_87;
  wire projection_mul_hls_AXILiteS_s_axi_U_n_89;
  wire projection_mul_hls_AXILiteS_s_axi_U_n_91;
  wire projection_mul_hls_AXILiteS_s_axi_U_n_92;
  wire projection_mul_hls_AXILiteS_s_axi_U_n_95;
  wire projection_mul_hls_AXILiteS_s_axi_U_n_96;
  wire [31:0]rows;
  wire [31:0]rows_V_reg_393;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_17;
  wire shiftReg_ce_4;
  wire shiftReg_ce_6;
  wire shiftReg_ce_9;
  wire start_for_Duplicate_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Not_U0_U_n_2;
  wire start_for_Not_U0_full_n;
  wire start_for_Reduce_my_U0_full_n;
  wire start_for_U8toBin_U0_full_n;
  wire start_for_U8toBindEe_U_n_2;
  wire start_for_find_boundary_U0_full_n;
  wire start_once_reg;
  wire [15:0]threshold_v;
  wire threshold_v_c_U_n_1;
  wire [15:0]threshold_v_c_dout;
  wire threshold_v_c_empty_n;

  assign bound_max_address0[2:0] = bound_min_address0;
  assign bound_min_ce0 = bound_max_ce0;
  assign bound_min_d0[15:0] = bound_max_d0;
  assign output_r_TDEST[0] = \<const0> ;
  assign output_r_TID[0] = \<const0> ;
  assign output_r_TKEEP[0] = \<const1> ;
  assign output_r_TSTRB[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  m3_for_arty_a7_projection_mul_hls_0_0_AXIvideo2Mat AXIvideo2Mat_U0
       (.D(cols_V_reg_398),
        .E(AXIvideo2Mat_U0_n_71),
        .Not_U0_ap_start(Not_U0_ap_start),
        .Q(AXIvideo2Mat_U0_n_67),
        .\SRL_SIG_reg[0][7] (AXIvideo2Mat_U0_img_data_stream_V_din),
        .\SRL_SIG_reg[1][31] (rows_V_reg_393),
        .\ap_CS_fsm_reg[0]_0 (Not_U0_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg(AXIvideo2Mat_U0_n_69),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_0(AXIvideo2Mat_U0_n_81),
        .ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg(AXIvideo2Mat_U0_n_70),
        .ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_0(ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_n_0),
        .img_0_cols_V_c32_empty_n(img_0_cols_V_c32_empty_n),
        .img_0_cols_V_c32_full_n(img_0_cols_V_c32_full_n),
        .img_0_cols_V_c_dout(img_0_cols_V_c_dout),
        .img_0_cols_V_c_empty_n(img_0_cols_V_c_empty_n),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .img_0_rows_V_c31_empty_n(img_0_rows_V_c31_empty_n),
        .img_0_rows_V_c31_full_n(img_0_rows_V_c31_full_n),
        .img_0_rows_V_c_dout(img_0_rows_V_c_dout),
        .img_0_rows_V_c_empty_n(img_0_rows_V_c_empty_n),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TLAST(input_r_TLAST),
        .input_r_TREADY(input_r_TREADY),
        .input_r_TUSER(input_r_TUSER),
        .input_r_TVALID(input_r_TVALID),
        .internal_empty_n_reg(img_0_cols_V_c_U_n_3),
        .internal_full_n_reg(start_for_Not_U0_U_n_2),
        .shiftReg_ce(shiftReg_ce_0),
        .shiftReg_ce_0(shiftReg_ce),
        .shiftReg_ce_1(shiftReg_ce_17),
        .start_for_Not_U0_full_n(start_for_Not_U0_full_n),
        .start_once_reg(start_once_reg));
  m3_for_arty_a7_projection_mul_hls_0_0_Block_Mat_exit1614_p Block_Mat_exit1614_p_U0
       (.E(Block_Mat_exit1614_p_U0_n_0),
        .Q(find_boundary_U0_ap_ready),
        .\ap_CS_fsm_reg[0] (start_for_U8toBindEe_U_n_2),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg(ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_n_0),
        .find_boundary_U0_ap_start(find_boundary_U0_ap_start),
        .int_ap_idle_reg(Block_Mat_exit1614_p_U0_n_4),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg(Vdist_cols_V_c_U_n_2),
        .\mOutPtr_reg[0] (Block_Mat_exit1614_p_U0_n_1),
        .\mOutPtr_reg[3] (Block_Mat_exit1614_p_U0_n_3),
        .start_for_Duplicate_U0_full_n(start_for_Duplicate_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_for_Reduce_my_U0_full_n(start_for_Reduce_my_U0_full_n),
        .start_for_U8toBin_U0_full_n(start_for_U8toBin_U0_full_n),
        .start_for_find_boundary_U0_full_n(start_for_find_boundary_U0_full_n));
  m3_for_arty_a7_projection_mul_hls_0_0_Duplicate Duplicate_U0
       (.AXI_video_strm_V_data_V_1_sel_wr036_out(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .CO(exitcond5_i_fu_172_p2),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Duplicate_U0_src_cols_V_read(Duplicate_U0_src_cols_V_read),
        .Q({ap_CS_fsm_state2,Duplicate_U0_n_5}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_1_cols_V_c_empty_n(img_1_cols_V_c_empty_n),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_1_rows_V_c_empty_n(img_1_rows_V_c_empty_n),
        .img_original_0_data_s_full_n(img_original_0_data_s_full_n),
        .img_original_1_data_s_full_n(img_original_1_data_s_full_n),
        .\int_cols_reg[31] (img_1_cols_V_c_dout),
        .\mOutPtr_reg[0] (Duplicate_U0_n_1),
        .\mOutPtr_reg[0]_0 (Duplicate_U0_n_3),
        .\mOutPtr_reg[0]_1 (img_1_data_stream_0_U_n_0),
        .\mOutPtr_reg[0]_2 (img_original_1_data_s_U_n_0),
        .\mOutPtr_reg[2] (Duplicate_U0_n_7),
        .out(img_1_rows_V_c_dout),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_4));
  GND GND
       (.G(\<const0> ));
  m3_for_arty_a7_projection_mul_hls_0_0_Mat2AXIvideo Mat2AXIvideo_U0
       (.AXI_video_strm_V_data_V_1_sel_wr036_out(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .CO(exitcond4_i_fu_203_p2),
        .D(img_original_1_data_s_dout),
        .E(Mat2AXIvideo_U0_n_5),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(find_boundary_U0_ap_ready),
        .\ap_CS_fsm_reg[0]_0 (Mat2AXIvideo_U0_n_8),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(Mat2AXIvideo_U0_n_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_done(ap_sync_done),
        .img_original_1_cols_s_empty_n(img_original_1_cols_s_empty_n),
        .img_original_1_data_s_empty_n(img_original_1_data_s_empty_n),
        .img_original_1_rows_s_empty_n(img_original_1_rows_s_empty_n),
        .\int_rows_reg[31] (img_original_1_rows_s_dout),
        .internal_empty_n4_out(internal_empty_n4_out_3),
        .internal_empty_n4_out_0(internal_empty_n4_out_2),
        .internal_full_n_reg(Mat2AXIvideo_U0_n_10),
        .internal_full_n_reg_0(Mat2AXIvideo_U0_n_13),
        .\mOutPtr_reg[1] (Mat2AXIvideo_U0_n_7),
        .\mOutPtr_reg[3] (Mat2AXIvideo_U0_n_11),
        .out(img_original_1_cols_s_dout),
        .output_r_TDATA(output_r_TDATA),
        .output_r_TLAST(output_r_TLAST),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TUSER(output_r_TUSER),
        .output_r_TVALID(output_r_TVALID),
        .shiftReg_ce(shiftReg_ce_17),
        .start_once_reg_reg(Block_Mat_exit1614_p_U0_n_1));
  m3_for_arty_a7_projection_mul_hls_0_0_Not_r Not_U0
       (.CO(exitcond1_i_i_fu_153_p2),
        .D(img_0_cols_V_c32_dout),
        .Not_U0_ap_start(Not_U0_ap_start),
        .Not_U0_src_cols_V_read(Not_U0_src_cols_V_read),
        .Q({ap_CS_fsm_state2_5,Not_U0_n_3}),
        .\SRL_SIG_reg[0][7] (Not_U0_dst_data_stream_V_din),
        .\SRL_SIG_reg[0][7]_0 (img_0_data_stream_0_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_0_cols_V_c32_empty_n(img_0_cols_V_c32_empty_n),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_rows_V_c31_empty_n(img_0_rows_V_c31_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .\mOutPtr_reg[0] (Not_U0_n_1),
        .\mOutPtr_reg[0]_0 (img_0_data_stream_0_U_n_0),
        .\mOutPtr_reg[1] (Not_U0_n_6),
        .\mOutPtr_reg[2] (Not_U0_n_7),
        .\rows_V_reg_393_reg[31] (img_0_rows_V_c31_dout),
        .shiftReg_ce(shiftReg_ce_4),
        .shiftReg_ce_0(shiftReg_ce));
  m3_for_arty_a7_projection_mul_hls_0_0_Reduce_my Reduce_my_U0
       (.CO(exitcond3_i_fu_181_p2),
        .DOBDO(dst_buffer_q0),
        .E(Reduce_my_U0_n_22),
        .Q(Reduce_my_U0_Vdst_data_stream_V_din),
        .Reduce_my_U0_ap_start(Reduce_my_U0_ap_start),
        .Reduce_my_U0_src_cols_V_read(Reduce_my_U0_src_cols_V_read),
        .S(img_2_data_stream_0_U_n_5),
        .Vdist_data_stream_0_full_n(Vdist_data_stream_0_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_buffer_addr_reg_282_pp0_iter1_reg0(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .\i_V_reg_259_reg[31]_0 ({ap_CS_fsm_state2_8,Reduce_my_U0_n_21}),
        .img_2_cols_V_c_empty_n(img_2_cols_V_c_empty_n),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .img_2_rows_V_c_empty_n(img_2_rows_V_c_empty_n),
        .\int_cols_reg[31] (img_2_cols_V_c_dout),
        .internal_empty_n4_out(internal_empty_n4_out_7),
        .internal_full_n_reg(Reduce_my_U0_n_27),
        .internal_full_n_reg_0(Reduce_my_U0_n_29),
        .\mOutPtr_reg[2] (Reduce_my_U0_n_24),
        .out(img_2_rows_V_c_dout),
        .shiftReg_ce(shiftReg_ce_6),
        .start_once_reg_reg(Block_Mat_exit1614_p_U0_n_1),
        .\tmp_4_reg_288_reg[15]_0 (Reduce_my_U0_n_18),
        .\tmp_i_40_reg_264_reg[0]_0 (Reduce_my_U0_n_19));
  m3_for_arty_a7_projection_mul_hls_0_0_U8toBin U8toBin_U0
       (.CO(exitcond2_i_fu_149_p2),
        .E(U8toBin_U0_n_6),
        .Q({ap_CS_fsm_state2_11,U8toBin_U0_n_4}),
        .\SRL_SIG_reg[0][0] (U8toBin_U0_n_15),
        .\SRL_SIG_reg[0][2] (img_original_1_data_s_U_n_4),
        .\SRL_SIG_reg[0]_2 (\SRL_SIG_reg[0]_14 ),
        .\SRL_SIG_reg[1][0] (U8toBin_U0_n_14),
        .\SRL_SIG_reg[1][0]_0 (img_original_1_data_s_U_n_3),
        .\SRL_SIG_reg[1]_3 (\SRL_SIG_reg[1]_13 ),
        .U8toBin_U0_ap_start(U8toBin_U0_ap_start),
        .U8toBin_U0_src_cols_V_read(U8toBin_U0_src_cols_V_read),
        .\ap_CS_fsm_reg[0]_0 (Not_U0_n_3),
        .\ap_CS_fsm_reg[0]_1 (Reduce_my_U0_n_21),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(Reduce_my_U0_n_18),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_buffer_addr_reg_282_pp0_iter1_reg0(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .find_boundary_U0_ap_start(find_boundary_U0_ap_start),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .img_original_0_cols_s_empty_n(img_original_0_cols_s_empty_n),
        .img_original_0_data_s_empty_n(img_original_0_data_s_empty_n),
        .img_original_0_rows_s_empty_n(img_original_0_rows_s_empty_n),
        .int_ap_idle_reg(U8toBin_U0_n_13),
        .\int_rows_reg[31] (img_original_0_rows_s_dout),
        .internal_empty_n4_out(internal_empty_n4_out_10),
        .internal_full_n_reg(U8toBin_U0_n_5),
        .internal_full_n_reg_0(U8toBin_U0_n_12),
        .\mOutPtr_reg[0] (U8toBin_U0_n_1),
        .\mOutPtr_reg[0]_0 (U8toBin_U0_n_2),
        .\mOutPtr_reg[0]_1 (img_original_0_data_s_U_n_1),
        .\mOutPtr_reg[0]_2 (img_2_data_stream_0_U_n_0),
        .\mOutPtr_reg[1] (U8toBin_U0_n_11),
        .\mOutPtr_reg[2] (U8toBin_U0_n_8),
        .out(img_original_0_cols_s_dout),
        .shiftReg_ce(shiftReg_ce_9),
        .shiftReg_ce_0(shiftReg_ce_1),
        .shiftReg_ce_1(shiftReg_ce_17),
        .start_once_reg_reg(Block_Mat_exit1614_p_U0_n_1));
  VCC VCC
       (.P(\<const1> ));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d7_A Vdist_cols_V_c_U
       (.CO(p_0_in),
        .DI(Vdist_cols_V_c_U_n_4),
        .E(find_boundary_U0_n_9),
        .Q(find_boundary_U0_n_6),
        .S({Vdist_cols_V_c_U_n_37,Vdist_cols_V_c_U_n_38,Vdist_cols_V_c_U_n_39,Vdist_cols_V_c_U_n_40}),
        .SR(length_reg_385),
        .Vdist_cols_V_c_empty_n(Vdist_cols_V_c_empty_n),
        .Vdist_cols_V_c_full_n(Vdist_cols_V_c_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .find_boundary_U0_ap_start(find_boundary_U0_ap_start),
        .find_boundary_U0_threshold_v_read(find_boundary_U0_threshold_v_read),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n),
        .img_1_rows_V_c_full_n(img_1_rows_V_c_full_n),
        .img_2_rows_V_c_full_n(img_2_rows_V_c_full_n),
        .\int_cols_reg[31] (cols),
        .internal_empty_n4_out(internal_empty_n4_out_12),
        .internal_empty_n_reg_0(find_boundary_U0_n_7),
        .internal_full_n_reg_0(threshold_v_c_U_n_1),
        .internal_full_n_reg_1(img_original_0_cols_s_U_n_1),
        .\length_reg_385_reg[0] ({Vdist_cols_V_c_U_n_41,Vdist_cols_V_c_U_n_42,Vdist_cols_V_c_U_n_43,Vdist_cols_V_c_U_n_44}),
        .\length_reg_385_reg[0]_0 ({Vdist_cols_V_c_U_n_45,Vdist_cols_V_c_U_n_46,Vdist_cols_V_c_U_n_47,Vdist_cols_V_c_U_n_48}),
        .\length_reg_385_reg[0]_1 ({Vdist_cols_V_c_U_n_49,Vdist_cols_V_c_U_n_50,Vdist_cols_V_c_U_n_51,Vdist_cols_V_c_U_n_52}),
        .out(Vdist_cols_V_c_dout),
        .shiftReg_ce(shiftReg_ce_17),
        .start_once_reg_reg(Vdist_cols_V_c_U_n_2),
        .threshold_v_c_empty_n(threshold_v_c_empty_n));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w16_d2_A Vdist_data_stream_0_U
       (.D(Reduce_my_U0_Vdst_data_stream_V_din),
        .DI({Vdist_data_stream_0_U_n_6,Vdist_data_stream_0_U_n_7,Vdist_data_stream_0_U_n_8,Vdist_data_stream_0_U_n_9}),
        .Q(p_threshold_reg_379),
        .S({Vdist_data_stream_0_U_n_2,Vdist_data_stream_0_U_n_3,Vdist_data_stream_0_U_n_4,Vdist_data_stream_0_U_n_5}),
        .Vdist_data_stream_0_empty_n(Vdist_data_stream_0_empty_n),
        .Vdist_data_stream_0_full_n(Vdist_data_stream_0_full_n),
        .\ap_CS_fsm_reg[1] (ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(find_boundary_U0_n_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\inBlock_i_i_fu_118_reg[0] ({Vdist_data_stream_0_U_n_10,Vdist_data_stream_0_U_n_11,Vdist_data_stream_0_U_n_12,Vdist_data_stream_0_U_n_13}),
        .\inBlock_i_i_fu_118_reg[0]_0 ({Vdist_data_stream_0_U_n_14,Vdist_data_stream_0_U_n_15,Vdist_data_stream_0_U_n_16,Vdist_data_stream_0_U_n_17}),
        .internal_empty_n_reg_0(bound_max_ce0),
        .shiftReg_ce(shiftReg_ce_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2Mat_U0_n_81),
        .Q(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(projection_mul_hls_AXILiteS_s_axi_U_n_96),
        .Q(ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_n_0),
        .R(1'b0));
  m3_for_arty_a7_projection_mul_hls_0_0_find_boundary find_boundary_U0
       (.CO(p_0_in),
        .DI(Vdist_cols_V_c_U_n_4),
        .E(find_boundary_U0_n_9),
        .Q({find_boundary_U0_ap_ready,ap_CS_fsm_pp0_stage0,find_boundary_U0_n_6}),
        .S({Vdist_cols_V_c_U_n_37,Vdist_cols_V_c_U_n_38,Vdist_cols_V_c_U_n_39,Vdist_cols_V_c_U_n_40}),
        .SR(length_reg_385),
        .\SRL_SIG_reg[0][14] ({Vdist_data_stream_0_U_n_2,Vdist_data_stream_0_U_n_3,Vdist_data_stream_0_U_n_4,Vdist_data_stream_0_U_n_5}),
        .\SRL_SIG_reg[0][6] ({Vdist_data_stream_0_U_n_10,Vdist_data_stream_0_U_n_11,Vdist_data_stream_0_U_n_12,Vdist_data_stream_0_U_n_13}),
        .Vdist_cols_V_c_empty_n(Vdist_cols_V_c_empty_n),
        .Vdist_data_stream_0_empty_n(Vdist_data_stream_0_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter1_reg_0(find_boundary_U0_n_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_done(ap_sync_done),
        .bound_max_ce0(bound_max_ce0),
        .\bound_max_d0[15] (bound_max_d0),
        .bound_max_we0(bound_max_we0),
        .bound_min_address0(bound_min_address0),
        .bound_min_we0(bound_min_we0),
        .find_boundary_U0_ap_start(find_boundary_U0_ap_start),
        .find_boundary_U0_threshold_v_read(find_boundary_U0_threshold_v_read),
        .\inBlock_i_i_fu_118_reg[0]_0 (p_threshold_reg_379),
        .\int_cols_reg[15] ({Vdist_cols_V_c_U_n_41,Vdist_cols_V_c_U_n_42,Vdist_cols_V_c_U_n_43,Vdist_cols_V_c_U_n_44}),
        .\int_cols_reg[23] ({Vdist_cols_V_c_U_n_45,Vdist_cols_V_c_U_n_46,Vdist_cols_V_c_U_n_47,Vdist_cols_V_c_U_n_48}),
        .\int_cols_reg[31] ({Vdist_cols_V_c_U_n_49,Vdist_cols_V_c_U_n_50,Vdist_cols_V_c_U_n_51,Vdist_cols_V_c_U_n_52}),
        .\int_threshold_v_reg[15] (threshold_v_c_dout),
        .internal_empty_n4_out(internal_empty_n4_out_12),
        .internal_full_n_reg(find_boundary_U0_n_7),
        .out(Vdist_cols_V_c_dout),
        .\p_threshold_reg_379_reg[15]_0 ({Vdist_data_stream_0_U_n_6,Vdist_data_stream_0_U_n_7,Vdist_data_stream_0_U_n_8,Vdist_data_stream_0_U_n_9}),
        .\p_threshold_reg_379_reg[7]_0 ({Vdist_data_stream_0_U_n_14,Vdist_data_stream_0_U_n_15,Vdist_data_stream_0_U_n_16,Vdist_data_stream_0_U_n_17}),
        .shiftReg_ce(shiftReg_ce_17),
        .threshold_v_c_empty_n(threshold_v_c_empty_n));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A img_0_cols_V_c32_U
       (.D(img_0_cols_V_c32_dout),
        .E(AXIvideo2Mat_U0_n_71),
        .Not_U0_src_cols_V_read(Not_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cols_V_reg_398_reg[31] (cols_V_reg_398),
        .img_0_cols_V_c32_empty_n(img_0_cols_V_c32_empty_n),
        .img_0_cols_V_c32_full_n(img_0_cols_V_c32_full_n),
        .shiftReg_ce(shiftReg_ce_0));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A_0 img_0_cols_V_c_U
       (.E(projection_mul_hls_AXILiteS_s_axi_U_n_87),
        .Q(cols),
        .\SRL_SIG_reg[0][31] (img_0_cols_V_c_U_n_2),
        .Vdist_cols_V_c_full_n(Vdist_cols_V_c_full_n),
        .\ap_CS_fsm_reg[0] (img_0_cols_V_c_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_0_cols_V_c32_full_n(img_0_cols_V_c32_full_n),
        .img_0_cols_V_c_dout(img_0_cols_V_c_dout),
        .img_0_cols_V_c_empty_n(img_0_cols_V_c_empty_n),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n),
        .img_0_rows_V_c31_full_n(img_0_rows_V_c31_full_n),
        .img_0_rows_V_c_empty_n(img_0_rows_V_c_empty_n),
        .img_1_rows_V_c_full_n(img_1_rows_V_c_full_n),
        .img_2_rows_V_c_full_n(img_2_rows_V_c_full_n),
        .internal_full_n_reg_0(start_for_Not_U0_U_n_2),
        .shiftReg_ce(shiftReg_ce_0),
        .shiftReg_ce_0(shiftReg_ce_17));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A img_0_data_stream_0_U
       (.D(AXIvideo2Mat_U0_img_data_stream_V_din),
        .\ap_CS_fsm_reg[2] (Not_U0_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .internal_empty_n_reg_0(Not_U0_n_1),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_5_reg_209_reg[7]_inv (img_0_data_stream_0_U_n_0),
        .\tmp_5_reg_209_reg[7]_inv_0 (img_0_data_stream_0_dout));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A_1 img_0_rows_V_c31_U
       (.D(rows_V_reg_393),
        .E(AXIvideo2Mat_U0_n_71),
        .Not_U0_src_cols_V_read(Not_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_0_rows_V_c31_empty_n(img_0_rows_V_c31_empty_n),
        .img_0_rows_V_c31_full_n(img_0_rows_V_c31_full_n),
        .\rows_V_reg_181_reg[31] (img_0_rows_V_c31_dout),
        .shiftReg_ce(shiftReg_ce_0));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d2_A_2 img_0_rows_V_c_U
       (.E(projection_mul_hls_AXILiteS_s_axi_U_n_87),
        .Q(rows),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_0_rows_V_c_dout(img_0_rows_V_c_dout),
        .img_0_rows_V_c_empty_n(img_0_rows_V_c_empty_n),
        .img_0_rows_V_c_full_n(img_0_rows_V_c_full_n),
        .shiftReg_ce(shiftReg_ce_0),
        .shiftReg_ce_0(shiftReg_ce_17));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d4_A img_1_cols_V_c_U
       (.Duplicate_U0_src_cols_V_read(Duplicate_U0_src_cols_V_read),
        .E(projection_mul_hls_AXILiteS_s_axi_U_n_89),
        .Q(cols),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_1_cols_V_c_empty_n(img_1_cols_V_c_empty_n),
        .img_1_cols_V_c_full_n(img_1_cols_V_c_full_n),
        .out(img_1_cols_V_c_dout),
        .shiftReg_ce(shiftReg_ce_17));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_3 img_1_data_stream_0_U
       (.D(Not_U0_dst_data_stream_V_din),
        .\SRL_SIG_reg[0][7] (img_1_data_stream_0_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_1_data_stream_0_dout(img_1_data_stream_0_dout),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .\mOutPtr_reg[0]_0 (Duplicate_U0_n_1),
        .shiftReg_ce(shiftReg_ce_4),
        .shiftReg_ce_0(shiftReg_ce_1));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d4_A_4 img_1_rows_V_c_U
       (.Duplicate_U0_src_cols_V_read(Duplicate_U0_src_cols_V_read),
        .E(projection_mul_hls_AXILiteS_s_axi_U_n_89),
        .Q(rows),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_1_rows_V_c_empty_n(img_1_rows_V_c_empty_n),
        .img_1_rows_V_c_full_n(img_1_rows_V_c_full_n),
        .out(img_1_rows_V_c_dout),
        .shiftReg_ce(shiftReg_ce_17));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d6_A img_2_cols_V_c_U
       (.E(projection_mul_hls_AXILiteS_s_axi_U_n_91),
        .Q(cols),
        .Reduce_my_U0_src_cols_V_read(Reduce_my_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_2_cols_V_c_empty_n(img_2_cols_V_c_empty_n),
        .img_2_cols_V_c_full_n(img_2_cols_V_c_full_n),
        .internal_empty_n4_out(internal_empty_n4_out_16),
        .out(img_2_cols_V_c_dout),
        .shiftReg_ce(shiftReg_ce_17));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_5 img_2_data_stream_0_U
       (.DOBDO(dst_buffer_q0),
        .S(img_2_data_stream_0_U_n_5),
        .\SRL_SIG_reg[0][0] (U8toBin_U0_n_14),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_14 ),
        .\SRL_SIG_reg[1]_1 (\SRL_SIG_reg[1]_13 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(U8toBin_U0_n_2),
        .ap_enable_reg_pp0_iter1_reg_0(Reduce_my_U0_n_18),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_buffer_addr_reg_282_pp0_iter1_reg0(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .internal_empty_n_reg_0(Reduce_my_U0_n_27),
        .\mOutPtr_reg[1]_0 (img_2_data_stream_0_U_n_0),
        .shiftReg_ce(shiftReg_ce_9),
        .\tmp_i_36_reg_209_reg[0] (U8toBin_U0_n_15),
        .\tmp_i_40_reg_264_reg[0] (Reduce_my_U0_n_19));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d6_A_6 img_2_rows_V_c_U
       (.E(projection_mul_hls_AXILiteS_s_axi_U_n_91),
        .Q(rows),
        .Reduce_my_U0_src_cols_V_read(Reduce_my_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_2_rows_V_c_empty_n(img_2_rows_V_c_empty_n),
        .img_2_rows_V_c_full_n(img_2_rows_V_c_full_n),
        .internal_empty_n4_out(internal_empty_n4_out_16),
        .out(img_2_rows_V_c_dout),
        .shiftReg_ce(shiftReg_ce_17));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A img_original_0_cols_s_U
       (.E(projection_mul_hls_AXILiteS_s_axi_U_n_92),
        .Q(cols),
        .\SRL_SIG_reg[0][31] (img_original_0_cols_s_U_n_1),
        .U8toBin_U0_src_cols_V_read(U8toBin_U0_src_cols_V_read),
        .\ap_CS_fsm_reg[0] (U8toBin_U0_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_0_rows_V_c_full_n(img_0_rows_V_c_full_n),
        .img_2_cols_V_c_full_n(img_2_cols_V_c_full_n),
        .img_original_0_cols_s_empty_n(img_original_0_cols_s_empty_n),
        .img_original_1_rows_s_full_n(img_original_1_rows_s_full_n),
        .internal_empty_n4_out(internal_empty_n4_out_15),
        .out(img_original_0_cols_s_dout),
        .shiftReg_ce(shiftReg_ce_17));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_7 img_original_0_data_s_U
       (.\ap_CS_fsm_reg[2] (U8toBin_U0_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_original_0_data_s_empty_n(img_original_0_data_s_empty_n),
        .img_original_0_data_s_full_n(img_original_0_data_s_full_n),
        .internal_empty_n_reg_0(U8toBin_U0_n_1),
        .\mOutPtr_reg[1]_0 (img_original_0_data_s_U_n_0),
        .\mOutPtr_reg[1]_1 (img_original_0_data_s_U_n_1),
        .shiftReg_ce(shiftReg_ce_1));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A_8 img_original_0_rows_s_U
       (.E(projection_mul_hls_AXILiteS_s_axi_U_n_92),
        .Q(rows),
        .U8toBin_U0_src_cols_V_read(U8toBin_U0_src_cols_V_read),
        .\ap_CS_fsm_reg[0] (U8toBin_U0_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_original_0_rows_s_empty_n(img_original_0_rows_s_empty_n),
        .img_original_0_rows_s_full_n(img_original_0_rows_s_full_n),
        .internal_empty_n4_out(internal_empty_n4_out_15),
        .out(img_original_0_rows_s_dout),
        .shiftReg_ce(shiftReg_ce_17));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A_9 img_original_1_cols_s_U
       (.E(Mat2AXIvideo_U0_n_11),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(cols),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_original_1_cols_s_empty_n(img_original_1_cols_s_empty_n),
        .img_original_1_cols_s_full_n(img_original_1_cols_s_full_n),
        .internal_empty_n4_out(internal_empty_n4_out_2),
        .internal_empty_n_reg_0(Mat2AXIvideo_U0_n_10),
        .out(img_original_1_cols_s_dout),
        .shiftReg_ce(shiftReg_ce_17));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w8_d2_A_10 img_original_1_data_s_U
       (.\AXI_video_strm_V_data_V_1_payload_A_reg[7] (img_original_1_data_s_U_n_0),
        .AXI_video_strm_V_data_V_1_sel_wr036_out(AXI_video_strm_V_data_V_1_sel_wr036_out),
        .D(img_original_1_data_s_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_1_data_stream_0_dout(img_1_data_stream_0_dout),
        .img_original_1_data_s_empty_n(img_original_1_data_s_empty_n),
        .img_original_1_data_s_full_n(img_original_1_data_s_full_n),
        .\mOutPtr_reg[0]_0 (Duplicate_U0_n_3),
        .\mOutPtr_reg[0]_1 (img_original_0_data_s_U_n_1),
        .\mOutPtr_reg[1]_0 (img_original_0_data_s_U_n_0),
        .shiftReg_ce(shiftReg_ce_1),
        .\tmp_i_36_reg_209_reg[0] (img_original_1_data_s_U_n_3),
        .\tmp_i_36_reg_209_reg[0]_0 (img_original_1_data_s_U_n_4));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d5_A_11 img_original_1_rows_s_U
       (.E(Mat2AXIvideo_U0_n_11),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(rows),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_original_1_rows_s_empty_n(img_original_1_rows_s_empty_n),
        .img_original_1_rows_s_full_n(img_original_1_rows_s_full_n),
        .internal_empty_n4_out(internal_empty_n4_out_2),
        .internal_empty_n_reg_0(Mat2AXIvideo_U0_n_10),
        .out(img_original_1_rows_s_dout),
        .shiftReg_ce(shiftReg_ce_17));
  m3_for_arty_a7_projection_mul_hls_0_0_projection_mul_hls_AXILiteS_s_axi projection_mul_hls_AXILiteS_s_axi_U
       (.Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .E(projection_mul_hls_AXILiteS_s_axi_U_n_87),
        .Q(rows),
        .Reduce_my_U0_ap_start(Reduce_my_U0_ap_start),
        .\SRL_SIG_reg[0][31] (cols),
        .U8toBin_U0_ap_start(U8toBin_U0_ap_start),
        .\ap_CS_fsm_reg[0] (Duplicate_U0_n_5),
        .\ap_CS_fsm_reg[0]_0 (Reduce_my_U0_n_21),
        .\ap_CS_fsm_reg[0]_1 (U8toBin_U0_n_4),
        .\ap_CS_fsm_reg[3] (AXIvideo2Mat_U0_n_70),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_done(ap_sync_done),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg(projection_mul_hls_AXILiteS_s_axi_U_n_96),
        .ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_0(ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_n_0),
        .ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_1(AXIvideo2Mat_U0_n_69),
        .img_1_cols_V_c_empty_n(img_1_cols_V_c_empty_n),
        .img_1_rows_V_c_empty_n(img_1_rows_V_c_empty_n),
        .img_2_cols_V_c_empty_n(img_2_cols_V_c_empty_n),
        .img_2_rows_V_c_empty_n(img_2_rows_V_c_empty_n),
        .img_original_0_cols_s_empty_n(img_original_0_cols_s_empty_n),
        .img_original_0_rows_s_empty_n(img_original_0_rows_s_empty_n),
        .internal_empty_n4_out(internal_empty_n4_out_16),
        .internal_empty_n4_out_0(internal_empty_n4_out_15),
        .internal_full_n_reg(img_original_0_cols_s_U_n_1),
        .internal_full_n_reg_0(threshold_v_c_U_n_1),
        .internal_full_n_reg_1(img_0_cols_V_c_U_n_2),
        .interrupt(interrupt),
        .\mOutPtr_reg[0] (projection_mul_hls_AXILiteS_s_axi_U_n_89),
        .\mOutPtr_reg[0]_0 (projection_mul_hls_AXILiteS_s_axi_U_n_92),
        .\mOutPtr_reg[1] (projection_mul_hls_AXILiteS_s_axi_U_n_95),
        .\mOutPtr_reg[3] (projection_mul_hls_AXILiteS_s_axi_U_n_91),
        .out({s_axi_AXILiteS_BVALID,s_axi_AXILiteS_WREADY,s_axi_AXILiteS_AWREADY}),
        .\rdata_reg[15]_0 (threshold_v),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID({s_axi_AXILiteS_RVALID,s_axi_AXILiteS_ARREADY}),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .shiftReg_ce(shiftReg_ce_17),
        .shiftReg_ce_1(shiftReg_ce_0),
        .start_for_Not_U0_full_n(start_for_Not_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(Block_Mat_exit1614_p_U0_n_4));
  m3_for_arty_a7_projection_mul_hls_0_0_start_for_Duplicacud start_for_Duplicacud_U
       (.CO(exitcond5_i_fu_172_p2),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(Duplicate_U0_n_7),
        .start_for_Duplicate_U0_full_n(start_for_Duplicate_U0_full_n),
        .start_once_reg_reg(Block_Mat_exit1614_p_U0_n_1));
  m3_for_arty_a7_projection_mul_hls_0_0_start_for_Mat2AXIg8j start_for_Mat2AXIg8j_U
       (.\AXI_video_strm_V_dest_V_1_state_reg[1] (Mat2AXIvideo_U0_n_2),
        .CO(exitcond4_i_fu_203_p2),
        .E(Mat2AXIvideo_U0_n_5),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n4_out(internal_empty_n4_out_3),
        .internal_empty_n_reg_0(Mat2AXIvideo_U0_n_13),
        .internal_empty_n_reg_1(Mat2AXIvideo_U0_n_7),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg_reg(Block_Mat_exit1614_p_U0_n_1));
  m3_for_arty_a7_projection_mul_hls_0_0_start_for_Not_U0 start_for_Not_U0_U
       (.CO(exitcond1_i_i_fu_153_p2),
        .Not_U0_ap_start(Not_U0_ap_start),
        .Q(ap_CS_fsm_state2_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg(projection_mul_hls_AXILiteS_s_axi_U_n_95),
        .internal_empty_n_reg_0(Not_U0_n_7),
        .\mOutPtr_reg[2]_0 (start_for_Not_U0_U_n_2),
        .start_for_Not_U0_full_n(start_for_Not_U0_full_n),
        .start_once_reg(start_once_reg));
  m3_for_arty_a7_projection_mul_hls_0_0_start_for_Reduce_eOg start_for_Reduce_eOg_U
       (.CO(exitcond3_i_fu_181_p2),
        .E(Reduce_my_U0_n_22),
        .Reduce_my_U0_ap_start(Reduce_my_U0_ap_start),
        .\ap_CS_fsm_reg[1] (ap_CS_fsm_state2_8),
        .\ap_CS_fsm_reg[1]_0 (Reduce_my_U0_n_24),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n4_out(internal_empty_n4_out_7),
        .internal_empty_n_reg_0(Reduce_my_U0_n_29),
        .start_for_Reduce_my_U0_full_n(start_for_Reduce_my_U0_full_n),
        .start_once_reg_reg(Block_Mat_exit1614_p_U0_n_1));
  m3_for_arty_a7_projection_mul_hls_0_0_start_for_U8toBindEe start_for_U8toBindEe_U
       (.CO(exitcond2_i_fu_149_p2),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .E(U8toBin_U0_n_6),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Not_U0_ap_start(Not_U0_ap_start),
        .Q(ap_CS_fsm_state2_11),
        .Reduce_my_U0_ap_start(Reduce_my_U0_ap_start),
        .U8toBin_U0_ap_start(U8toBin_U0_ap_start),
        .\ap_CS_fsm_reg[0] (AXIvideo2Mat_U0_n_67),
        .\ap_CS_fsm_reg[0]_0 (Duplicate_U0_n_5),
        .\ap_CS_fsm_reg[0]_1 (U8toBin_U0_n_13),
        .\ap_CS_fsm_reg[0]_2 (Mat2AXIvideo_U0_n_8),
        .\ap_CS_fsm_reg[0]_3 (find_boundary_U0_n_6),
        .\ap_CS_fsm_reg[1] (U8toBin_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .int_ap_idle_reg(start_for_U8toBindEe_U_n_2),
        .internal_empty_n4_out(internal_empty_n4_out_10),
        .internal_empty_n_reg_0(U8toBin_U0_n_12),
        .internal_full_n_reg_0(start_for_Not_U0_U_n_2),
        .start_for_U8toBin_U0_full_n(start_for_U8toBin_U0_full_n),
        .start_once_reg_reg(Block_Mat_exit1614_p_U0_n_1));
  m3_for_arty_a7_projection_mul_hls_0_0_start_for_find_bofYi start_for_find_bofYi_U
       (.E(Block_Mat_exit1614_p_U0_n_0),
        .Q(find_boundary_U0_ap_ready),
        .\ap_CS_fsm_reg[2] (Block_Mat_exit1614_p_U0_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .find_boundary_U0_ap_start(find_boundary_U0_ap_start),
        .internal_empty_n4_out(internal_empty_n4_out),
        .start_for_find_boundary_U0_full_n(start_for_find_boundary_U0_full_n),
        .start_once_reg_reg(Block_Mat_exit1614_p_U0_n_1));
  m3_for_arty_a7_projection_mul_hls_0_0_fifo_w32_d7_A_12 threshold_v_c_U
       (.E(find_boundary_U0_n_9),
        .\SRL_SIG_reg[0][31] (threshold_v_c_U_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .find_boundary_U0_threshold_v_read(find_boundary_U0_threshold_v_read),
        .img_1_cols_V_c_full_n(img_1_cols_V_c_full_n),
        .img_original_0_rows_s_full_n(img_original_0_rows_s_full_n),
        .img_original_1_cols_s_full_n(img_original_1_cols_s_full_n),
        .in(threshold_v),
        .internal_empty_n4_out(internal_empty_n4_out_12),
        .internal_empty_n_reg_0(find_boundary_U0_n_7),
        .out(threshold_v_c_dout),
        .shiftReg_ce(shiftReg_ce_17),
        .threshold_v_c_empty_n(threshold_v_c_empty_n));
endmodule

(* ORIG_REF_NAME = "projection_mul_hls_AXILiteS_s_axi" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_projection_mul_hls_AXILiteS_s_axi
   (out,
    s_axi_AXILiteS_RVALID,
    ap_rst_n_inv,
    Q,
    \SRL_SIG_reg[0][31] ,
    \rdata_reg[15]_0 ,
    ap_start,
    E,
    shiftReg_ce,
    \mOutPtr_reg[0] ,
    internal_empty_n4_out,
    \mOutPtr_reg[3] ,
    \mOutPtr_reg[0]_0 ,
    internal_empty_n4_out_0,
    interrupt,
    \mOutPtr_reg[1] ,
    ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg,
    s_axi_AXILiteS_RDATA,
    ap_clk,
    ap_idle,
    ap_sync_ready,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARADDR,
    shiftReg_ce_1,
    Duplicate_U0_ap_start,
    img_1_rows_V_c_empty_n,
    img_1_cols_V_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    Reduce_my_U0_ap_start,
    img_2_rows_V_c_empty_n,
    img_2_cols_V_c_empty_n,
    \ap_CS_fsm_reg[0]_0 ,
    U8toBin_U0_ap_start,
    img_original_0_rows_s_empty_n,
    img_original_0_cols_s_empty_n,
    \ap_CS_fsm_reg[0]_1 ,
    ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_0,
    start_once_reg_reg,
    internal_full_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    start_for_Not_U0_full_n,
    start_once_reg,
    ap_rst_n,
    ap_sync_done,
    \ap_CS_fsm_reg[3] ,
    s_axi_AXILiteS_AWADDR,
    ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_1);
  output [2:0]out;
  output [1:0]s_axi_AXILiteS_RVALID;
  output ap_rst_n_inv;
  output [31:0]Q;
  output [31:0]\SRL_SIG_reg[0][31] ;
  output [15:0]\rdata_reg[15]_0 ;
  output ap_start;
  output [0:0]E;
  output shiftReg_ce;
  output [0:0]\mOutPtr_reg[0] ;
  output internal_empty_n4_out;
  output [0:0]\mOutPtr_reg[3] ;
  output [0:0]\mOutPtr_reg[0]_0 ;
  output internal_empty_n4_out_0;
  output interrupt;
  output \mOutPtr_reg[1] ;
  output ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg;
  output [31:0]s_axi_AXILiteS_RDATA;
  input ap_clk;
  input ap_idle;
  input ap_sync_ready;
  input s_axi_AXILiteS_ARVALID;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input [5:0]s_axi_AXILiteS_ARADDR;
  input shiftReg_ce_1;
  input Duplicate_U0_ap_start;
  input img_1_rows_V_c_empty_n;
  input img_1_cols_V_c_empty_n;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input Reduce_my_U0_ap_start;
  input img_2_rows_V_c_empty_n;
  input img_2_cols_V_c_empty_n;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input U8toBin_U0_ap_start;
  input img_original_0_rows_s_empty_n;
  input img_original_0_cols_s_empty_n;
  input [0:0]\ap_CS_fsm_reg[0]_1 ;
  input ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_0;
  input start_once_reg_reg;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input internal_full_n_reg_1;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input start_for_Not_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input ap_sync_done;
  input \ap_CS_fsm_reg[3] ;
  input [5:0]s_axi_AXILiteS_AWADDR;
  input ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_1;

  wire Duplicate_U0_ap_start;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_rstate_reg_n_0_[0] ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_0_[0] ;
  wire [31:0]Q;
  wire Reduce_my_U0_ap_start;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire U8toBin_U0_ap_start;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_done;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_0;
  wire ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_1;
  wire ar_hs;
  wire [7:7]data0;
  wire img_1_cols_V_c_empty_n;
  wire img_1_rows_V_c_empty_n;
  wire img_2_cols_V_c_empty_n;
  wire img_2_rows_V_c_empty_n;
  wire img_original_0_cols_s_empty_n;
  wire img_original_0_rows_s_empty_n;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_0 ;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_0 ;
  wire \int_rows[31]_i_3_n_0 ;
  wire [31:0]int_threshold_v0;
  wire \int_threshold_v[31]_i_1_n_0 ;
  wire \int_threshold_v[31]_i_3_n_0 ;
  wire internal_empty_n4_out;
  wire internal_empty_n4_out_0;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire interrupt;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1] ;
  wire [0:0]\mOutPtr_reg[3] ;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire p_0_in;
  wire p_1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  (* RTL_KEEP = "yes" *) wire [1:0]s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire start_for_Not_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire [31:16]threshold_v;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  LUT1 #(
    .INIT(2'h1)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(s_axi_AXILiteS_RVALID[1]),
        .I2(s_axi_AXILiteS_RVALID[0]),
        .I3(s_axi_AXILiteS_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_AXILiteS_RVALID[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(s_axi_AXILiteS_RVALID[1]),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_rstate_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RVALID[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RVALID[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(out[0]),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(out[2]),
        .I4(out[1]),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(out[0]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(out[1]),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(out[1]),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(out[2]),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(out[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(out[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(out[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_0),
        .I1(ap_start),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg),
        .I4(internal_full_n_reg_0),
        .I5(internal_full_n_reg_1),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h222A222A222A0000)) 
    ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_0),
        .I5(shiftReg_ce),
        .O(ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFEFFFFFFAAAAAAAA)) 
    int_ap_done_i_1
       (.I0(ap_sync_done),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(ar_hs),
        .I4(\rdata[7]_i_2_n_0 ),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFECE)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(int_ap_start3_out),
        .I2(ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_1),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(data0),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [30]),
        .O(int_cols0[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_cols[31]_i_1 
       (.I0(\int_rows[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .O(\int_cols[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[0]),
        .Q(\SRL_SIG_reg[0][31] [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[10]),
        .Q(\SRL_SIG_reg[0][31] [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[11]),
        .Q(\SRL_SIG_reg[0][31] [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[12]),
        .Q(\SRL_SIG_reg[0][31] [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[13]),
        .Q(\SRL_SIG_reg[0][31] [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[14]),
        .Q(\SRL_SIG_reg[0][31] [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[15]),
        .Q(\SRL_SIG_reg[0][31] [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[16]),
        .Q(\SRL_SIG_reg[0][31] [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[17]),
        .Q(\SRL_SIG_reg[0][31] [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[18]),
        .Q(\SRL_SIG_reg[0][31] [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[19]),
        .Q(\SRL_SIG_reg[0][31] [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[1]),
        .Q(\SRL_SIG_reg[0][31] [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[20]),
        .Q(\SRL_SIG_reg[0][31] [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[21]),
        .Q(\SRL_SIG_reg[0][31] [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[22]),
        .Q(\SRL_SIG_reg[0][31] [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[23]),
        .Q(\SRL_SIG_reg[0][31] [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[24]),
        .Q(\SRL_SIG_reg[0][31] [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[25]),
        .Q(\SRL_SIG_reg[0][31] [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[26]),
        .Q(\SRL_SIG_reg[0][31] [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[27]),
        .Q(\SRL_SIG_reg[0][31] [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[28]),
        .Q(\SRL_SIG_reg[0][31] [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[29]),
        .Q(\SRL_SIG_reg[0][31] [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[2]),
        .Q(\SRL_SIG_reg[0][31] [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[30]),
        .Q(\SRL_SIG_reg[0][31] [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[31]),
        .Q(\SRL_SIG_reg[0][31] [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[3]),
        .Q(\SRL_SIG_reg[0][31] [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[4]),
        .Q(\SRL_SIG_reg[0][31] [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[5]),
        .Q(\SRL_SIG_reg[0][31] [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[6]),
        .Q(\SRL_SIG_reg[0][31] [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[7]),
        .Q(\SRL_SIG_reg[0][31] [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[8]),
        .Q(\SRL_SIG_reg[0][31] [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[9]),
        .Q(\SRL_SIG_reg[0][31] [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_AXILiteS_WSTRB[0]),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(out[1]),
        .I4(s_axi_AXILiteS_WVALID),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(ap_sync_done),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'h7F778F88)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(ap_sync_reg_Block_Mat_exit1614_p_U0_ap_ready_reg_1),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[30]),
        .O(int_rows0[30]));
  LUT3 #(
    .INIT(8'h10)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .O(\int_rows[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[31]),
        .O(int_rows0[31]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(out[1]),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_rows[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[16]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[17]),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[18]),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[19]),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[20]),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[21]),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[22]),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[23]),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[24]),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[25]),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[26]),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[27]),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[28]),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[29]),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[30]),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[31]),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\rdata_reg[15]_0 [0]),
        .O(int_threshold_v0[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\rdata_reg[15]_0 [10]),
        .O(int_threshold_v0[10]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\rdata_reg[15]_0 [11]),
        .O(int_threshold_v0[11]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\rdata_reg[15]_0 [12]),
        .O(int_threshold_v0[12]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\rdata_reg[15]_0 [13]),
        .O(int_threshold_v0[13]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\rdata_reg[15]_0 [14]),
        .O(int_threshold_v0[14]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\rdata_reg[15]_0 [15]),
        .O(int_threshold_v0[15]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(threshold_v[16]),
        .O(int_threshold_v0[16]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(threshold_v[17]),
        .O(int_threshold_v0[17]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(threshold_v[18]),
        .O(int_threshold_v0[18]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(threshold_v[19]),
        .O(int_threshold_v0[19]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\rdata_reg[15]_0 [1]),
        .O(int_threshold_v0[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(threshold_v[20]),
        .O(int_threshold_v0[20]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(threshold_v[21]),
        .O(int_threshold_v0[21]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(threshold_v[22]),
        .O(int_threshold_v0[22]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(threshold_v[23]),
        .O(int_threshold_v0[23]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(threshold_v[24]),
        .O(int_threshold_v0[24]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(threshold_v[25]),
        .O(int_threshold_v0[25]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(threshold_v[26]),
        .O(int_threshold_v0[26]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(threshold_v[27]),
        .O(int_threshold_v0[27]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(threshold_v[28]),
        .O(int_threshold_v0[28]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(threshold_v[29]),
        .O(int_threshold_v0[29]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\rdata_reg[15]_0 [2]),
        .O(int_threshold_v0[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(threshold_v[30]),
        .O(int_threshold_v0[30]));
  LUT4 #(
    .INIT(16'h0200)) 
    \int_threshold_v[31]_i_1 
       (.I0(\int_threshold_v[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\int_threshold_v[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(threshold_v[31]),
        .O(int_threshold_v0[31]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_threshold_v[31]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(out[1]),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[1] ),
        .O(\int_threshold_v[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\rdata_reg[15]_0 [3]),
        .O(int_threshold_v0[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\rdata_reg[15]_0 [4]),
        .O(int_threshold_v0[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\rdata_reg[15]_0 [5]),
        .O(int_threshold_v0[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\rdata_reg[15]_0 [6]),
        .O(int_threshold_v0[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\rdata_reg[15]_0 [7]),
        .O(int_threshold_v0[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\rdata_reg[15]_0 [8]),
        .O(int_threshold_v0[8]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_v[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\rdata_reg[15]_0 [9]),
        .O(int_threshold_v0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[0] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[0]),
        .Q(\rdata_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[10] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[10]),
        .Q(\rdata_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[11] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[11]),
        .Q(\rdata_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[12] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[12]),
        .Q(\rdata_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[13] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[13]),
        .Q(\rdata_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[14] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[14]),
        .Q(\rdata_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[15] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[15]),
        .Q(\rdata_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[16] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[16]),
        .Q(threshold_v[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[17] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[17]),
        .Q(threshold_v[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[18] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[18]),
        .Q(threshold_v[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[19] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[19]),
        .Q(threshold_v[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[1] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[1]),
        .Q(\rdata_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[20] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[20]),
        .Q(threshold_v[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[21] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[21]),
        .Q(threshold_v[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[22] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[22]),
        .Q(threshold_v[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[23] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[23]),
        .Q(threshold_v[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[24] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[24]),
        .Q(threshold_v[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[25] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[25]),
        .Q(threshold_v[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[26] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[26]),
        .Q(threshold_v[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[27] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[27]),
        .Q(threshold_v[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[28] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[28]),
        .Q(threshold_v[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[29] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[29]),
        .Q(threshold_v[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[2] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[2]),
        .Q(\rdata_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[30] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[30]),
        .Q(threshold_v[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[31] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[31]),
        .Q(threshold_v[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[3] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[3]),
        .Q(\rdata_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[4] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[4]),
        .Q(\rdata_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[5] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[5]),
        .Q(\rdata_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[6] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[6]),
        .Q(\rdata_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[7] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[7]),
        .Q(\rdata_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[8] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[8]),
        .Q(\rdata_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_v_reg[9] 
       (.C(ap_clk),
        .CE(\int_threshold_v[31]_i_1_n_0 ),
        .D(int_threshold_v0[9]),
        .Q(\rdata_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    internal_empty_n_i_3__0
       (.I0(shiftReg_ce),
        .I1(Reduce_my_U0_ap_start),
        .I2(img_2_rows_V_c_empty_n),
        .I3(img_2_cols_V_c_empty_n),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    internal_full_n_i_2
       (.I0(shiftReg_ce),
        .I1(U8toBin_U0_ap_start),
        .I2(img_original_0_rows_s_empty_n),
        .I3(img_original_0_cols_s_empty_n),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .O(internal_empty_n4_out_0));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__6 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_1),
        .O(E));
  LUT4 #(
    .INIT(16'h0040)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I1(ap_start),
        .I2(start_for_Not_U0_full_n),
        .I3(start_once_reg),
        .O(\mOutPtr_reg[1] ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[2]_i_1__1 
       (.I0(shiftReg_ce),
        .I1(Duplicate_U0_ap_start),
        .I2(img_1_rows_V_c_empty_n),
        .I3(img_1_cols_V_c_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[3]_i_1__2 
       (.I0(shiftReg_ce),
        .I1(Reduce_my_U0_ap_start),
        .I2(img_2_rows_V_c_empty_n),
        .I3(img_2_cols_V_c_empty_n),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(\mOutPtr_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[3]_i_1__3 
       (.I0(shiftReg_ce),
        .I1(U8toBin_U0_ap_start),
        .I2(img_original_0_rows_s_empty_n),
        .I3(img_original_0_cols_s_empty_n),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .O(\mOutPtr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][31] [0]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata_reg[15]_0 [0]),
        .I4(\rdata[31]_i_4_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(ap_start),
        .I1(int_gie_reg_n_0),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\rdata[31]_i_4_n_0 ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata_reg[15]_0 [10]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [10]),
        .I4(Q[10]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata_reg[15]_0 [11]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [11]),
        .I4(Q[11]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata_reg[15]_0 [12]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [12]),
        .I4(Q[12]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata_reg[15]_0 [13]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [13]),
        .I4(Q[13]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata_reg[15]_0 [14]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [14]),
        .I4(Q[14]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata_reg[15]_0 [15]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [15]),
        .I4(Q[15]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[16]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [16]),
        .I4(Q[16]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[17]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [17]),
        .I4(Q[17]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[18]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [18]),
        .I4(Q[18]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[19]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [19]),
        .I4(Q[19]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_2 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][31] [1]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata_reg[15]_0 [1]),
        .I4(\rdata[31]_i_4_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_3 
       (.I0(int_ap_done),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(p_0_in),
        .I3(\rdata[31]_i_4_n_0 ),
        .I4(p_1_in),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[20]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [20]),
        .I4(Q[20]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[21]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [21]),
        .I4(Q[21]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[22]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [22]),
        .I4(Q[22]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[23]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [23]),
        .I4(Q[23]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[24]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [24]),
        .I4(Q[24]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[25]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [25]),
        .I4(Q[25]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[26]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [26]),
        .I4(Q[26]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[27]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [27]),
        .I4(Q[27]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[28]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [28]),
        .I4(Q[28]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[29]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [29]),
        .I4(Q[29]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB833B80030003000)) 
    \rdata[2]_i_1 
       (.I0(int_ap_idle),
        .I1(\rdata[7]_i_2_n_0 ),
        .I2(\rdata[2]_i_2_n_0 ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\rdata_reg[15]_0 [2]),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_2 
       (.I0(Q[2]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\SRL_SIG_reg[0][31] [2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[30]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [30]),
        .I4(Q[30]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_RVALID[0]),
        .I5(s_axi_AXILiteS_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(s_axi_AXILiteS_RVALID[0]),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(threshold_v[31]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [31]),
        .I4(Q[31]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000017)) 
    \rdata[31]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[1]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    \rdata[31]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB833B80030003000)) 
    \rdata[3]_i_1 
       (.I0(int_ap_ready),
        .I1(\rdata[7]_i_2_n_0 ),
        .I2(\rdata[3]_i_2_n_0 ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\rdata_reg[15]_0 [3]),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_2 
       (.I0(Q[3]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\SRL_SIG_reg[0][31] [3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[4]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata_reg[15]_0 [4]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [4]),
        .I4(Q[4]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[5]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata_reg[15]_0 [5]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [5]),
        .I4(Q[5]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[6]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata_reg[15]_0 [6]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [6]),
        .I4(Q[6]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB833B80030003000)) 
    \rdata[7]_i_1 
       (.I0(data0),
        .I1(\rdata[7]_i_2_n_0 ),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\rdata_reg[15]_0 [7]),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(rdata[7]));
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_3 
       (.I0(Q[7]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\SRL_SIG_reg[0][31] [7]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata_reg[15]_0 [8]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [8]),
        .I4(Q[8]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[9]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata_reg[15]_0 [9]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\SRL_SIG_reg[0][31] [9]),
        .I4(Q[9]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .O(rdata[0]),
        .S(\rdata[7]_i_2_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .O(rdata[1]),
        .S(\rdata[7]_i_2_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(out[0]),
        .I1(s_axi_AXILiteS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "start_for_Duplicacud" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_start_for_Duplicacud
   (start_for_Duplicate_U0_full_n,
    Duplicate_U0_ap_start,
    ap_clk,
    start_once_reg_reg,
    internal_empty_n_reg_0,
    ap_rst_n,
    Q,
    CO,
    ap_rst_n_inv);
  output start_for_Duplicate_U0_full_n;
  output Duplicate_U0_ap_start;
  input ap_clk;
  input start_once_reg_reg;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input [0:0]CO;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire Duplicate_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_empty_n_i_2__13_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__12_n_0;
  wire internal_full_n_i_2__5_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire start_for_Duplicate_U0_full_n;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__12
       (.I0(internal_empty_n_i_2__13_n_0),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n_reg_0),
        .I3(start_once_reg_reg),
        .I4(Duplicate_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    internal_empty_n_i_2__13
       (.I0(Duplicate_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(start_once_reg_reg),
        .I4(mOutPtr[1]),
        .I5(mOutPtr[0]),
        .O(internal_empty_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(Duplicate_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAF8AFFFF)) 
    internal_full_n_i_1__12
       (.I0(start_for_Duplicate_U0_full_n),
        .I1(internal_full_n_i_2__5_n_0),
        .I2(start_once_reg_reg),
        .I3(internal_empty_n_reg_0),
        .I4(ap_rst_n),
        .O(internal_full_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_full_n_i_2__5
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(internal_full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(start_for_Duplicate_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Duplicate_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(start_once_reg_reg),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg_reg),
        .I2(CO),
        .I3(Q),
        .I4(Duplicate_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(start_once_reg_reg),
        .I3(internal_empty_n_reg_0),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "start_for_Mat2AXIg8j" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_start_for_Mat2AXIg8j
   (start_for_Mat2AXIvideo_U0_full_n,
    Mat2AXIvideo_U0_ap_start,
    ap_clk,
    ap_rst_n,
    start_once_reg_reg,
    internal_empty_n_reg_0,
    internal_empty_n4_out,
    internal_empty_n_reg_1,
    \AXI_video_strm_V_dest_V_1_state_reg[1] ,
    CO,
    ap_rst_n_inv,
    E);
  output start_for_Mat2AXIvideo_U0_full_n;
  output Mat2AXIvideo_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input start_once_reg_reg;
  input internal_empty_n_reg_0;
  input internal_empty_n4_out;
  input internal_empty_n_reg_1;
  input \AXI_video_strm_V_dest_V_1_state_reg[1] ;
  input [0:0]CO;
  input ap_rst_n_inv;
  input [0:0]E;

  wire \AXI_video_strm_V_dest_V_1_state_reg[1] ;
  wire [0:0]CO;
  wire [0:0]E;
  wire Mat2AXIvideo_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1_n_0;
  wire internal_empty_n_i_2_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_i_2__9_n_0;
  wire \mOutPtr[0]_i_1__18_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'hFD00FD00FD000000)) 
    internal_empty_n_i_1
       (.I0(internal_empty_n_i_2_n_0),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[3]),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(Mat2AXIvideo_U0_ap_start),
        .O(internal_empty_n_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    internal_empty_n_i_2
       (.I0(start_once_reg_reg),
        .I1(\AXI_video_strm_V_dest_V_1_state_reg[1] ),
        .I2(CO),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(Mat2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFFD5DD)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(internal_full_n_i_2__9_n_0),
        .I3(start_once_reg_reg),
        .I4(internal_empty_n_reg_0),
        .O(internal_full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    internal_full_n_i_2__9
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(start_for_Mat2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__5 
       (.I0(internal_empty_n_reg_1),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr_reg[2]),
        .I1(internal_empty_n_reg_1),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(internal_empty_n_reg_1),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__18_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "start_for_Not_U0" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_start_for_Not_U0
   (start_for_Not_U0_full_n,
    Not_U0_ap_start,
    \mOutPtr_reg[2]_0 ,
    ap_clk,
    ap_rst_n,
    start_once_reg,
    internal_empty_n_reg_0,
    CO,
    Q,
    ap_start,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg,
    ap_rst_n_inv);
  output start_for_Not_U0_full_n;
  output Not_U0_ap_start;
  output \mOutPtr_reg[2]_0 ;
  input ap_clk;
  input ap_rst_n;
  input start_once_reg;
  input internal_empty_n_reg_0;
  input [0:0]CO;
  input [0:0]Q;
  input ap_start;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire Not_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_empty_n_i_2__14_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__16_n_0;
  wire internal_full_n_i_2__10_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire start_for_Not_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[1][31]_i_2 
       (.I0(start_for_Not_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .O(\mOutPtr_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hDDD00000)) 
    internal_empty_n_i_1__16
       (.I0(internal_empty_n_i_2__14_n_0),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n4_out),
        .I3(Not_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__16_n_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    internal_empty_n_i_2__14
       (.I0(mOutPtr[0]),
        .I1(CO),
        .I2(Q),
        .I3(Not_U0_ap_start),
        .I4(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_2__14_n_0));
  LUT5 #(
    .INIT(32'h04444444)) 
    internal_empty_n_i_3__4
       (.I0(start_once_reg),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(CO),
        .I3(Q),
        .I4(Not_U0_ap_start),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(Not_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__16
       (.I0(ap_rst_n),
        .I1(start_for_Not_U0_full_n),
        .I2(internal_full_n_i_2__10_n_0),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__16_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__10
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(start_for_Not_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F7F807F80807F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Not_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg),
        .I2(CO),
        .I3(Q),
        .I4(Not_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEF7FF10110800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(internal_empty_n_reg_0),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "start_for_Reduce_eOg" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_start_for_Reduce_eOg
   (start_for_Reduce_my_U0_full_n,
    Reduce_my_U0_ap_start,
    ap_clk,
    ap_rst_n,
    start_once_reg_reg,
    internal_empty_n_reg_0,
    internal_empty_n4_out,
    \ap_CS_fsm_reg[1] ,
    CO,
    \ap_CS_fsm_reg[1]_0 ,
    ap_rst_n_inv,
    E);
  output start_for_Reduce_my_U0_full_n;
  output Reduce_my_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input start_once_reg_reg;
  input internal_empty_n_reg_0;
  input internal_empty_n4_out;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]CO;
  wire [0:0]E;
  wire Reduce_my_U0_ap_start;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_empty_n_i_2__11_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__14_n_0;
  wire internal_full_n_i_2__7_n_0;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr[2]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_2__4_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_Reduce_my_U0_full_n;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'hFD00FD00FD000000)) 
    internal_empty_n_i_1__14
       (.I0(internal_empty_n_i_2__11_n_0),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(Reduce_my_U0_ap_start),
        .O(internal_empty_n_i_1__14_n_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    internal_empty_n_i_2__11
       (.I0(start_once_reg_reg),
        .I1(Reduce_my_U0_ap_start),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(CO),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(Reduce_my_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFFD5DD)) 
    internal_full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(start_for_Reduce_my_U0_full_n),
        .I2(internal_full_n_i_2__7_n_0),
        .I3(start_once_reg_reg),
        .I4(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    internal_full_n_i_2__7
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[3]),
        .O(internal_full_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(start_for_Reduce_my_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'h4000BFFFBFFF4000)) 
    \mOutPtr[1]_i_1__13 
       (.I0(start_once_reg_reg),
        .I1(Reduce_my_U0_ap_start),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(CO),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_1__12 
       (.I0(mOutPtr_reg[2]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \mOutPtr[3]_i_2__4 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(\mOutPtr[3]_i_2__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__12_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__4_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "start_for_U8toBindEe" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_start_for_U8toBindEe
   (start_for_U8toBin_U0_full_n,
    U8toBin_U0_ap_start,
    int_ap_idle_reg,
    ap_clk,
    ap_rst_n,
    start_once_reg_reg,
    internal_empty_n_reg_0,
    internal_empty_n4_out,
    Q,
    CO,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    Mat2AXIvideo_U0_ap_start,
    \ap_CS_fsm_reg[0]_1 ,
    internal_full_n_reg_0,
    Not_U0_ap_start,
    Reduce_my_U0_ap_start,
    \ap_CS_fsm_reg[0]_2 ,
    Duplicate_U0_ap_start,
    \ap_CS_fsm_reg[0]_3 ,
    ap_rst_n_inv,
    E);
  output start_for_U8toBin_U0_full_n;
  output U8toBin_U0_ap_start;
  output int_ap_idle_reg;
  input ap_clk;
  input ap_rst_n;
  input start_once_reg_reg;
  input internal_empty_n_reg_0;
  input internal_empty_n4_out;
  input [0:0]Q;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input Mat2AXIvideo_U0_ap_start;
  input \ap_CS_fsm_reg[0]_1 ;
  input internal_full_n_reg_0;
  input Not_U0_ap_start;
  input Reduce_my_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_2 ;
  input Duplicate_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_3 ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]CO;
  wire Duplicate_U0_ap_start;
  wire [0:0]E;
  wire Mat2AXIvideo_U0_ap_start;
  wire Not_U0_ap_start;
  wire [0:0]Q;
  wire Reduce_my_U0_ap_start;
  wire U8toBin_U0_ap_start;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire [0:0]\ap_CS_fsm_reg[0]_2 ;
  wire [0:0]\ap_CS_fsm_reg[0]_3 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire int_ap_idle_i_3_n_0;
  wire int_ap_idle_reg;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_empty_n_i_2__10_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__13_n_0;
  wire internal_full_n_i_2__6_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr[2]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_2__3_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_U8toBin_U0_full_n;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    int_ap_idle_i_2
       (.I0(int_ap_idle_i_3_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(internal_full_n_reg_0),
        .O(int_ap_idle_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    int_ap_idle_i_3
       (.I0(U8toBin_U0_ap_start),
        .I1(Not_U0_ap_start),
        .I2(Reduce_my_U0_ap_start),
        .I3(\ap_CS_fsm_reg[0]_2 ),
        .I4(Duplicate_U0_ap_start),
        .I5(\ap_CS_fsm_reg[0]_3 ),
        .O(int_ap_idle_i_3_n_0));
  LUT6 #(
    .INIT(64'hFD00FD00FD000000)) 
    internal_empty_n_i_1__13
       (.I0(internal_empty_n_i_2__10_n_0),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[3]),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(U8toBin_U0_ap_start),
        .O(internal_empty_n_i_1__13_n_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    internal_empty_n_i_2__10
       (.I0(start_once_reg_reg),
        .I1(U8toBin_U0_ap_start),
        .I2(Q),
        .I3(CO),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(U8toBin_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFFD5DD)) 
    internal_full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(start_for_U8toBin_U0_full_n),
        .I2(internal_full_n_i_2__6_n_0),
        .I3(start_once_reg_reg),
        .I4(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    internal_full_n_i_2__6
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(start_for_U8toBin_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'h4000BFFFBFFF4000)) 
    \mOutPtr[1]_i_1__12 
       (.I0(start_once_reg_reg),
        .I1(U8toBin_U0_ap_start),
        .I2(Q),
        .I3(CO),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_1__11 
       (.I0(mOutPtr_reg[2]),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \mOutPtr[3]_i_2__3 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(\ap_CS_fsm_reg[1] ),
        .O(\mOutPtr[3]_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__11_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__3_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "start_for_find_bofYi" *) 
module m3_for_arty_a7_projection_mul_hls_0_0_start_for_find_bofYi
   (start_for_find_boundary_U0_full_n,
    find_boundary_U0_ap_start,
    ap_clk,
    start_once_reg_reg,
    Q,
    ap_rst_n,
    internal_empty_n4_out,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    E);
  output start_for_find_boundary_U0_full_n;
  output find_boundary_U0_ap_start;
  input ap_clk;
  input start_once_reg_reg;
  input [0:0]Q;
  input ap_rst_n;
  input internal_empty_n4_out;
  input \ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire find_boundary_U0_ap_start;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_empty_n_i_2__12_n_0;
  wire internal_full_n_i_1__15_n_0;
  wire internal_full_n_i_2__8_n_0;
  wire \mOutPtr[0]_i_1__17_n_0 ;
  wire \mOutPtr[1]_i_1__14_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_2__5_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_find_boundary_U0_full_n;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'hFE00FE00FE000000)) 
    internal_empty_n_i_1__15
       (.I0(internal_empty_n_i_2__12_n_0),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[3]),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(find_boundary_U0_ap_start),
        .O(internal_empty_n_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    internal_empty_n_i_2__12
       (.I0(find_boundary_U0_ap_start),
        .I1(Q),
        .I2(start_once_reg_reg),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[0]),
        .O(internal_empty_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(find_boundary_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAF8A8A8AFFFFFFFF)) 
    internal_full_n_i_1__15
       (.I0(start_for_find_boundary_U0_full_n),
        .I1(internal_full_n_i_2__8_n_0),
        .I2(start_once_reg_reg),
        .I3(Q),
        .I4(find_boundary_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    internal_full_n_i_2__8
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[3]),
        .O(internal_full_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(start_for_find_boundary_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__17 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \mOutPtr[1]_i_1__14 
       (.I0(find_boundary_U0_ap_start),
        .I1(Q),
        .I2(start_once_reg_reg),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[0]),
        .O(\mOutPtr[1]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h08FFFFF7F7000008)) 
    \mOutPtr[2]_i_1__7 
       (.I0(find_boundary_U0_ap_start),
        .I1(Q),
        .I2(start_once_reg_reg),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[1]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__5 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__17_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__14_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__5_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
