#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Oct 08 17:35:38 2021
# Process ID: 10124
# Log file: D:/EDA/half_add/planAhead_run_1/planAhead.log
# Journal file: D:/EDA/half_add/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from F:/ISE1/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [F:/ISE1/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [F:/ISE1/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/EDA/half_add/pa.fromHdl.tcl
# create_project -name half_add -dir "D:/EDA/half_add/planAhead_run_1" -part xc4vsx25ff668-10
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Half_Add.ucf" [current_fileset -constrset]
Adding file 'D:/EDA/half_add/Half_Add.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Half_Add.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Half_Add $srcset
# add_files [list {Half_Add.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc4vsx25ff668-10
Using Verific elaboration
Parsing VHDL file "F:/ISE1/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/EDA/half_add/Half_Add.vf" into library work
INFO: [Designutils 20-910] Reading macro library F:/ISE1/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex4/hd_int_macros.edn
Parsing EDIF File [F:/ISE1/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex4/hd_int_macros.edn]
Finished Parsing EDIF File [F:/ISE1/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex4/hd_int_macros.edn]
INFO: [Device 21-21] Reading bus macro file F:/ISE1/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex4/pr_bus_macros.xml
Loading clock regions from F:/ISE1/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex4/virtex4sx/xc4vsx25/ClockRegion.xml
Loading clock buffers from F:/ISE1/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex4/virtex4sx/xc4vsx25/ClockBuffers.xml
Loading package from F:/ISE1/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex4/virtex4sx/xc4vsx25/ff668/Package.xml
Loading io standards from F:/ISE1/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex4/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from F:/ISE1/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex4/virtex4sx/xc4vsx25/ff668/SSORules.xml
Loading list of drcs for the architecture : F:/ISE1/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex4/drc.xml
INFO: [Timing 38-77] Reading timing library F:/ISE1/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex4/virtex4sx/virtex4sx-10.lib.
INFO: [Timing 38-34] Done reading timing library F:/ISE1/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex4/virtex4sx/virtex4sx-10.lib.
Parsing UCF File [D:/EDA/half_add/Half_Add.ucf]
Finished Parsing UCF File [D:/EDA/half_add/Half_Add.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0ed80c82
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 628.438 ; gain = 168.938
update_compile_order -fileset sim_1
startgroup
set_property package_pin AA1 [get_ports A]
endgroup
startgroup
set_property package_pin Y1 [get_ports B]
endgroup
startgroup
set_property package_pin AA4 [get_ports CO]
endgroup
startgroup
set_property package_pin Y5 [get_ports SO]
endgroup
save_constraints
