Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Jan 09 11:55:40 2017
| Host         : Yarib running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file poxi_design_wrapper_timing_summary_routed.rpt -rpx poxi_design_wrapper_timing_summary_routed.rpx
| Design       : poxi_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.992        0.000                      0                 2673        0.010        0.000                      0                 2673        4.020        0.000                       0                  1167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.992        0.000                      0                 2673        0.010        0.000                      0                 2673        4.020        0.000                       0                  1167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.828ns (25.316%)  route 2.443ns (74.684%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.674     2.982    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y39         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.897     4.335    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/Q[3]
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.459 f  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.291     4.750    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.874 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=4, routed)           0.622     5.496    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.620 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter[3]_i_1/O
                         net (fo=4, routed)           0.633     6.253    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter[3]_i_1_n_0
    SLICE_X16Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.495     7.688    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/s00_axi_aclk
    SLICE_X16Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.154     7.764    
    SLICE_X16Y36         FDRE (Setup_fdre_C_R)       -0.519     7.245    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.245    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.828ns (25.316%)  route 2.443ns (74.684%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.674     2.982    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y39         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.897     4.335    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/Q[3]
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.459 f  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.291     4.750    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.874 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=4, routed)           0.622     5.496    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.620 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter[3]_i_1/O
                         net (fo=4, routed)           0.633     6.253    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter[3]_i_1_n_0
    SLICE_X16Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.495     7.688    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/s00_axi_aclk
    SLICE_X16Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.154     7.764    
    SLICE_X16Y36         FDRE (Setup_fdre_C_R)       -0.519     7.245    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.245    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.828ns (25.316%)  route 2.443ns (74.684%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.674     2.982    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y39         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.897     4.335    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/Q[3]
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.459 f  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.291     4.750    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.874 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=4, routed)           0.622     5.496    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.620 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter[3]_i_1/O
                         net (fo=4, routed)           0.633     6.253    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter[3]_i_1_n_0
    SLICE_X17Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.495     7.688    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/s00_axi_aclk
    SLICE_X17Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.154     7.764    
    SLICE_X17Y36         FDRE (Setup_fdre_C_R)       -0.426     7.338    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.338    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.828ns (25.316%)  route 2.443ns (74.684%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.674     2.982    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y39         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.897     4.335    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/Q[3]
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.459 f  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.291     4.750    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.874 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=4, routed)           0.622     5.496    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.620 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter[3]_i_1/O
                         net (fo=4, routed)           0.633     6.253    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter[3]_i_1_n_0
    SLICE_X17Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.495     7.688    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/s00_axi_aclk
    SLICE_X17Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.154     7.764    
    SLICE_X17Y36         FDRE (Setup_fdre_C_R)       -0.426     7.338    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.338    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.828ns (27.435%)  route 2.190ns (72.565%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.674     2.982    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y39         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.897     4.335    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/Q[3]
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.459 f  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.291     4.750    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.874 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=4, routed)           0.470     5.344    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I0_O)        0.124     5.468 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter[3]_i_2/O
                         net (fo=4, routed)           0.532     6.000    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter
    SLICE_X17Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.495     7.688    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/s00_axi_aclk
    SLICE_X17Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.154     7.764    
    SLICE_X17Y36         FDRE (Setup_fdre_C_CE)      -0.202     7.562    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.562    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.828ns (27.435%)  route 2.190ns (72.565%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.674     2.982    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y39         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.897     4.335    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/Q[3]
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.459 f  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.291     4.750    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.874 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=4, routed)           0.470     5.344    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I0_O)        0.124     5.468 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter[3]_i_2/O
                         net (fo=4, routed)           0.532     6.000    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter
    SLICE_X17Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.495     7.688    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/s00_axi_aclk
    SLICE_X17Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.154     7.764    
    SLICE_X17Y36         FDRE (Setup_fdre_C_CE)      -0.202     7.562    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.562    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.828ns (29.327%)  route 1.995ns (70.673%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.674     2.982    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y39         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.897     4.335    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/Q[3]
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.459 f  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.291     4.750    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.874 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=4, routed)           0.448     5.322    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124     5.446 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.359     5.805    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X14Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.496     7.688    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/s00_axi_aclk
    SLICE_X14Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.265     7.954    
                         clock uncertainty           -0.154     7.800    
    SLICE_X14Y36         FDRE (Setup_fdre_C_R)       -0.426     7.374    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.828ns (29.327%)  route 1.995ns (70.673%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.674     2.982    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y39         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.897     4.335    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/Q[3]
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.459 f  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.291     4.750    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.874 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=4, routed)           0.448     5.322    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124     5.446 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.359     5.805    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X14Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.496     7.688    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/s00_axi_aclk
    SLICE_X14Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.265     7.954    
                         clock uncertainty           -0.154     7.800    
    SLICE_X14Y36         FDRE (Setup_fdre_C_R)       -0.426     7.374    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.828ns (29.327%)  route 1.995ns (70.673%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.674     2.982    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y39         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.897     4.335    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/Q[3]
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.459 f  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.291     4.750    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.874 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=4, routed)           0.448     5.322    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124     5.446 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.359     5.805    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X14Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.496     7.688    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/s00_axi_aclk
    SLICE_X14Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.265     7.954    
                         clock uncertainty           -0.154     7.800    
    SLICE_X14Y36         FDRE (Setup_fdre_C_R)       -0.426     7.374    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.828ns (29.327%)  route 1.995ns (70.673%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.674     2.982    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y39         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.897     4.335    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/Q[3]
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.459 f  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.291     4.750    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.874 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=4, routed)           0.448     5.322    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124     5.446 r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.359     5.805    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X14Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        1.496     7.688    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/s00_axi_aclk
    SLICE_X14Y36         FDRE                                         r  poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.265     7.954    
                         clock uncertainty           -0.154     7.800    
    SLICE_X14Y36         FDRE (Setup_fdre_C_R)       -0.426     7.374    poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                  1.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/i_tx_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/i_tx_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.718%)  route 0.181ns (49.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.560     0.901    poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/s00_axi_aclk
    SLICE_X22Y43         FDRE                                         r  poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/i_tx_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/i_tx_buffer_reg[25]/Q
                         net (fo=1, routed)           0.181     1.222    poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/i_tx_buffer_reg_n_0_[25]
    SLICE_X21Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.267 r  poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/i_tx_buffer[26]_i_1/O
                         net (fo=1, routed)           0.000     1.267    poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/i_tx_buffer[26]_i_1_n_0
    SLICE_X21Y44         FDRE                                         r  poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/i_tx_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.830     1.200    poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/s00_axi_aclk
    SLICE_X21Y44         FDRE                                         r  poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/i_tx_buffer_reg[26]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.091     1.257    poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/i_tx_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.162%)  route 0.219ns (60.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.583     0.924    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.219     1.284    poxi_design_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  poxi_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.893     1.263    poxi_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  poxi_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    poxi_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.299%)  route 0.234ns (55.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.582     0.923    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.234     1.297    poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X2Y47          LUT4 (Prop_lut4_I3_O)        0.045     1.342 r  poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000     1.342    poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X2Y47          FDRE                                         r  poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.854     1.224    poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y47          FDRE                                         r  poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.092     1.287    poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.497%)  route 0.266ns (67.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.584     0.925    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.266     1.318    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X4Y45          SRLC32E                                      r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.853     1.223    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y45          SRLC32E                                      r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     1.255    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.564%)  route 0.221ns (51.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.583     0.924    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X0Y46          FDRE                                         r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.221     1.309    poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[27]
    SLICE_X2Y50          LUT4 (Prop_lut4_I0_O)        0.045     1.354 r  poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.354    poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X2Y50          FDRE                                         r  poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.853     1.223    poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y50          FDRE                                         r  poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     1.286    poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.265%)  route 0.248ns (63.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.582     0.923    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.248     1.311    poxi_design_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  poxi_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.893     1.263    poxi_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  poxi_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    poxi_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.150%)  route 0.249ns (63.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.582     0.923    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.249     1.313    poxi_design_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  poxi_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.893     1.263    poxi_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  poxi_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    poxi_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.314%)  route 0.256ns (66.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.584     0.925    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X1Y47          FDRE                                         r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.256     1.309    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[61][29]
    SLICE_X4Y51          FDRE                                         r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.853     1.223    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X4Y51          FDRE                                         r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.032     1.226    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.134%)  route 0.226ns (63.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.583     0.924    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.128     1.052 r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.226     1.278    poxi_design_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  poxi_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.893     1.263    poxi_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  poxi_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    poxi_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poxi_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.078%)  route 0.227ns (63.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.583     0.924    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.128     1.052 r  poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.227     1.278    poxi_design_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  poxi_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    poxi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1167, routed)        0.893     1.263    poxi_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  poxi_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.053     1.181    poxi_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { poxi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  poxi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X10Y44   poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X10Y44   poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y43   poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y46   poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y46   poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y46   poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y46   poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y39   poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y41   poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK



