--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml appsfpga.twx appsfpga.ncd -o appsfpga.twr appsfpga.pcf

Design file:              appsfpga.ncd
Physical constraint file: appsfpga.pcf
Device,package,speed:     xc5vlx50,ff1153,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 210 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please do a search for "timing:2802" at 
   http://www.xilinx.com/support.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs0_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs1_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs2_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs3_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs4_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs5_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs6_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs7_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3391 - Timing constraint COMP "bidir<0>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<10>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<11>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<12>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<13>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<14>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<15>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<1>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<2>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<3>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<4>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<5>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<6>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<7>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<8>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<9>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ctl0" OFFSET = IN 10.33 ns BEFORE 
   COMP "clk_usb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ctl1" OFFSET = IN 10.33 ns BEFORE 
   COMP "clk_usb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ctl2" OFFSET = IN 10.33 ns BEFORE 
   COMP "clk_usb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<0>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.521ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns en_dqs<0>
Report:    0.521ns delay meets   0.600ns timing constraint by 0.079ns
From                              To                                Delay(ns)
SLICE_X0Y111.AQ                   IODELAY_X0Y222.DATAIN                 0.521  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<1>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns en_dqs<1>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y110.AQ                   IODELAY_X0Y220.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<2>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns en_dqs<2>
Report:    0.531ns delay meets   0.600ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X0Y109.AQ                   IODELAY_X0Y218.DATAIN                 0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<3>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.295ns.
--------------------------------------------------------------------------------
Slack:                  0.305ns en_dqs<3>
Report:    0.295ns delay meets   0.600ns timing constraint by 0.305ns
From                              To                                Delay(ns)
SLICE_X51Y111.DQ                  IODELAY_X2Y222.DATAIN                 0.295  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<4>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.300ns.
--------------------------------------------------------------------------------
Slack:                  0.300ns en_dqs<4>
Report:    0.300ns delay meets   0.600ns timing constraint by 0.300ns
From                              To                                Delay(ns)
SLICE_X51Y110.DQ                  IODELAY_X2Y220.DATAIN                 0.300  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<5>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.295ns.
--------------------------------------------------------------------------------
Slack:                  0.305ns en_dqs<5>
Report:    0.295ns delay meets   0.600ns timing constraint by 0.305ns
From                              To                                Delay(ns)
SLICE_X51Y109.DQ                  IODELAY_X2Y218.DATAIN                 0.295  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<6>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.295ns.
--------------------------------------------------------------------------------
Slack:                  0.305ns en_dqs<6>
Report:    0.295ns delay meets   0.600ns timing constraint by 0.305ns
From                              To                                Delay(ns)
SLICE_X51Y91.DQ                   IODELAY_X2Y182.DATAIN                 0.295  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<7>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.300ns.
--------------------------------------------------------------------------------
Slack:                  0.300ns en_dqs<7>
Report:    0.300ns delay meets   0.600ns timing constraint by 0.300ns
From                              To                                Delay(ns)
SLICE_X51Y90.DQ                   IODELAY_X2Y180.DATAIN                 0.300  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X2Y180.DATAOUT            ILOGIC_X2Y180.SR                      0.803  
IODELAY_X2Y180.DATAOUT            ILOGIC_X2Y180.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X2Y182.DATAOUT            ILOGIC_X2Y182.SR                      0.803  
IODELAY_X2Y182.DATAOUT            ILOGIC_X2Y182.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X2Y218.DATAOUT            ILOGIC_X2Y218.SR                      0.805  
IODELAY_X2Y218.DATAOUT            ILOGIC_X2Y218.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X2Y220.DATAOUT            ILOGIC_X2Y220.SR                      0.803  
IODELAY_X2Y220.DATAOUT            ILOGIC_X2Y220.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X2Y222.DATAOUT            ILOGIC_X2Y222.SR                      0.803  
IODELAY_X2Y222.DATAOUT            ILOGIC_X2Y222.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y218.DATAOUT            ILOGIC_X0Y218.SR                      0.805  
IODELAY_X0Y218.DATAOUT            ILOGIC_X0Y218.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y220.DATAOUT            ILOGIC_X0Y220.SR                      0.838  
IODELAY_X0Y220.DATAOUT            ILOGIC_X0Y220.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y222.DATAOUT            ILOGIC_X0Y222.SR                      0.803  
IODELAY_X0Y222.DATAOUT            ILOGIC_X0Y222.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<2>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<4>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.605ns.
--------------------------------------------------------------------------------
Slack:                  11.395ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<4>
Report:    0.605ns delay meets  12.000ns timing constraint by 11.395ns
From                              To                                Delay(ns)
SLICE_X25Y17.AQ                   SLICE_X25Y15.AX                       0.605  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<5>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.461ns.
--------------------------------------------------------------------------------
Slack:                  11.539ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<5>
Report:    0.461ns delay meets  12.000ns timing constraint by 11.539ns
From                              To                                Delay(ns)
SLICE_X25Y17.BQ                   SLICE_X25Y15.BX                       0.461  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.441ns.
--------------------------------------------------------------------------------
Slack:                  11.559ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>
Report:    0.441ns delay meets  12.000ns timing constraint by 11.559ns
From                              To                                Delay(ns)
SLICE_X25Y17.CQ                   SLICE_X25Y15.CX                       0.441  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<7>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.311ns.
--------------------------------------------------------------------------------
Slack:                  11.689ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<7>
Report:    0.311ns delay meets  12.000ns timing constraint by 11.689ns
From                              To                                Delay(ns)
SLICE_X25Y17.DQ                   SLICE_X25Y15.DX                       0.311  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.482ns.
--------------------------------------------------------------------------------
Slack:                  11.518ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>
Report:    0.482ns delay meets  12.000ns timing constraint by 11.518ns
From                              To                                Delay(ns)
SLICE_X26Y16.AQ                   SLICE_X24Y15.AX                       0.482  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<9>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.441ns.
--------------------------------------------------------------------------------
Slack:                  11.559ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<9>
Report:    0.441ns delay meets  12.000ns timing constraint by 11.559ns
From                              To                                Delay(ns)
SLICE_X26Y16.BQ                   SLICE_X24Y15.BX                       0.441  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<1>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<4>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.338ns.
--------------------------------------------------------------------------------
Slack:                  11.662ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<4>
Report:    0.338ns delay meets  12.000ns timing constraint by 11.662ns
From                              To                                Delay(ns)
SLICE_X31Y23.AQ                   SLICE_X30Y23.AX                       0.338  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<5>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.328ns.
--------------------------------------------------------------------------------
Slack:                  11.672ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<5>
Report:    0.328ns delay meets  12.000ns timing constraint by 11.672ns
From                              To                                Delay(ns)
SLICE_X31Y23.BQ                   SLICE_X30Y23.BX                       0.328  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.309ns.
--------------------------------------------------------------------------------
Slack:                  11.691ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>
Report:    0.309ns delay meets  12.000ns timing constraint by 11.691ns
From                              To                                Delay(ns)
SLICE_X31Y23.CQ                   SLICE_X30Y23.CX                       0.309  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<7>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.322ns.
--------------------------------------------------------------------------------
Slack:                  11.678ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<7>
Report:    0.322ns delay meets  12.000ns timing constraint by 11.678ns
From                              To                                Delay(ns)
SLICE_X31Y23.DQ                   SLICE_X30Y23.DX                       0.322  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<8>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.307ns.
--------------------------------------------------------------------------------
Slack:                  11.693ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<8>
Report:    0.307ns delay meets  12.000ns timing constraint by 11.693ns
From                              To                                Delay(ns)
SLICE_X33Y22.AQ                   SLICE_X32Y22.AX                       0.307  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.306ns.
--------------------------------------------------------------------------------
Slack:                  11.694ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>
Report:    0.306ns delay meets  12.000ns timing constraint by 11.694ns
From                              To                                Delay(ns)
SLICE_X33Y22.BQ                   SLICE_X32Y22.BX                       0.306  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.796ns.
--------------------------------------------------------------------------------
Slack:                  11.204ns rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>
Report:    0.796ns delay meets  12.000ns timing constraint by 11.204ns
From                              To                                Delay(ns)
SLICE_X44Y10.AQ                   SLICE_X40Y17.AX                       0.796  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<1>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.798ns.
--------------------------------------------------------------------------------
Slack:                  11.202ns rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<1>
Report:    0.798ns delay meets  12.000ns timing constraint by 11.202ns
From                              To                                Delay(ns)
SLICE_X44Y10.BQ                   SLICE_X40Y17.BX                       0.798  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.766ns.
--------------------------------------------------------------------------------
Slack:                  11.234ns rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>
Report:    0.766ns delay meets  12.000ns timing constraint by 11.234ns
From                              To                                Delay(ns)
SLICE_X44Y10.CQ                   SLICE_X40Y17.CX                       0.766  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.789ns.
--------------------------------------------------------------------------------
Slack:                  11.211ns rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
Report:    0.789ns delay meets  12.000ns timing constraint by 11.211ns
From                              To                                Delay(ns)
SLICE_X44Y10.DQ                   SLICE_X40Y17.DX                       0.789  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<4>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.745ns.
--------------------------------------------------------------------------------
Slack:                  11.255ns rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<4>
Report:    0.745ns delay meets  12.000ns timing constraint by 11.255ns
From                              To                                Delay(ns)
SLICE_X44Y11.AQ                   SLICE_X41Y17.AX                       0.745  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<5>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.747ns.
--------------------------------------------------------------------------------
Slack:                  11.253ns rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<5>
Report:    0.747ns delay meets  12.000ns timing constraint by 11.253ns
From                              To                                Delay(ns)
SLICE_X44Y11.BQ                   SLICE_X41Y17.BX                       0.747  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.750ns.
--------------------------------------------------------------------------------
Slack:                  11.250ns rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>
Report:    0.750ns delay meets  12.000ns timing constraint by 11.250ns
From                              To                                Delay(ns)
SLICE_X44Y11.CQ                   SLICE_X41Y17.CX                       0.750  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<7>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.776ns.
--------------------------------------------------------------------------------
Slack:                  11.224ns rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<7>
Report:    0.776ns delay meets  12.000ns timing constraint by 11.224ns
From                              To                                Delay(ns)
SLICE_X44Y11.DQ                   SLICE_X41Y17.DX                       0.776  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<8>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.708ns.
--------------------------------------------------------------------------------
Slack:                  11.292ns rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<8>
Report:    0.708ns delay meets  12.000ns timing constraint by 11.292ns
From                              To                                Delay(ns)
SLICE_X43Y12.AQ                   SLICE_X41Y18.AX                       0.708  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.665ns.
--------------------------------------------------------------------------------
Slack:                  11.335ns rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>
Report:    0.665ns delay meets  12.000ns timing constraint by 11.335ns
From                              To                                Delay(ns)
SLICE_X43Y12.BQ                   SLICE_X41Y18.BX                       0.665  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_i = PERIOD TIMEGRP "clk_i" 20 ns HIGH 50% 
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_i = PERIOD TIMEGRP "clk_i" 20 ns HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT1
  Logical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT1
  Location pin: PLL_ADV_X0Y5.CLKOUT1
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT0
  Logical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT0
  Location pin: PLL_ADV_X0Y5.CLKOUT0
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT0_BUF
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_pll_mem/PLL_ADV_INST/CLKOUT3
  Logical resource: i_appsfpga_io/i_pll_mem/PLL_ADV_INST/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: i_appsfpga_io/i_pll_mem/CLKOUT3_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_pll_mem_CLKOUT2_BUF" TS_clk_i / 3 PHASE 1.66666667 ns       
  HIGH 50% INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT2_BUF" TS_clk_i / 3 PHASE 1.66666667 ns
        HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y173.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y172.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y188.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 416 paths analyzed, 416 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.119ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_26 (SLICE_X30Y83.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_26 (FF)
  Requirement:          26.666ns
  Data Path Delay:      5.514ns (Levels of Logic = 2)
  Clock Path Skew:      -0.310ns (3.100 - 3.410)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y106.DQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X46Y119.B1     net (fanout=16)       2.890   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
    SLICE_X46Y119.B      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<26>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/rd_data_fall1
    SLICE_X30Y83.C4      net (fanout=3)        2.051   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<26>
    SLICE_X30Y83.CLK     Tas                   0.029   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<91>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_26_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_26
    -------------------------------------------------  ---------------------------
    Total                                      5.514ns (0.573ns logic, 4.941ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1 (SLICE_X19Y83.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1 (FF)
  Requirement:          26.666ns
  Data Path Delay:      5.459ns (Levels of Logic = 2)
  Clock Path Skew:      -0.266ns (3.144 - 3.410)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y106.AQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X5Y119.C2      net (fanout=16)       2.029   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<0>
    SLICE_X5Y119.C       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_rise1
    SLICE_X19Y83.B4      net (fanout=4)        2.859   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<1>
    SLICE_X19Y83.CLK     Tas                   0.027   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_1_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1
    -------------------------------------------------  ---------------------------
    Total                                      5.459ns (0.571ns logic, 4.888ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_26 (SLICE_X31Y83.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_26 (FF)
  Requirement:          26.666ns
  Data Path Delay:      5.278ns (Levels of Logic = 1)
  Clock Path Skew:      -0.335ns (3.075 - 3.410)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y106.DQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X46Y119.B1     net (fanout=16)       2.890   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
    SLICE_X46Y119.B      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<26>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/rd_data_fall1
    SLICE_X31Y83.CX      net (fanout=3)        1.840   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<26>
    SLICE_X31Y83.CLK     Tdick                 0.004   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_26
    -------------------------------------------------  ---------------------------
    Total                                      5.278ns (0.548ns logic, 4.730ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7 (SLICE_X32Y95.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.644ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.213ns (3.306 - 3.093)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y96.DQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X42Y91.D6      net (fanout=16)       0.599   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X42Y91.D       Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X32Y95.DX      net (fanout=4)        0.774   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X32Y95.CLK     Tckdi       (-Th)     0.230   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.271ns logic, 1.373ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_6 (SLICE_X28Y95.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.231ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.728ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.202ns (3.295 - 3.093)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y96.CQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X42Y96.A4      net (fanout=16)       0.836   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X42Y96.A       Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<48>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/rd_data_rise1
    SLICE_X28Y95.CX      net (fanout=4)        0.621   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<48>
    SLICE_X28Y95.CLK     Tckdi       (-Th)     0.230   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_6
    -------------------------------------------------  ---------------------------
    Total                                      1.728ns (0.271ns logic, 1.457ns route)
                                                       (15.7% logic, 84.3% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6 (SLICE_X32Y95.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.772ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.213ns (3.306 - 3.093)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y96.CQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X42Y93.A5      net (fanout=16)       0.721   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X42Y93.A       Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<49>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_fall1
    SLICE_X32Y95.CX      net (fanout=4)        0.780   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<49>
    SLICE_X32Y95.CLK     Tckdi       (-Th)     0.230   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.271ns logic, 1.501ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         
TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.945ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31 (SLICE_X31Y85.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    23.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31 (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.680ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (1.153 - 1.250)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y76.DQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X31Y85.D1      net (fanout=16)       2.202   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X31Y85.CLK     Tas                   0.028   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<95>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_31_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (0.478ns logic, 2.202ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27 (SLICE_X32Y85.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    23.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27 (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.477ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (1.158 - 1.250)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y76.DQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X32Y85.D2      net (fanout=16)       2.017   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X32Y85.CLK     Tas                   0.010   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_27_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27
    -------------------------------------------------  ---------------------------
    Total                                      2.477ns (0.460ns logic, 2.017ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_26 (SLICE_X32Y85.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    23.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_26 (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.465ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (1.158 - 1.250)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y76.DQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X32Y85.C2      net (fanout=16)       2.006   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X32Y85.CLK     Tas                   0.009   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_26_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_26
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (0.459ns logic, 2.006ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50 (SLICE_X29Y76.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.014ns (0.151 - 0.137)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.CQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X29Y76.C6      net (fanout=16)       0.281   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X29Y76.CLK     Tah         (-Th)     0.195   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<51>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_50_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.219ns logic, 0.281ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_51 (SLICE_X29Y76.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_51 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.014ns (0.151 - 0.137)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.CQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X29Y76.D5      net (fanout=16)       0.350   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X29Y76.CLK     Tah         (-Th)     0.195   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<51>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_51_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_51
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.219ns logic, 0.350ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62 (SLICE_X32Y72.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.660ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.689ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.029ns (0.451 - 0.422)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.DQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    SLICE_X32Y72.C6      net (fanout=16)       0.492   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
    SLICE_X32Y72.CLK     Tah         (-Th)     0.217   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<127>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_62_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.197ns logic, 0.492ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" 
TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 300 paths analyzed, 300 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.861ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[2].u_ff_ba (OLOGIC_X2Y179.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[2].u_ff_ba (FF)
  Requirement:          26.666ns
  Data Path Delay:      5.372ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.178 - 3.372)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[2].u_ff_ba
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y93.AQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X47Y71.A1      net (fanout=158)      3.125   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X47Y71.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux<2>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux<2>1
    OLOGIC_X2Y179.D1     net (fanout=1)        1.269   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux<2>
    OLOGIC_X2Y179.CLK    Todck                 0.434   ddr2_ba_2_OBUF
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[2].u_ff_ba
    -------------------------------------------------  ---------------------------
    Total                                      5.372ns (0.978ns logic, 4.394ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126 (SLICE_X45Y90.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126 (FF)
  Requirement:          26.666ns
  Data Path Delay:      5.201ns (Levels of Logic = 1)
  Clock Path Skew:      -0.265ns (3.107 - 3.372)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y93.AQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y102.D2     net (fanout=158)      1.287   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y102.D      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<101>11
    SLICE_X45Y90.SR      net (fanout=16)       2.823   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X45Y90.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<63>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126
    -------------------------------------------------  ---------------------------
    Total                                      5.201ns (1.091ns logic, 4.110ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_127 (SLICE_X45Y90.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_127 (FF)
  Requirement:          26.666ns
  Data Path Delay:      5.201ns (Levels of Logic = 1)
  Clock Path Skew:      -0.265ns (3.107 - 3.372)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y93.AQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y102.D2     net (fanout=158)      1.287   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y102.D      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<101>11
    SLICE_X45Y90.SR      net (fanout=16)       2.823   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X45Y90.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<63>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_127
    -------------------------------------------------  ---------------------------
    Total                                      5.201ns (1.091ns logic, 4.110ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270 (SLICE_X32Y94.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.312ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.162ns (3.298 - 3.136)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 falling at -1.667ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y93.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X32Y94.D3      net (fanout=158)      1.110   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X32Y94.CLK     Tah         (-Th)     0.212   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270_rstpot1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.202ns logic, 1.110ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_92 (SLICE_X26Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_92 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.494ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.278ns (3.414 - 3.136)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y93.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X26Y110.A6     net (fanout=158)      1.277   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X26Y110.CLK    Tah         (-Th)     0.197   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<28>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<92>11
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_92
    -------------------------------------------------  ---------------------------
    Total                                      1.494ns (0.217ns logic, 1.277ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_93 (SLICE_X26Y111.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.926ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_93 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.507ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.286ns (3.422 - 3.136)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y93.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X26Y111.A6     net (fanout=158)      1.290   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X26Y111.CLK    Tah         (-Th)     0.197   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<31>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<93>11
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_93
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.217ns logic, 1.290ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" 
TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.849ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAMB36_X1Y18.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    22.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      3.370ns (Levels of Logic = 1)
  Clock Path Skew:      -0.184ns (3.188 - 3.372)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X27Y93.AQ             Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y96.A6             net (fanout=158)      0.502   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y96.A              Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y18.ENARDENL       net (fanout=2)        1.846   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y18.REGCLKARDRCLKL Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             3.370ns (1.022ns logic, 2.348ns route)
                                                              (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    22.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      3.370ns (Levels of Logic = 1)
  Clock Path Skew:      -0.166ns (3.206 - 3.372)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X27Y93.AQ             Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y96.A6             net (fanout=158)      0.502   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y96.A              Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y18.ENARDENL       net (fanout=2)        1.846   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y18.REGCLKARDRCLKU Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             3.370ns (1.022ns logic, 2.348ns route)
                                                              (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    22.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      3.370ns (Levels of Logic = 1)
  Clock Path Skew:      -0.162ns (3.210 - 3.372)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X27Y93.AQ         Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y96.A6         net (fanout=158)      0.502   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y96.A          Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y18.ENARDENL   net (fanout=2)        1.846   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y18.CLKARDCLKL Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         3.370ns (1.022ns logic, 2.348ns route)
                                                          (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAMB36_X0Y19.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    23.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      2.657ns (Levels of Logic = 1)
  Clock Path Skew:      -0.066ns (3.306 - 3.372)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X27Y93.AQ             Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y96.A6             net (fanout=158)      0.502   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y96.A              Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y19.ENARDENL       net (fanout=2)        1.133   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y19.REGCLKARDRCLKL Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             2.657ns (1.022ns logic, 1.635ns route)
                                                              (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      2.657ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (3.314 - 3.372)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X27Y93.AQ             Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y96.A6             net (fanout=158)      0.502   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y96.A              Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y19.ENARDENL       net (fanout=2)        1.133   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y19.REGCLKARDRCLKU Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             2.657ns (1.022ns logic, 1.635ns route)
                                                              (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      2.657ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (3.325 - 3.372)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X27Y93.AQ         Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y96.A6         net (fanout=158)      0.502   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y96.A          Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y19.ENARDENL   net (fanout=2)        1.133   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y19.CLKARDCLKL Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         2.657ns (1.022ns logic, 1.635ns route)
                                                          (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAMB36_X0Y19.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.610ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.443ns (3.579 - 3.136)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X27Y93.AQ         Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y96.A6         net (fanout=158)      0.462   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y96.A          Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y19.ENARDENL   net (fanout=2)        1.042   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y19.CLKARDCLKU Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         1.610ns (0.106ns logic, 1.504ns route)
                                                          (6.6% logic, 93.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.876ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.610ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.439ns (3.575 - 3.136)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X27Y93.AQ         Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y96.A6         net (fanout=158)      0.462   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y96.A          Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y19.ENARDENL   net (fanout=2)        1.042   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y19.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         1.610ns (0.106ns logic, 1.504ns route)
                                                          (6.6% logic, 93.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.888ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.610ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.427ns (3.563 - 3.136)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X27Y93.AQ             Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y96.A6             net (fanout=158)      0.462   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y96.A              Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y19.ENARDENL       net (fanout=2)        1.042   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y19.REGCLKARDRCLKU Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             1.610ns (0.106ns logic, 1.504ns route)
                                                              (6.6% logic, 93.4% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAMB36_X1Y18.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.266ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.324ns (3.460 - 3.136)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X27Y93.AQ         Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y96.A6         net (fanout=158)      0.462   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y96.A          Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y18.ENARDENL   net (fanout=2)        1.698   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y18.CLKARDCLKU Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         2.266ns (0.106ns logic, 2.160ns route)
                                                          (4.7% logic, 95.3% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAMB36_X1Y18.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.656ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.266ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.315ns (3.451 - 3.136)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X27Y93.AQ         Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y96.A6         net (fanout=158)      0.462   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y96.A          Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y18.ENARDENL   net (fanout=2)        1.698   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y18.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         2.266ns (0.106ns logic, 2.160ns route)
                                                          (4.7% logic, 95.3% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAMB36_X1Y18.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.661ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.266ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.310ns (3.446 - 3.136)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X27Y93.AQ             Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y96.A6             net (fanout=158)      0.462   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y96.A              Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y18.ENARDENL       net (fanout=2)        1.698   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y18.REGCLKARDRCLKU Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             2.266ns (0.106ns logic, 2.160ns route)
                                                              (4.7% logic, 95.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 65 paths analyzed, 45 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.149ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (SLICE_X51Y111.DX), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    22.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      3.586ns (Levels of Logic = 1)
  Clock Path Skew:      -0.268ns (3.182 - 3.450)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y108.DQ     Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly
    SLICE_X24Y107.A2     net (fanout=1)        1.216   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
    SLICE_X24Y107.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    SLICE_X51Y111.DX     net (fanout=1)        1.803   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<3>
    SLICE_X51Y111.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (0.567ns logic, 3.019ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      3.049ns (Levels of Logic = 1)
  Clock Path Skew:      -0.224ns (3.182 - 3.406)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.BQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly
    SLICE_X24Y107.A4     net (fanout=1)        0.700   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<17>
    SLICE_X24Y107.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    SLICE_X51Y111.DX     net (fanout=1)        1.803   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<3>
    SLICE_X51Y111.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (0.546ns logic, 2.503ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.960ns (Levels of Logic = 1)
  Clock Path Skew:      -0.224ns (3.182 - 3.406)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.AQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly
    SLICE_X24Y107.A3     net (fanout=1)        0.611   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<16>
    SLICE_X24Y107.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    SLICE_X51Y111.DX     net (fanout=1)        1.803   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<3>
    SLICE_X51Y111.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (0.546ns logic, 2.414ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (SLICE_X51Y110.DX), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    23.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      3.125ns (Levels of Logic = 1)
  Clock Path Skew:      -0.226ns (3.172 - 3.398)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y108.AQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly
    SLICE_X24Y109.A2     net (fanout=1)        0.947   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<20>
    SLICE_X24Y109.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
    SLICE_X51Y110.DX     net (fanout=1)        1.632   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<4>
    SLICE_X51Y110.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.125ns (0.546ns logic, 2.579ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.860ns (Levels of Logic = 1)
  Clock Path Skew:      -0.226ns (3.172 - 3.398)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y108.CQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly
    SLICE_X24Y109.A4     net (fanout=1)        0.682   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<22>
    SLICE_X24Y109.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
    SLICE_X51Y110.DX     net (fanout=1)        1.632   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<4>
    SLICE_X51Y110.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.546ns logic, 2.314ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.790ns (Levels of Logic = 1)
  Clock Path Skew:      -0.226ns (3.172 - 3.398)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y108.BQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly
    SLICE_X24Y109.A3     net (fanout=1)        0.612   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<21>
    SLICE_X24Y109.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
    SLICE_X51Y110.DX     net (fanout=1)        1.632   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<4>
    SLICE_X51Y110.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (0.546ns logic, 2.244ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (SLICE_X51Y109.DX), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    23.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.789ns (Levels of Logic = 1)
  Clock Path Skew:      -0.245ns (3.172 - 3.417)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y108.BQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly
    SLICE_X28Y108.A2     net (fanout=1)        1.235   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<25>
    SLICE_X28Y108.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N1421
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    SLICE_X51Y109.DX     net (fanout=1)        1.008   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<5>
    SLICE_X51Y109.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (0.546ns logic, 2.243ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.656ns (Levels of Logic = 1)
  Clock Path Skew:      -0.245ns (3.172 - 3.417)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y108.DQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly
    SLICE_X28Y108.A4     net (fanout=1)        1.102   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
    SLICE_X28Y108.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N1421
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    SLICE_X51Y109.DX     net (fanout=1)        1.008   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<5>
    SLICE_X51Y109.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.656ns (0.546ns logic, 2.110ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.245ns (3.172 - 3.417)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y108.CQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly
    SLICE_X28Y108.A3     net (fanout=1)        1.054   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<26>
    SLICE_X28Y108.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N1421
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    SLICE_X51Y109.DX     net (fanout=1)        1.008   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<5>
    SLICE_X51Y109.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (0.546ns logic, 2.062ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (SLICE_X0Y111.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.270ns (3.497 - 3.227)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y109.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly
    SLICE_X0Y111.A6      net (fanout=1)        0.419   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<4>
    SLICE_X0Y111.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.195ns logic, 0.419ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (SLICE_X0Y109.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.278ns (3.487 - 3.209)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y108.CQ     Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly
    SLICE_X0Y109.A6      net (fanout=1)        0.554   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<14>
    SLICE_X0Y109.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.214ns logic, 0.554ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (SLICE_X0Y110.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.260ns (3.487 - 3.227)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y109.DQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly
    SLICE_X0Y110.A4      net (fanout=1)        0.632   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
    SLICE_X0Y110.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.195ns logic, 0.632ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.015ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X12Y79.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    24.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.472ns (Levels of Logic = 1)
  Clock Path Skew:      -0.248ns (3.098 - 3.346)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y79.AQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X12Y79.A2      net (fanout=1)        0.994   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<0>
    SLICE_X12Y79.CLK     Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.478ns logic, 0.994ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X12Y79.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    24.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.233ns (3.098 - 3.331)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X12Y79.A6      net (fanout=1)        0.986   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
    SLICE_X12Y79.CLK     Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.443ns (0.457ns logic, 0.986ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X12Y79.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    24.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.338ns (Levels of Logic = 1)
  Clock Path Skew:      -0.248ns (3.098 - 3.346)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y79.CQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X12Y79.A4      net (fanout=1)        0.860   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<2>
    SLICE_X12Y79.CLK     Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.478ns logic, 0.860ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X12Y79.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.218ns (3.331 - 3.113)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y79.DQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X12Y79.A5      net (fanout=1)        0.552   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
    SLICE_X12Y79.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.214ns logic, 0.552ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X12Y79.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.218ns (3.331 - 3.113)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y79.BQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X12Y79.A3      net (fanout=1)        0.593   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X12Y79.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.214ns logic, 0.593ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X12Y79.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.005ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.218ns (3.331 - 3.113)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y79.CQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X12Y79.A4      net (fanout=1)        0.791   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<2>
    SLICE_X12Y79.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.005ns (0.214ns logic, 0.791ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         
TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.970ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X4Y94.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    24.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.429ns (Levels of Logic = 1)
  Clock Path Skew:      -0.246ns (3.190 - 3.436)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y93.AQ       Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X4Y94.A2       net (fanout=1)        0.951   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<0>
    SLICE_X4Y94.CLK      Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (0.478ns logic, 0.951ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X4Y94.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    25.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.090ns (Levels of Logic = 1)
  Clock Path Skew:      -0.246ns (3.190 - 3.436)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y93.BQ       Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X4Y94.A3       net (fanout=1)        0.612   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<1>
    SLICE_X4Y94.CLK      Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.478ns logic, 0.612ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X4Y94.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    25.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.046ns (Levels of Logic = 1)
  Clock Path Skew:      -0.246ns (3.190 - 3.436)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y93.DQ       Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X4Y94.A5       net (fanout=1)        0.568   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X4Y94.CLK      Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.478ns logic, 0.568ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X4Y94.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.238ns (3.430 - 3.192)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y92.DQ       Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X4Y94.A6       net (fanout=1)        0.422   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X4Y94.CLK      Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.195ns logic, 0.422ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X4Y94.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.234ns (3.430 - 3.196)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y93.CQ       Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X4Y94.A4       net (fanout=1)        0.490   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<2>
    SLICE_X4Y94.CLK      Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.214ns logic, 0.490ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X4Y94.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.234ns (3.430 - 3.196)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y93.DQ       Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X4Y94.A5       net (fanout=1)        0.523   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X4Y94.CLK      Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.214ns logic, 0.523ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         3.067 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.210ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y238.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      2.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 5.625ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y222.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y238.CE1    net (fanout=8)        0.971   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y238.CLK    Tice1ck               0.581   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.069ns (1.098ns logic, 0.971ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      2.045ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y222.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y238.CE1    net (fanout=8)        0.971   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y238.CLKB   Tice1ck               0.557   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (1.074ns logic, 0.971ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y239.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      2.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 5.625ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y222.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y239.CE1    net (fanout=8)        0.971   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y239.CLK    Tice1ck               0.581   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.069ns (1.098ns logic, 0.971ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      2.045ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y222.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y239.CE1    net (fanout=8)        0.971   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y239.CLKB   Tice1ck               0.557   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (1.074ns logic, 0.971ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y203.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      2.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling at 5.625ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y218.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y203.CE1    net (fanout=8)        0.945   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y203.CLK    Tice1ck               0.581   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.098ns logic, 0.945ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      2.019ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y218.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y203.CE1    net (fanout=8)        0.945   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y203.CLKB   Tice1ck               0.557   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.019ns (1.074ns logic, 0.945ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         3.067 ns;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X2Y184.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y180.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y184.CE1    net (fanout=8)        0.343   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X2Y184.CLKB   Tickce1     (-Th)    -0.261   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling at 5.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y180.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y184.CE1    net (fanout=8)        0.343   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X2Y184.CLK    Tickce1     (-Th)    -0.287   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X2Y224.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y220.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y224.CE1    net (fanout=8)        0.343   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X2Y224.CLKB   Tickce1     (-Th)    -0.261   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X2Y224.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling at 5.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y220.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y224.CE1    net (fanout=8)        0.343   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X2Y224.CLK    Tickce1     (-Th)    -0.287   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y224.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y224.CE1    net (fanout=8)        0.343   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y224.CLKB   Tickce1     (-Th)    -0.261   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y224.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling at 5.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y224.CE1    net (fanout=8)        0.343   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y224.CLK    Tickce1     (-Th)    -0.287   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_i_flops = PERIOD TIMEGRP "clk_i_flops" 20 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5042 paths analyzed, 439 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.591ns.
--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/pll_delay_cnt_8 (SLICE_X25Y61.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_9 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.450ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_9 to i_appsfpga_io/pll_delay_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y61.BQ      Tcko                  0.450   i_appsfpga_io/pll_delay_cnt<9>
                                                       i_appsfpga_io/pll_delay_cnt_9
    SLICE_X24Y49.B5      net (fanout=5)        6.359   i_appsfpga_io/pll_delay_cnt<9>
    SLICE_X24Y49.B       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_locked_rstz_gq1_or00001
    SLICE_X24Y49.A5      net (fanout=2)        0.252   i_appsfpga_io/pll_locked_rstz_gq1_or0000
    SLICE_X24Y49.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y61.CE      net (fanout=3)        0.972   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y61.CLK     Tceck                 0.229   i_appsfpga_io/pll_delay_cnt<9>
                                                       i_appsfpga_io/pll_delay_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      8.450ns (0.867ns logic, 7.583ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_4 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.870ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.141 - 0.154)
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_4 to i_appsfpga_io/pll_delay_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y60.AQ      Tcko                  0.450   i_appsfpga_io/pll_delay_cnt<7>
                                                       i_appsfpga_io/pll_delay_cnt_4
    SLICE_X24Y59.D1      net (fanout=2)        0.887   i_appsfpga_io/pll_delay_cnt<4>
    SLICE_X24Y59.D       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X24Y49.A3      net (fanout=1)        1.144   i_appsfpga_io/N0
    SLICE_X24Y49.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y61.CE      net (fanout=3)        0.972   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y61.CLK     Tceck                 0.229   i_appsfpga_io/pll_delay_cnt<9>
                                                       i_appsfpga_io/pll_delay_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.870ns (0.867ns logic, 3.003ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_0 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.150 - 1.236)
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_0 to i_appsfpga_io/pll_delay_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.AQ      Tcko                  0.450   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_0
    SLICE_X24Y59.D2      net (fanout=2)        0.653   i_appsfpga_io/pll_delay_cnt<0>
    SLICE_X24Y59.D       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X24Y49.A3      net (fanout=1)        1.144   i_appsfpga_io/N0
    SLICE_X24Y49.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y61.CE      net (fanout=3)        0.972   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y61.CLK     Tceck                 0.229   i_appsfpga_io/pll_delay_cnt<9>
                                                       i_appsfpga_io/pll_delay_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (0.867ns logic, 2.769ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/pll_delay_cnt_9 (SLICE_X25Y61.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_9 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.450ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_9 to i_appsfpga_io/pll_delay_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y61.BQ      Tcko                  0.450   i_appsfpga_io/pll_delay_cnt<9>
                                                       i_appsfpga_io/pll_delay_cnt_9
    SLICE_X24Y49.B5      net (fanout=5)        6.359   i_appsfpga_io/pll_delay_cnt<9>
    SLICE_X24Y49.B       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_locked_rstz_gq1_or00001
    SLICE_X24Y49.A5      net (fanout=2)        0.252   i_appsfpga_io/pll_locked_rstz_gq1_or0000
    SLICE_X24Y49.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y61.CE      net (fanout=3)        0.972   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y61.CLK     Tceck                 0.229   i_appsfpga_io/pll_delay_cnt<9>
                                                       i_appsfpga_io/pll_delay_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      8.450ns (0.867ns logic, 7.583ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_4 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.870ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.141 - 0.154)
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_4 to i_appsfpga_io/pll_delay_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y60.AQ      Tcko                  0.450   i_appsfpga_io/pll_delay_cnt<7>
                                                       i_appsfpga_io/pll_delay_cnt_4
    SLICE_X24Y59.D1      net (fanout=2)        0.887   i_appsfpga_io/pll_delay_cnt<4>
    SLICE_X24Y59.D       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X24Y49.A3      net (fanout=1)        1.144   i_appsfpga_io/N0
    SLICE_X24Y49.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y61.CE      net (fanout=3)        0.972   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y61.CLK     Tceck                 0.229   i_appsfpga_io/pll_delay_cnt<9>
                                                       i_appsfpga_io/pll_delay_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.870ns (0.867ns logic, 3.003ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_0 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.150 - 1.236)
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_0 to i_appsfpga_io/pll_delay_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.AQ      Tcko                  0.450   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_0
    SLICE_X24Y59.D2      net (fanout=2)        0.653   i_appsfpga_io/pll_delay_cnt<0>
    SLICE_X24Y59.D       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X24Y49.A3      net (fanout=1)        1.144   i_appsfpga_io/N0
    SLICE_X24Y49.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y61.CE      net (fanout=3)        0.972   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y61.CLK     Tceck                 0.229   i_appsfpga_io/pll_delay_cnt<9>
                                                       i_appsfpga_io/pll_delay_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (0.867ns logic, 2.769ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/pll_delay_cnt_0 (SLICE_X25Y59.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_9 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.319ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (1.149 - 1.236)
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_9 to i_appsfpga_io/pll_delay_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y61.BQ      Tcko                  0.450   i_appsfpga_io/pll_delay_cnt<9>
                                                       i_appsfpga_io/pll_delay_cnt_9
    SLICE_X24Y49.B5      net (fanout=5)        6.359   i_appsfpga_io/pll_delay_cnt<9>
    SLICE_X24Y49.B       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_locked_rstz_gq1_or00001
    SLICE_X24Y49.A5      net (fanout=2)        0.252   i_appsfpga_io/pll_locked_rstz_gq1_or0000
    SLICE_X24Y49.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y59.CE      net (fanout=3)        0.841   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y59.CLK     Tceck                 0.229   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      8.319ns (0.867ns logic, 7.452ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_4 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 2)
  Clock Path Skew:      -0.089ns (1.149 - 1.238)
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_4 to i_appsfpga_io/pll_delay_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y60.AQ      Tcko                  0.450   i_appsfpga_io/pll_delay_cnt<7>
                                                       i_appsfpga_io/pll_delay_cnt_4
    SLICE_X24Y59.D1      net (fanout=2)        0.887   i_appsfpga_io/pll_delay_cnt<4>
    SLICE_X24Y59.D       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X24Y49.A3      net (fanout=1)        1.144   i_appsfpga_io/N0
    SLICE_X24Y49.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y59.CE      net (fanout=3)        0.841   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y59.CLK     Tceck                 0.229   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (0.867ns logic, 2.872ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_0 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.505ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_0 to i_appsfpga_io/pll_delay_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.AQ      Tcko                  0.450   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_0
    SLICE_X24Y59.D2      net (fanout=2)        0.653   i_appsfpga_io/pll_delay_cnt<0>
    SLICE_X24Y59.D       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X24Y49.A3      net (fanout=1)        1.144   i_appsfpga_io/N0
    SLICE_X24Y49.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y59.CE      net (fanout=3)        0.841   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X25Y59.CLK     Tceck                 0.229   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.505ns (0.867ns logic, 2.638ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_i_flops = PERIOD TIMEGRP "clk_i_flops" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point debounced_dip_sw_iq_7 (SLICE_X27Y60.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dip_sw_capture2q_7 (FF)
  Destination:          debounced_dip_sw_iq_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.156 - 0.144)
  Source Clock:         clk_i_IBUFG rising at 20.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dip_sw_capture2q_7 to debounced_dip_sw_iq_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.DQ      Tcko                  0.414   dip_sw_capture2q<7>
                                                       dip_sw_capture2q_7
    SLICE_X27Y60.D6      net (fanout=2)        0.254   dip_sw_capture2q<7>
    SLICE_X27Y60.CLK     Tah         (-Th)     0.195   debounced_dip_sw_iq<7>
                                                       debounced_dip_sw_iq_7_rstpot
                                                       debounced_dip_sw_iq_7
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.219ns logic, 0.254ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point pwr_float_capture2q (SLICE_X41Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwr_float_capture1q (FF)
  Destination:          pwr_float_capture2q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 20.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pwr_float_capture1q to pwr_float_capture2q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y66.AQ      Tcko                  0.414   pwr_float_capture3q
                                                       pwr_float_capture1q
    SLICE_X41Y66.BX      net (fanout=2)        0.292   pwr_float_capture1q
    SLICE_X41Y66.CLK     Tckdi       (-Th)     0.231   pwr_float_capture3q
                                                       pwr_float_capture2q
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.183ns logic, 0.292ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point debounced_logic_rstz (SLICE_X15Y67.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounced_logic_rstz (FF)
  Destination:          debounced_logic_rstz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 20.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounced_logic_rstz to debounced_logic_rstz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y67.DQ      Tcko                  0.414   debounced_logic_rstz
                                                       debounced_logic_rstz
    SLICE_X15Y67.D6      net (fanout=2)        0.263   debounced_logic_rstz
    SLICE_X15Y67.CLK     Tah         (-Th)     0.195   debounced_logic_rstz
                                                       debounced_logic_rstz_mux00001
                                                       debounced_logic_rstz
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.219ns logic, 0.263ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_i_flops = PERIOD TIMEGRP "clk_i_flops" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT1
  Logical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT1
  Location pin: PLL_ADV_X0Y5.CLKOUT1
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT0
  Logical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT0
  Location pin: PLL_ADV_X0Y5.CLKOUT0
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT0_BUF
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_pll_mem/PLL_ADV_INST/CLKOUT3
  Logical resource: i_appsfpga_io/i_pll_mem/PLL_ADV_INST/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: i_appsfpga_io/i_pll_mem/CLKOUT3_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_usb = PERIOD TIMEGRP "clk_usb_flops" 20.83 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_usb = PERIOD TIMEGRP "clk_usb_flops" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST/CLKIN1
  Logical resource: i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN1
  Clock network: i_appscore/USB_IO_INST/ifclk_bufg
--------------------------------------------------------------------------------
Slack: 10.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST/CLKIN1
  Logical resource: i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN1
  Clock network: i_appscore/USB_IO_INST/ifclk_bufg
--------------------------------------------------------------------------------
Slack: 19.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appscore/USB_IO_INST/i_bufg_ifclk/I0
  Logical resource: i_appscore/USB_IO_INST/i_bufg_ifclk/I0
  Location pin: BUFGCTRL_X0Y29.I0
  Clock network: apps_testpt_0_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs0_flops = PERIOD TIMEGRP "dqs0_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs0_flops = PERIOD TIMEGRP "dqs0_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X0Y222.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X0Y222.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X0Y236.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs1_flops = PERIOD TIMEGRP "dqs1_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs1_flops = PERIOD TIMEGRP "dqs1_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X0Y220.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X0Y220.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X0Y211.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs2_flops = PERIOD TIMEGRP "dqs2_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs2_flops = PERIOD TIMEGRP "dqs2_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X0Y218.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X0Y218.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X0Y206.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs3_flops = PERIOD TIMEGRP "dqs3_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs3_flops = PERIOD TIMEGRP "dqs3_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X2Y222.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X2Y222.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X2Y239.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs4_flops = PERIOD TIMEGRP "dqs4_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs4_flops = PERIOD TIMEGRP "dqs4_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X2Y220.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X2Y220.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X2Y227.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs5_flops = PERIOD TIMEGRP "dqs5_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs5_flops = PERIOD TIMEGRP "dqs5_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X2Y218.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X2Y218.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X2Y201.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs6_flops = PERIOD TIMEGRP "dqs6_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs6_flops = PERIOD TIMEGRP "dqs6_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X2Y182.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X2Y182.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X2Y193.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs7_flops = PERIOD TIMEGRP "dqs7_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs7_flops = PERIOD TIMEGRP "dqs7_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X2Y180.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X2Y180.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X2Y173.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pad_to_pad = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP 
"PADS" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 17 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.951ns.
--------------------------------------------------------------------------------

Paths for end point clk_r_o (AE18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.049ns (requirement - data path)
  Source:               clk_i (PAD)
  Destination:          clk_r_o (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.951ns (Levels of Logic = 4)

  Maximum Data Path: clk_i to clk_r_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    AE18.O               net (fanout=3)        2.777   clk_r_o_OBUF
    AE18.PAD             Tioop                 2.658   clk_r_o
                                                       clk_r_o_OBUF
                                                       clk_r_o
    -------------------------------------------------  ---------------------------
    Total                                      8.951ns (4.035ns logic, 4.916ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point bidir<4> (J30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.319ns (requirement - data path)
  Source:               ctl1 (PAD)
  Destination:          bidir<4> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      5.681ns (Levels of Logic = 2)

  Maximum Data Path: ctl1 to bidir<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.880   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    J30.T                net (fanout=35)       2.282   apps_testpt_6_OBUF
    J30.PAD              Tiotp                 2.519   bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/OBUFT
                                                       bidir<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.681ns (3.399ns logic, 2.282ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point bidir<2> (J31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.325ns (requirement - data path)
  Source:               ctl1 (PAD)
  Destination:          bidir<2> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      5.675ns (Levels of Logic = 2)

  Maximum Data Path: ctl1 to bidir<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.880   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    J31.T                net (fanout=35)       2.282   apps_testpt_6_OBUF
    J31.PAD              Tiotp                 2.513   bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/OBUFT
                                                       bidir<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.675ns (3.393ns logic, 2.282ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_pad_to_pad = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "PADS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point bidir<15> (M30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   4.867ns (data path)
  Source:               ctl1 (PAD)
  Destination:          bidir<15> (PAD)
  Data Path Delay:      4.867ns (Levels of Logic = 2)

  Minimum Data Path: ctl1 to bidir<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    M30.T                net (fanout=35)       1.742   apps_testpt_6_OBUF
    M30.PAD              Tiotp                 2.278   bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/OBUFT
                                                       bidir<15>
    -------------------------------------------------  ---------------------------
    Total                                      4.867ns (3.125ns logic, 1.742ns route)
                                                       (64.2% logic, 35.8% route)
--------------------------------------------------------------------------------

Paths for end point bidir<10> (L30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   4.879ns (data path)
  Source:               ctl1 (PAD)
  Destination:          bidir<10> (PAD)
  Data Path Delay:      4.879ns (Levels of Logic = 2)

  Minimum Data Path: ctl1 to bidir<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    L30.T                net (fanout=35)       1.742   apps_testpt_6_OBUF
    L30.PAD              Tiotp                 2.290   bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/OBUFT
                                                       bidir<10>
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (3.137ns logic, 1.742ns route)
                                                       (64.3% logic, 35.7% route)
--------------------------------------------------------------------------------

Paths for end point bidir<5> (G31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   5.104ns (data path)
  Source:               ctl1 (PAD)
  Destination:          bidir<5> (PAD)
  Data Path Delay:      5.104ns (Levels of Logic = 2)

  Minimum Data Path: ctl1 to bidir<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    G31.T                net (fanout=35)       1.953   apps_testpt_6_OBUF
    G31.PAD              Tiotp                 2.304   bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/OBUFT
                                                       bidir<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (3.151ns logic, 1.953ns route)
                                                       (61.7% logic, 38.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs0_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs1_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs2_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs3_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs4_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs5_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs6_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs7_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs0_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y222.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.823ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y111.AQ        Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y222.DATAIN  net (fanout=1)        0.521   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y222.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y222.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y222.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.682ns (2.161ns logic, 0.521ns route)
                                                         (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs0_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y222.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.615ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y111.AQ        Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y222.DATAIN  net (fanout=1)        0.480   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y222.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y222.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y222.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.756ns (2.276ns logic, 0.480ns route)
                                                         (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs1_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.824ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y110.AQ        Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y220.DATAIN  net (fanout=1)        0.522   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y220.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y220.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y220.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.683ns (2.161ns logic, 0.522ns route)
                                                         (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs1_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.615ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y110.AQ        Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y220.DATAIN  net (fanout=1)        0.480   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y220.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y220.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y220.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.756ns (2.276ns logic, 0.480ns route)
                                                         (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs2_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y218.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.833ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y109.AQ        Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y218.DATAIN  net (fanout=1)        0.531   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y218.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y218.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y218.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.692ns (2.161ns logic, 0.531ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs2_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y218.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.623ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y109.AQ        Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y218.DATAIN  net (fanout=1)        0.488   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y218.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y218.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y218.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.764ns (2.276ns logic, 0.488ns route)
                                                         (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs3_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y222.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.576ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y111.DQ       Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X2Y222.DATAIN  net (fanout=1)        0.295   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X2Y222.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y222.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y222.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.435ns (2.140ns logic, 0.295ns route)
                                                         (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs3_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y222.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.388ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y111.DQ       Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X2Y222.DATAIN  net (fanout=1)        0.272   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X2Y222.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y222.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y222.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.529ns (2.257ns logic, 0.272ns route)
                                                         (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs4_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.581ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y110.DQ       Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X2Y220.DATAIN  net (fanout=1)        0.300   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X2Y220.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y220.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y220.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.440ns (2.140ns logic, 0.300ns route)
                                                         (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs4_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.392ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y110.DQ       Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X2Y220.DATAIN  net (fanout=1)        0.276   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X2Y220.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y220.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y220.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.533ns (2.257ns logic, 0.276ns route)
                                                         (89.1% logic, 10.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs5_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y218.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.576ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y109.DQ       Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X2Y218.DATAIN  net (fanout=1)        0.295   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X2Y218.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y218.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y218.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.435ns (2.140ns logic, 0.295ns route)
                                                         (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs5_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y218.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.388ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y109.DQ       Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X2Y218.DATAIN  net (fanout=1)        0.272   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X2Y218.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y218.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y218.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.529ns (2.257ns logic, 0.272ns route)
                                                         (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs6_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y182.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.576ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y91.DQ        Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X2Y182.DATAIN  net (fanout=1)        0.295   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X2Y182.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y182.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y182.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.435ns (2.140ns logic, 0.295ns route)
                                                         (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs6_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y182.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.388ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y91.DQ        Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X2Y182.DATAIN  net (fanout=1)        0.272   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X2Y182.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y182.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y182.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.529ns (2.257ns logic, 0.272ns route)
                                                         (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs7_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y180.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.581ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y90.DQ        Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X2Y180.DATAIN  net (fanout=1)        0.300   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X2Y180.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y180.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y180.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.440ns (2.140ns logic, 0.300ns route)
                                                         (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs7_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y180.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.392ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y90.DQ        Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X2Y180.DATAIN  net (fanout=1)        0.276   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X2Y180.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y180.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y180.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.533ns (2.257ns logic, 0.276ns route)
                                                         (89.1% logic, 10.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk_usb_to_TPT_ifclk_bufg_path" TIG;

 287 paths analyzed, 287 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAMB36_X0Y15.CLKARDCLKL), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.396ns (data path)
  Source:               clk_usb (PAD)
  Destination:          i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Data Path Delay:      9.396ns (Levels of Logic = 4)

  Maximum Data Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAMB36_X0Y14.CLKBWRCLKL), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.377ns (data path)
  Source:               clk_usb (PAD)
  Destination:          i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Data Path Delay:      9.377ns (Levels of Logic = 4)

  Maximum Data Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y14.CLKBWRCLKL net (fanout=94)       1.777   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.377ns (1.387ns logic, 7.990ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAMB36_X0Y15.REGCLKARDRCLKL), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.376ns (data path)
  Source:               clk_usb (PAD)
  Destination:          i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Data Path Delay:      9.376ns (Levels of Logic = 4)

  Maximum Data Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    N29.I                       Tiopi                 0.873   clk_usb
                                                              clk_usb
                                                              clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0           net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O            Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                              i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1         net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1        Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                              i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0           net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O            Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                              i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.REGCLKARDRCLKL net (fanout=94)       1.776   i_appscore/USB_IO_INST/clk_180_u
    --------------------------------------------------------  ---------------------------
    Total                                             9.376ns (1.387ns logic, 7.989ns route)
                                                              (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ffs_to_ddr2_ck_n_path" TIG;

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ddr2_ck_n<1> (K18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.405ns (data path)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9 (FF)
  Destination:          ddr2_ck_n<1> (PAD)
  Data Path Delay:      2.405ns (Levels of Logic = 1)
  Source Clock:         mem_clk2x falling at 3.333ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9 to ddr2_ck_n<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y156.OQ     Tockq                 0.607   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
    K18.O                net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
    K18.PAD              Tioop                 1.798   ddr2_ck_n<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_obuf_ck_i/N
                                                       ddr2_ck_n<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (2.405ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.405ns (data path)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9 (FF)
  Destination:          ddr2_ck_n<1> (PAD)
  Data Path Delay:      2.405ns (Levels of Logic = 1)
  Source Clock:         mem_clk2x rising at 0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9 to ddr2_ck_n<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y156.OQ     Tockq                 0.607   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
    K18.O                net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
    K18.PAD              Tioop                 1.798   ddr2_ck_n<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_obuf_ck_i/N
                                                       ddr2_ck_n<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (2.405ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point ddr2_ck_n<0> (L19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.400ns (data path)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8 (FF)
  Destination:          ddr2_ck_n<0> (PAD)
  Data Path Delay:      2.400ns (Levels of Logic = 1)
  Source Clock:         mem_clk2x falling at 3.333ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8 to ddr2_ck_n<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y158.OQ     Tockq                 0.607   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
    L19.O                net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
    L19.PAD              Tioop                 1.793   ddr2_ck_n<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_obuf_ck_i/N
                                                       ddr2_ck_n<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.400ns (2.400ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.400ns (data path)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8 (FF)
  Destination:          ddr2_ck_n<0> (PAD)
  Data Path Delay:      2.400ns (Levels of Logic = 1)
  Source Clock:         mem_clk2x rising at 0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8 to ddr2_ck_n<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y158.OQ     Tockq                 0.607   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
    L19.O                net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
    L19.PAD              Tioop                 1.793   ddr2_ck_n<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_obuf_ck_i/N
                                                       ddr2_ck_n<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.400ns (2.400ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1114 paths analyzed, 216 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.382ns.
--------------------------------------------------------------------------------

Paths for end point i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL (SLICE_X10Y46.AI), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_SYNC/U_SYNC to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.471   i_icon/U0/U_ICON/iSYNC
                                                       i_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X20Y42.A5      net (fanout=2)        0.589   i_icon/U0/U_ICON/iSYNC
    SLICE_X20Y42.A       Tilo                  0.094   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y40.B1      net (fanout=8)        1.285   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y40.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X6Y46.C3       net (fanout=34)       1.609   CONTROL1<5>
    SLICE_X6Y46.C        Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<8>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/LUT_OUT
    SLICE_X10Y46.AI      net (fanout=1)        0.670   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<9>
    SLICE_X10Y46.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (1.088ns logic, 4.153ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.095ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X16Y36.D2      net (fanout=2)        0.802   i_icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X16Y36.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X13Y40.B4      net (fanout=8)        0.947   i_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X13Y40.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X6Y46.C3       net (fanout=34)       1.609   CONTROL1<5>
    SLICE_X6Y46.C        Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<8>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/LUT_OUT
    SLICE_X10Y46.AI      net (fanout=1)        0.670   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<9>
    SLICE_X10Y46.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      5.095ns (1.067ns logic, 4.028ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.795ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iCORE_ID<3>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X16Y39.D2      net (fanout=5)        0.666   i_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X16Y39.D       Tilo                  0.094   i_icon/U0/U_ICON/iCORE_ID_SEL<1>
                                                       i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X13Y40.B3      net (fanout=4)        0.783   i_icon/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X13Y40.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X6Y46.C3       net (fanout=34)       1.609   CONTROL1<5>
    SLICE_X6Y46.C        Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<8>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/LUT_OUT
    SLICE_X10Y46.AI      net (fanout=1)        0.670   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<9>
    SLICE_X10Y46.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (1.067ns logic, 3.728ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL (SLICE_X10Y44.AI), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.089ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_SYNC/U_SYNC to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.471   i_icon/U0/U_ICON/iSYNC
                                                       i_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X20Y42.A5      net (fanout=2)        0.589   i_icon/U0/U_ICON/iSYNC
    SLICE_X20Y42.A       Tilo                  0.094   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y40.B1      net (fanout=8)        1.285   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y40.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X10Y44.B1      net (fanout=34)       1.539   CONTROL1<5>
    SLICE_X10Y44.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<13>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/LUT_OUT
    SLICE_X10Y44.AI      net (fanout=1)        0.588   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<13>
    SLICE_X10Y44.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<13>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (1.088ns logic, 4.001ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X16Y36.D2      net (fanout=2)        0.802   i_icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X16Y36.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X13Y40.B4      net (fanout=8)        0.947   i_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X13Y40.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X10Y44.B1      net (fanout=34)       1.539   CONTROL1<5>
    SLICE_X10Y44.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<13>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/LUT_OUT
    SLICE_X10Y44.AI      net (fanout=1)        0.588   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<13>
    SLICE_X10Y44.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<13>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (1.067ns logic, 3.876ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.643ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iCORE_ID<3>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X16Y39.D2      net (fanout=5)        0.666   i_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X16Y39.D       Tilo                  0.094   i_icon/U0/U_ICON/iCORE_ID_SEL<1>
                                                       i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X13Y40.B3      net (fanout=4)        0.783   i_icon/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X13Y40.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X10Y44.B1      net (fanout=34)       1.539   CONTROL1<5>
    SLICE_X10Y44.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<13>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/LUT_OUT
    SLICE_X10Y44.AI      net (fanout=1)        0.588   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<13>
    SLICE_X10Y44.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<13>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.643ns (1.067ns logic, 3.576ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL (SLICE_X8Y45.AI), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.004ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_SYNC/U_SYNC to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.471   i_icon/U0/U_ICON/iSYNC
                                                       i_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X20Y42.A5      net (fanout=2)        0.589   i_icon/U0/U_ICON/iSYNC
    SLICE_X20Y42.A       Tilo                  0.094   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y40.B1      net (fanout=8)        1.285   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y40.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X6Y46.B5       net (fanout=34)       1.398   CONTROL1<5>
    SLICE_X6Y46.B        Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<8>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/LUT_OUT
    SLICE_X8Y45.AI       net (fanout=1)        0.644   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<11>
    SLICE_X8Y45.CLK      Tds                   0.335   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<5>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      5.004ns (1.088ns logic, 3.916ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.858ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X16Y36.D2      net (fanout=2)        0.802   i_icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X16Y36.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X13Y40.B4      net (fanout=8)        0.947   i_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X13Y40.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X6Y46.B5       net (fanout=34)       1.398   CONTROL1<5>
    SLICE_X6Y46.B        Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<8>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/LUT_OUT
    SLICE_X8Y45.AI       net (fanout=1)        0.644   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<11>
    SLICE_X8Y45.CLK      Tds                   0.335   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<5>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.858ns (1.067ns logic, 3.791ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.558ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iCORE_ID<3>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X16Y39.D2      net (fanout=5)        0.666   i_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X16Y39.D       Tilo                  0.094   i_icon/U0/U_ICON/iCORE_ID_SEL<1>
                                                       i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X13Y40.B3      net (fanout=4)        0.783   i_icon/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X13Y40.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X6Y46.B5       net (fanout=34)       1.398   CONTROL1<5>
    SLICE_X6Y46.B        Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<8>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/LUT_OUT
    SLICE_X8Y45.AI       net (fanout=1)        0.644   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<11>
    SLICE_X8Y45.CLK      Tds                   0.335   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<5>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.067ns logic, 3.491ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/SHIFT_REG (SLICE_X13Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[15].UPDATE_CELL/SHIFT_REG (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 30.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[15].UPDATE_CELL/SHIFT_REG to i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.414   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[15].UPDATE_CELL/SHIFT_REG
    SLICE_X13Y40.BX      net (fanout=1)        0.282   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<16>
    SLICE_X13Y40.CLK     Tckdi       (-Th)     0.231   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG (SLICE_X13Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/SHIFT_REG (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 30.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/SHIFT_REG to i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.AQ      Tcko                  0.414   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<23>
                                                       i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/SHIFT_REG
    SLICE_X13Y45.BX      net (fanout=1)        0.282   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<20>
    SLICE_X13Y45.CLK     Tckdi       (-Th)     0.231   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<23>
                                                       i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[28].UPDATE_CELL/SHIFT_REG (SLICE_X15Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[27].UPDATE_CELL/SHIFT_REG (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[28].UPDATE_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 30.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[27].UPDATE_CELL/SHIFT_REG to i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[28].UPDATE_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.AQ      Tcko                  0.414   i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[29].UPDATE_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[27].UPDATE_CELL/SHIFT_REG
    SLICE_X15Y46.BX      net (fanout=1)        0.282   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<28>
    SLICE_X15Y46.CLK     Tckdi       (-Th)     0.231   i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[29].UPDATE_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[28].UPDATE_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/out_temp/CLK
  Logical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK
  Location pin: SLICE_X4Y44.CLK
  Clock network: CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/out_temp/CLK
  Logical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK
  Location pin: SLICE_X4Y44.CLK
  Clock network: CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/out_temp/CLK
  Logical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK
  Location pin: SLICE_X4Y45.CLK
  Clock network: CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.739ns.
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X15Y37.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y45.A2      net (fanout=3)        0.951   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X22Y45.A       Tilo                  0.094   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       i_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X15Y37.CE      net (fanout=3)        0.874   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X15Y37.CLK     Tceck                 0.229   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.598ns (0.773ns logic, 1.825ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X15Y37.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y45.A2      net (fanout=3)        0.951   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X22Y45.A       Tilo                  0.094   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       i_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X15Y37.CE      net (fanout=3)        0.874   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X15Y37.CLK     Tceck                 0.229   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.598ns (0.773ns logic, 1.825ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X15Y39.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y45.A2      net (fanout=3)        0.951   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X22Y45.A       Tilo                  0.094   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       i_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X15Y39.CE      net (fanout=3)        0.868   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X15Y39.CLK     Tceck                 0.229   i_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.592ns (0.773ns logic, 1.819ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X20Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.502ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.414   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y47.A5      net (fanout=3)        0.377   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X22Y47.A       Tilo                  0.087   CONTROL0<1>
                                                       i_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X20Y46.SR      net (fanout=3)        0.424   i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X20Y46.CLK     Tcksr       (-Th)    -0.200   i_icon/U0/U_ICON/iSYNC
                                                       i_icon/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (0.701ns logic, 0.801ns route)
                                                       (46.7% logic, 53.3% route)
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X23Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.534ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.414   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y47.A5      net (fanout=3)        0.377   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X22Y47.A       Tilo                  0.087   CONTROL0<1>
                                                       i_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X23Y46.SR      net (fanout=3)        0.449   i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X23Y46.CLK     Tcksr       (-Th)    -0.207   i_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.534ns (0.708ns logic, 0.826ns route)
                                                       (46.2% logic, 53.8% route)
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X23Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.535ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.414   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y47.A5      net (fanout=3)        0.377   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X22Y47.A       Tilo                  0.087   CONTROL0<1>
                                                       i_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X23Y46.SR      net (fanout=3)        0.449   i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X23Y46.CLK     Tcksr       (-Th)    -0.208   i_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (0.709ns logic, 0.826ns route)
                                                       (46.2% logic, 53.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.990ns.
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X27Y47.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    i_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y47.A4      net (fanout=3)        0.373   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X27Y47.CLK     Tas                   0.026   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.476ns logic, 0.373ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X27Y47.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.560ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    i_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.414   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y47.A4      net (fanout=3)        0.343   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X27Y47.CLK     Tah         (-Th)     0.197   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.217ns logic, 0.343ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSfalse_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/mem_preload_done_1q (SLICE_X26Y49.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.222ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/mem_preload_done_3q (FF)
  Destination:          i_appscore/MEMORY_IO_INST/mem_preload_done_1q (FF)
  Data Path Delay:      1.685ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (4.717 - 4.820)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 15.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/mem_preload_done_3q to i_appscore/MEMORY_IO_INST/mem_preload_done_1q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.AQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/mem_preload_done_3q
                                                       i_appscore/MEMORY_IO_INST/mem_preload_done_3q
    SLICE_X26Y49.AX      net (fanout=1)        1.222   i_appscore/MEMORY_IO_INST/mem_preload_done_3q
    SLICE_X26Y49.CLK     Tdick                -0.008   i_appscore/MEMORY_IO_INST/mem_preload_done_2q
                                                       i_appscore/MEMORY_IO_INST/mem_preload_done_1q
    -------------------------------------------------  ---------------------------
    Total                                      1.685ns (0.463ns logic, 1.222ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (SLICE_X24Y15.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.358ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (FF)
  Data Path Delay:      0.754ns (Levels of Logic = 0)
  Clock Path Skew:      -0.170ns (4.847 - 5.017)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 15.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 to i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y16.CQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>
                                                       i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10
    SLICE_X24Y15.CX      net (fanout=1)        0.309   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>
    SLICE_X24Y15.CLK     Tdick                -0.005   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<10>
                                                       i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.754ns (0.445ns logic, 0.309ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TSfalse_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (SLICE_X24Y15.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.513ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (FF)
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.547ns (5.213 - 4.666)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 10.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 to i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y16.CQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>
                                                       i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10
    SLICE_X24Y15.CX      net (fanout=1)        0.284   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>
    SLICE_X24Y15.CLK     Tckdi       (-Th)     0.230   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<10>
                                                       i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.184ns logic, 0.284ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/mem_preload_done_1q (SLICE_X26Y49.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.304ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/mem_preload_done_3q (FF)
  Destination:          i_appscore/MEMORY_IO_INST/mem_preload_done_1q (FF)
  Data Path Delay:      1.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.590ns (5.073 - 4.483)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 10.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/mem_preload_done_3q to i_appscore/MEMORY_IO_INST/mem_preload_done_1q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.AQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/mem_preload_done_3q
                                                       i_appscore/MEMORY_IO_INST/mem_preload_done_3q
    SLICE_X26Y49.AX      net (fanout=1)        1.124   i_appscore/MEMORY_IO_INST/mem_preload_done_3q
    SLICE_X26Y49.CLK     Tckdi       (-Th)     0.229   i_appscore/MEMORY_IO_INST/mem_preload_done_2q
                                                       i_appscore/MEMORY_IO_INST/mem_preload_done_1q
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (0.204ns logic, 1.124ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF" TS_clk_i / 4 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF" TS_clk_i / 4 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X1Y8.CLKBWRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Location pin: RAMB36_X1Y8.REGCLKBWRRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X1Y5.CLKBWRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF" TS_clk_i / 8 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF" TS_clk_i / 8 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST/I0
  Logical resource: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y18.I0
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT0_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_pll_mem_CLKOUT0_BUF" TS_clk_i / 1.5 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.999ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT0_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT0_BUF" TS_clk_i / 1.5 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X2Y180.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X2Y181.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X2Y183.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT1_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_pll_mem_CLKOUT1_BUF" TS_clk_i / 3 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.550ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT1_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT1_BUF" TS_clk_i / 3 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 4.116ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_0_OBUF/REV
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0].gen_cs_two_t_0.u_ff_cs_n/REV
  Location pin: OLOGIC_X2Y167.REV
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------
Slack: 4.116ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_1_OBUF/REV
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[1].gen_cs_two_t_0.u_ff_cs_n/REV
  Location pin: OLOGIC_X2Y161.REV
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X2Y181.SR
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT3_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_pll_mem_CLKOUT3_BUF" TS_clk_i / 4 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT3_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT3_BUF" TS_clk_i / 4 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appsfpga_io/i_pll_mem/CLKOUT3_BUFG_INST/I0
  Logical resource: i_appsfpga_io/i_pll_mem/CLKOUT3_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: i_appsfpga_io/i_pll_mem/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<3>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_0/SR
  Location pin: SLICE_X26Y46.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<3>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_0/SR
  Location pin: SLICE_X26Y46.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14485 paths analyzed, 2256 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.936ns.
--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d (OLOGIC_X0Y9.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/init_active_gq_int (FF)
  Destination:          i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (1.380 - 1.287)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/init_active_gq_int to i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.CQ      Tcko                  0.450   init_active_gq
                                                       i_appsfpga_io/init_active_gq_int
    SLICE_X8Y5.B1        net (fanout=166)      3.206   init_active_gq
    SLICE_X8Y5.B         Tilo                  0.094   i_appsfpga_io/temp_dout_a<61>
                                                       i_appsfpga_io/temp_dout_a<61>1
    OLOGIC_X0Y9.D1       net (fanout=1)        0.821   i_appsfpga_io/temp_dout_a<61>
    OLOGIC_X0Y9.CLKDIV   Tosdck_D              0.292   i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    -------------------------------------------------  ---------------------------
    Total                                      4.863ns (0.836ns logic, 4.027ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/muxed_out_dout_a_q_61 (FF)
  Destination:          i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.598 - 0.520)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/muxed_out_dout_a_q_61 to i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y5.BQ       Tcko                  0.450   appcore_dout_a_q<63>
                                                       i_appscore/muxed_out_dout_a_q_61
    SLICE_X8Y5.B4        net (fanout=1)        0.941   appcore_dout_a_q<61>
    SLICE_X8Y5.B         Tilo                  0.094   i_appsfpga_io/temp_dout_a<61>
                                                       i_appsfpga_io/temp_dout_a<61>1
    OLOGIC_X0Y9.D1       net (fanout=1)        0.821   i_appsfpga_io/temp_dout_a<61>
    OLOGIC_X0Y9.CLKDIV   Tosdck_D              0.292   i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    -------------------------------------------------  ---------------------------
    Total                                      2.598ns (0.836ns logic, 1.762ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d (OLOGIC_X0Y13.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/init_active_gq_int (FF)
  Destination:          i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.855ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (1.377 - 1.287)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/init_active_gq_int to i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.CQ      Tcko                  0.450   init_active_gq
                                                       i_appsfpga_io/init_active_gq_int
    SLICE_X8Y5.A1        net (fanout=166)      3.211   init_active_gq
    SLICE_X8Y5.A         Tilo                  0.094   i_appsfpga_io/temp_dout_a<61>
                                                       i_appsfpga_io/temp_dout_a<59>1
    OLOGIC_X0Y13.D1      net (fanout=1)        0.808   i_appsfpga_io/temp_dout_a<59>
    OLOGIC_X0Y13.CLKDIV  Tosdck_D              0.292   i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (0.836ns logic, 4.019ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/muxed_out_dout_a_q_59 (FF)
  Destination:          i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.595 - 0.520)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/muxed_out_dout_a_q_59 to i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y5.DQ       Tcko                  0.471   appcore_dout_a_q<59>
                                                       i_appscore/muxed_out_dout_a_q_59
    SLICE_X8Y5.A3        net (fanout=1)        0.977   appcore_dout_a_q<59>
    SLICE_X8Y5.A         Tilo                  0.094   i_appsfpga_io/temp_dout_a<61>
                                                       i_appsfpga_io/temp_dout_a<59>1
    OLOGIC_X0Y13.D1      net (fanout=1)        0.808   i_appsfpga_io/temp_dout_a<59>
    OLOGIC_X0Y13.CLKDIV  Tosdck_D              0.292   i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    -------------------------------------------------  ---------------------------
    Total                                      2.642ns (0.857ns logic, 1.785ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d (OLOGIC_X0Y5.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/init_active_gq_int (FF)
  Destination:          i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.384 - 1.287)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/init_active_gq_int to i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.CQ      Tcko                  0.450   init_active_gq
                                                       i_appsfpga_io/init_active_gq_int
    SLICE_X9Y5.B1        net (fanout=166)      3.169   init_active_gq
    SLICE_X9Y5.B         Tilo                  0.094   i_appsfpga_io/temp_dout_a<58>
                                                       i_appsfpga_io/temp_dout_a<63>1
    OLOGIC_X0Y5.D1       net (fanout=1)        0.848   i_appsfpga_io/temp_dout_a<63>
    OLOGIC_X0Y5.CLKDIV   Tosdck_D              0.292   i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (0.836ns logic, 4.017ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/muxed_out_dout_a_q_63 (FF)
  Destination:          i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.345ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.602 - 0.520)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/muxed_out_dout_a_q_63 to i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y5.DQ       Tcko                  0.450   appcore_dout_a_q<63>
                                                       i_appscore/muxed_out_dout_a_q_63
    SLICE_X9Y5.B6        net (fanout=1)        0.661   appcore_dout_a_q<63>
    SLICE_X9Y5.B         Tilo                  0.094   i_appsfpga_io/temp_dout_a<58>
                                                       i_appsfpga_io/temp_dout_a<63>1
    OLOGIC_X0Y5.D1       net (fanout=1)        0.848   i_appsfpga_io/temp_dout_a<63>
    OLOGIC_X0Y5.CLKDIV   Tosdck_D              0.292   i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (0.836ns logic, 1.509ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/muxed_out_dout_a_q_34 (SLICE_X2Y19.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_82 (FF)
  Destination:          i_appscore/muxed_out_dout_a_q_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 0)
  Clock Path Skew:      0.179ns (1.469 - 1.290)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_82 to i_appscore/muxed_out_dout_a_q_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.CQ       Tcko                  0.414   i_appscore/mem_dmd_dout_a<35>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_82
    SLICE_X2Y19.CX       net (fanout=1)        0.284   i_appscore/mem_dmd_dout_a<34>
    SLICE_X2Y19.CLK      Tckdi       (-Th)     0.218   appcore_dout_a_q<35>
                                                       i_appscore/muxed_out_dout_a_q_34
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.196ns logic, 0.284ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_REG_INST/dmd_write_block_1q (SLICE_X11Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/USB_REG_INST/dmd_write_block_1 (FF)
  Destination:          i_appscore/USB_REG_INST/dmd_write_block_1q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.152 - 0.141)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/USB_REG_INST/dmd_write_block_1 to i_appscore/USB_REG_INST/dmd_write_block_1q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y56.BQ      Tcko                  0.433   i_appscore/USB_REG_INST/fifo_reset_1q
                                                       i_appscore/USB_REG_INST/dmd_write_block_1
    SLICE_X11Y56.AX      net (fanout=19)       0.159   i_appscore/dmd_write_block
    SLICE_X11Y56.CLK     Tckdi       (-Th)     0.229   i_appscore/USB_REG_INST/dmd_write_block_1q
                                                       i_appscore/USB_REG_INST/dmd_write_block_1q
    -------------------------------------------------  ---------------------------
    Total                                      0.363ns (0.204ns logic, 0.159ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point i_vio_sys/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT (SLICE_X9Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_vio_sys/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0 (FF)
  Destination:          i_vio_sys/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.149 - 0.139)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_vio_sys/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0 to i_vio_sys/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.BQ       Tcko                  0.433   i_vio_sys/U0/I_VIO/GEN_TRANS.U_ARM/iDIN<1>
                                                       i_vio_sys/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0
    SLICE_X9Y36.AX       net (fanout=2)        0.159   i_vio_sys/U0/I_VIO/GEN_TRANS.U_ARM/iDIN<0>
    SLICE_X9Y36.CLK      Tckdi       (-Th)     0.229   i_vio_sys/U0/I_VIO/ARM_pulse
                                                       i_vio_sys/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.363ns (0.204ns logic, 0.159ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X1Y8.CLKBWRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Location pin: RAMB36_X1Y8.REGCLKBWRRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X1Y5.CLKBWRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF_0" TS_clk_i_flops / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF_0" TS_clk_i_flops / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST/I0
  Logical resource: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y18.I0
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0" TS_clk_i_flops / 1.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12391 paths analyzed, 4140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.845ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_27 (SLICE_X30Y102.DX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_27 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.802ns (Levels of Logic = 1)
  Clock Path Skew:      -0.326ns (3.159 - 3.485)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y118.CQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X51Y112.A1     net (fanout=1)        1.027   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg3b_out_fall
    SLICE_X51Y112.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/rd_data_fall1
    SLICE_X30Y102.DX     net (fanout=3)        2.229   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<27>
    SLICE_X30Y102.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_27
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (0.546ns logic, 3.256ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_27 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.332ns (Levels of Logic = 1)
  Clock Path Skew:      -0.326ns (3.159 - 3.485)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y118.AQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X51Y112.A5     net (fanout=1)        0.557   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg2a_out_fall
    SLICE_X51Y112.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/rd_data_fall1
    SLICE_X30Y102.DX     net (fanout=3)        2.229   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<27>
    SLICE_X30Y102.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_27
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (0.546ns logic, 2.786ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25 (SLICE_X32Y101.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.732ns (Levels of Logic = 1)
  Clock Path Skew:      -0.346ns (3.132 - 3.478)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y116.BQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X48Y111.A2     net (fanout=1)        1.078   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/stg2a_out_rise
    SLICE_X48Y111.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<25>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/rd_data_rise1
    SLICE_X32Y101.BX     net (fanout=4)        2.128   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<25>
    SLICE_X32Y101.CLK    Tdick                -0.018   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (0.526ns logic, 3.206ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.144ns (Levels of Logic = 1)
  Clock Path Skew:      -0.346ns (3.132 - 3.478)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y116.DQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X48Y111.A6     net (fanout=1)        0.490   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/stg3b_out_rise
    SLICE_X48Y111.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<25>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/rd_data_rise1
    SLICE_X32Y101.BX     net (fanout=4)        2.128   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<25>
    SLICE_X32Y101.CLK    Tdick                -0.018   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (0.526ns logic, 2.618ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10 (SLICE_X18Y100.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.322ns (Levels of Logic = 1)
  Clock Path Skew:      -0.292ns (3.221 - 3.513)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y113.CQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X7Y108.B1      net (fanout=1)        1.206   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg3b_out_fall
    SLICE_X7Y108.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<10>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/rd_data_fall1
    SLICE_X18Y100.CX     net (fanout=3)        1.547   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<10>
    SLICE_X18Y100.CLK    Tdick                 0.004   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    -------------------------------------------------  ---------------------------
    Total                                      3.322ns (0.569ns logic, 2.753ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.054ns (Levels of Logic = 1)
  Clock Path Skew:      -0.292ns (3.221 - 3.513)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y113.AQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X7Y108.B3      net (fanout=1)        0.938   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg2a_out_fall
    SLICE_X7Y108.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<10>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/rd_data_fall1
    SLICE_X18Y100.CX     net (fanout=3)        1.547   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<10>
    SLICE_X18Y100.CLK    Tdick                 0.004   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    -------------------------------------------------  ---------------------------
    Total                                      3.054ns (0.569ns logic, 2.485ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0" TS_clk_i_flops / 1.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1 (SLICE_X24Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Clock Path Skew:      0.228ns (3.385 - 3.157)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y97.BQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1
    SLICE_X24Y97.BX      net (fanout=1)        0.422   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<1>
    SLICE_X24Y97.CLK     Tckdi       (-Th)     0.242   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.172ns logic, 0.422ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_1 (SLICE_X22Y99.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 0)
  Clock Path Skew:      0.255ns (3.405 - 3.150)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_1 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y99.BQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_1
    SLICE_X22Y99.BX      net (fanout=1)        0.444   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<1>
    SLICE_X22Y99.CLK     Tckdi       (-Th)     0.231   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.183ns logic, 0.444ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_2 (SLICE_X22Y99.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_2 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 0)
  Clock Path Skew:      0.255ns (3.405 - 3.150)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_2 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y99.CQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_2
    SLICE_X22Y99.CX      net (fanout=1)        0.437   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<2>
    SLICE_X22Y99.CLK     Tckdi       (-Th)     0.218   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.196ns logic, 0.437ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0" TS_clk_i_flops / 1.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X2Y180.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X2Y181.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X2Y183.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0" TS_clk_i_flops / 3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26118 paths analyzed, 4821 endpoints analyzed, 424 failing endpoints
 424 timing errors detected. (424 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.415ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_113 (SLICE_X27Y49.SR), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_0 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_113 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.162ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.506ns (4.516 - 5.022)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_0 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y66.CQ      Tcko                  0.471   i_appscore/usb_update_mode<0>
                                                       i_appscore/USB_REG_INST/update_mode_1_0
    SLICE_X36Y63.C4      net (fanout=30)       0.722   i_appscore/usb_update_mode<0>
    SLICE_X36Y63.CMUX    Tilo                  0.240   i_appscore/MEMORY_IO_INST/app_af_wren_cmp_gt000028
                                                       i_appscore/MEMORY_IO_INST/data_count_or00021
    SLICE_X37Y63.B5      net (fanout=2)        0.384   i_appscore/MEMORY_IO_INST/data_count<7>
    SLICE_X37Y63.COUT    Topcyb                0.501   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<1>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/data_count<11>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X24Y52.C6      net (fanout=2)        1.299   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X24Y52.C       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<95>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X27Y49.SR      net (fanout=33)       0.601   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X27Y49.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<115>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_113
    -------------------------------------------------  ---------------------------
    Total                                      5.162ns (2.156ns logic, 3.006ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_113 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.151ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.509ns (4.516 - 5.025)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_1 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y65.CQ      Tcko                  0.450   i_appscore/usb_update_mode<1>
                                                       i_appscore/USB_REG_INST/update_mode_1_1
    SLICE_X36Y67.A3      net (fanout=40)       0.680   i_appscore/usb_update_mode<1>
    SLICE_X36Y67.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/data_count<9>
                                                       i_appscore/MEMORY_IO_INST/data_count<9>1
    SLICE_X37Y63.C4      net (fanout=2)        0.660   i_appscore/MEMORY_IO_INST/data_count<9>
    SLICE_X37Y63.COUT    Topcyc                0.423   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<2>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/data_count<11>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X24Y52.C6      net (fanout=2)        1.299   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X24Y52.C       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<95>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X27Y49.SR      net (fanout=33)       0.601   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X27Y49.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<115>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_113
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (1.911ns logic, 3.240ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_2 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_113 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.114ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.512ns (4.516 - 5.028)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_2 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y64.CQ      Tcko                  0.471   i_appscore/usb_update_mode<2>
                                                       i_appscore/USB_REG_INST/update_mode_1_2
    SLICE_X36Y67.A4      net (fanout=40)       0.622   i_appscore/usb_update_mode<2>
    SLICE_X36Y67.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/data_count<9>
                                                       i_appscore/MEMORY_IO_INST/data_count<9>1
    SLICE_X37Y63.C4      net (fanout=2)        0.660   i_appscore/MEMORY_IO_INST/data_count<9>
    SLICE_X37Y63.COUT    Topcyc                0.423   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<2>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/data_count<11>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X24Y52.C6      net (fanout=2)        1.299   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X24Y52.C       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<95>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X27Y49.SR      net (fanout=33)       0.601   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X27Y49.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<115>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_113
    -------------------------------------------------  ---------------------------
    Total                                      5.114ns (1.932ns logic, 3.182ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_114 (SLICE_X27Y49.SR), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_0 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_114 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.162ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.506ns (4.516 - 5.022)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_0 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y66.CQ      Tcko                  0.471   i_appscore/usb_update_mode<0>
                                                       i_appscore/USB_REG_INST/update_mode_1_0
    SLICE_X36Y63.C4      net (fanout=30)       0.722   i_appscore/usb_update_mode<0>
    SLICE_X36Y63.CMUX    Tilo                  0.240   i_appscore/MEMORY_IO_INST/app_af_wren_cmp_gt000028
                                                       i_appscore/MEMORY_IO_INST/data_count_or00021
    SLICE_X37Y63.B5      net (fanout=2)        0.384   i_appscore/MEMORY_IO_INST/data_count<7>
    SLICE_X37Y63.COUT    Topcyb                0.501   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<1>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/data_count<11>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X24Y52.C6      net (fanout=2)        1.299   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X24Y52.C       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<95>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X27Y49.SR      net (fanout=33)       0.601   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X27Y49.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<115>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_114
    -------------------------------------------------  ---------------------------
    Total                                      5.162ns (2.156ns logic, 3.006ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_114 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.151ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.509ns (4.516 - 5.025)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_1 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y65.CQ      Tcko                  0.450   i_appscore/usb_update_mode<1>
                                                       i_appscore/USB_REG_INST/update_mode_1_1
    SLICE_X36Y67.A3      net (fanout=40)       0.680   i_appscore/usb_update_mode<1>
    SLICE_X36Y67.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/data_count<9>
                                                       i_appscore/MEMORY_IO_INST/data_count<9>1
    SLICE_X37Y63.C4      net (fanout=2)        0.660   i_appscore/MEMORY_IO_INST/data_count<9>
    SLICE_X37Y63.COUT    Topcyc                0.423   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<2>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/data_count<11>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X24Y52.C6      net (fanout=2)        1.299   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X24Y52.C       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<95>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X27Y49.SR      net (fanout=33)       0.601   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X27Y49.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<115>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_114
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (1.911ns logic, 3.240ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_2 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_114 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.114ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.512ns (4.516 - 5.028)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_2 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y64.CQ      Tcko                  0.471   i_appscore/usb_update_mode<2>
                                                       i_appscore/USB_REG_INST/update_mode_1_2
    SLICE_X36Y67.A4      net (fanout=40)       0.622   i_appscore/usb_update_mode<2>
    SLICE_X36Y67.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/data_count<9>
                                                       i_appscore/MEMORY_IO_INST/data_count<9>1
    SLICE_X37Y63.C4      net (fanout=2)        0.660   i_appscore/MEMORY_IO_INST/data_count<9>
    SLICE_X37Y63.COUT    Topcyc                0.423   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<2>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/data_count<11>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X24Y52.C6      net (fanout=2)        1.299   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X24Y52.C       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<95>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X27Y49.SR      net (fanout=33)       0.601   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X27Y49.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<115>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_114
    -------------------------------------------------  ---------------------------
    Total                                      5.114ns (1.932ns logic, 3.182ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_115 (SLICE_X27Y49.SR), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_0 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_115 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.162ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.506ns (4.516 - 5.022)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_0 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y66.CQ      Tcko                  0.471   i_appscore/usb_update_mode<0>
                                                       i_appscore/USB_REG_INST/update_mode_1_0
    SLICE_X36Y63.C4      net (fanout=30)       0.722   i_appscore/usb_update_mode<0>
    SLICE_X36Y63.CMUX    Tilo                  0.240   i_appscore/MEMORY_IO_INST/app_af_wren_cmp_gt000028
                                                       i_appscore/MEMORY_IO_INST/data_count_or00021
    SLICE_X37Y63.B5      net (fanout=2)        0.384   i_appscore/MEMORY_IO_INST/data_count<7>
    SLICE_X37Y63.COUT    Topcyb                0.501   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<1>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/data_count<11>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X24Y52.C6      net (fanout=2)        1.299   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X24Y52.C       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<95>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X27Y49.SR      net (fanout=33)       0.601   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X27Y49.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<115>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_115
    -------------------------------------------------  ---------------------------
    Total                                      5.162ns (2.156ns logic, 3.006ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_115 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.151ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.509ns (4.516 - 5.025)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_1 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y65.CQ      Tcko                  0.450   i_appscore/usb_update_mode<1>
                                                       i_appscore/USB_REG_INST/update_mode_1_1
    SLICE_X36Y67.A3      net (fanout=40)       0.680   i_appscore/usb_update_mode<1>
    SLICE_X36Y67.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/data_count<9>
                                                       i_appscore/MEMORY_IO_INST/data_count<9>1
    SLICE_X37Y63.C4      net (fanout=2)        0.660   i_appscore/MEMORY_IO_INST/data_count<9>
    SLICE_X37Y63.COUT    Topcyc                0.423   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<2>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/data_count<11>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X24Y52.C6      net (fanout=2)        1.299   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X24Y52.C       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<95>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X27Y49.SR      net (fanout=33)       0.601   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X27Y49.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<115>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_115
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (1.911ns logic, 3.240ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_2 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_115 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.114ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.512ns (4.516 - 5.028)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_2 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y64.CQ      Tcko                  0.471   i_appscore/usb_update_mode<2>
                                                       i_appscore/USB_REG_INST/update_mode_1_2
    SLICE_X36Y67.A4      net (fanout=40)       0.622   i_appscore/usb_update_mode<2>
    SLICE_X36Y67.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/data_count<9>
                                                       i_appscore/MEMORY_IO_INST/data_count<9>1
    SLICE_X37Y63.C4      net (fanout=2)        0.660   i_appscore/MEMORY_IO_INST/data_count<9>
    SLICE_X37Y63.COUT    Topcyc                0.423   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<2>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X37Y64.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/data_count<11>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X24Y52.C6      net (fanout=2)        1.299   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X24Y52.C       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<95>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X27Y49.SR      net (fanout=33)       0.601   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X27Y49.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<115>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_115
    -------------------------------------------------  ---------------------------
    Total                                      5.114ns (1.932ns logic, 3.182ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0" TS_clk_i_flops / 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r (SLICE_X20Y92.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.232ns (3.360 - 3.128)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y92.DQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X20Y92.B5      net (fanout=3)        0.373   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden
    SLICE_X20Y92.CLK     Tah         (-Th)     0.222   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r_rstpot
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.565ns (0.192ns logic, 0.373ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r (SLICE_X21Y92.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.232ns (3.360 - 3.128)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y92.DQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X21Y92.B5      net (fanout=3)        0.357   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden
    SLICE_X21Y92.CLK     Tah         (-Th)     0.196   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r_rstpot
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.218ns logic, 0.357ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (SLICE_X19Y76.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Clock Path Skew:      0.228ns (3.310 - 3.082)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y78.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0
    SLICE_X19Y76.AX      net (fanout=2)        0.409   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel<0>
    SLICE_X19Y76.CLK     Tckdi       (-Th)     0.229   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.185ns logic, 0.409ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0" TS_clk_i_flops / 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.116ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_0_OBUF/REV
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0].gen_cs_two_t_0.u_ff_cs_n/REV
  Location pin: OLOGIC_X2Y167.REV
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------
Slack: 4.116ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_1_OBUF/REV
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[1].gen_cs_two_t_0.u_ff_cs_n/REV
  Location pin: OLOGIC_X2Y161.REV
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X2Y181.SR
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0" TS_clk_i_flops / 3 PHASE         
1.66666667 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 643 paths analyzed, 625 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.897ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce (SLICE_X40Y96.AI), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce (FF)
  Requirement:          4.999ns
  Data Path Delay:      3.189ns (Levels of Logic = 1)
  Clock Path Skew:      -0.196ns (3.086 - 3.282)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x90 falling at 4.999ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.AQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/ctrl_wren
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X34Y96.D4      net (fanout=3)        1.564   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/ctrl_wren
    SLICE_X34Y96.DMUX    Tilo                  0.239   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    SLICE_X40Y96.AI      net (fanout=2)        0.575   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt<0>
    SLICE_X40Y96.CLK     Tds                   0.340   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/dm_ce
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (1.050ns logic, 2.139ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce (FF)
  Requirement:          4.999ns
  Data Path Delay:      2.646ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.086 - 3.280)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 falling at 4.999ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y91.BQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X34Y96.D3      net (fanout=2)        1.054   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren
    SLICE_X34Y96.DMUX    Tilo                  0.227   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    SLICE_X40Y96.AI      net (fanout=2)        0.575   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt<0>
    SLICE_X40Y96.CLK     Tds                   0.340   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/dm_ce
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (1.017ns logic, 1.629ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce (FF)
  Requirement:          4.999ns
  Data Path Delay:      2.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.226ns (3.086 - 3.312)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x90 falling at 4.999ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y97.AQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<2>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1
    SLICE_X34Y96.D2      net (fanout=3)        0.787   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<1>
    SLICE_X34Y96.DMUX    Tilo                  0.243   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    SLICE_X40Y96.AI      net (fanout=2)        0.575   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt<0>
    SLICE_X40Y96.CLK     Tds                   0.340   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/dm_ce
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (1.033ns logic, 1.362ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1 (SLICE_X32Y104.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      1.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (1.202 - 1.277)
  Source Clock:         mem_clk2x90 falling at 4.999ns
  Destination Clock:    mem_clk2x90 rising at 8.332ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y98.BQ      Tcko                  0.445   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1
    SLICE_X33Y104.B6     net (fanout=2)        0.479   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
    SLICE_X33Y104.B      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot1_INV_0
    SLICE_X32Y104.AI     net (fanout=1)        0.260   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot
    SLICE_X32Y104.CLK    Tds                   0.335   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/dq_oe_n<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1
    -------------------------------------------------  ---------------------------
    Total                                      1.613ns (0.874ns logic, 0.739ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0 (SLICE_X32Y99.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      1.595ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (0.430 - 0.490)
  Source Clock:         mem_clk2x90 falling at 4.999ns
  Destination Clock:    mem_clk2x90 rising at 8.332ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y98.AQ      Tcko                  0.445   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0
    SLICE_X32Y98.D6      net (fanout=1)        0.458   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<0>
    SLICE_X32Y98.D       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/dqs_rst_n
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot1_INV_0
    SLICE_X32Y99.AI      net (fanout=1)        0.263   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot
    SLICE_X32Y99.CLK     Tds                   0.335   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/dq_oe_n<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0
    -------------------------------------------------  ---------------------------
    Total                                      1.595ns (0.874ns logic, 0.721ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0" TS_clk_i_flops / 3 PHASE
        1.66666667 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_1 (SLICE_X19Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_0 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x90 rising at 1.666ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_0 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y71.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_0
    SLICE_X19Y71.BX      net (fanout=1)        0.282   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<0>
    SLICE_X19Y71.CLK     Tckdi       (-Th)     0.231   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_17 (SLICE_X28Y81.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_16 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x90 rising at 1.666ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_16 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y81.AQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_16
    SLICE_X28Y81.BX      net (fanout=1)        0.285   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<16>
    SLICE_X28Y81.CLK     Tckdi       (-Th)     0.242   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_19 (SLICE_X28Y81.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_18 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x90 rising at 1.666ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_18 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y81.CQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_18
    SLICE_X28Y81.DX      net (fanout=1)        0.273   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<18>
    SLICE_X28Y81.CLK     Tckdi       (-Th)     0.230   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_19
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.203ns logic, 0.273ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0" TS_clk_i_flops / 3 PHASE
        1.66666667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y173.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y172.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y188.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.685ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X30Y84.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.457ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (1.175 - 1.238)
  Source Clock:         mem_clk200 rising at 0.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_23 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y67.DQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_23
    SLICE_X30Y84.AX      net (fanout=1)        2.015   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<23>
    SLICE_X30Y84.CLK     Tdick                -0.008   i_appscore/MEMORY_IO_INST/u_mig_top/rst200
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      2.457ns (0.442ns logic, 2.015ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X26Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.546ns (Levels of Logic = 0)
  Clock Path Skew:      -0.079ns (1.151 - 1.230)
  Source Clock:         mem_clk200 rising at 0.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_19 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.DQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_19
    SLICE_X26Y67.AX      net (fanout=1)        1.104   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<19>
    SLICE_X26Y67.CLK     Tdick                -0.008   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      1.546ns (0.442ns logic, 1.104ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X26Y50.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk200 rising at 0.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_17 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.BQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_17
    SLICE_X26Y50.CX      net (fanout=1)        0.828   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<17>
    SLICE_X26Y50.CLK     Tdick                 0.004   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_18
    -------------------------------------------------  ---------------------------
    Total                                      1.282ns (0.454ns logic, 0.828ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X27Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk200 rising at 5.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_12 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y48.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_12
    SLICE_X27Y48.BX      net (fanout=1)        0.285   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<12>
    SLICE_X27Y48.CLK     Tckdi       (-Th)     0.231   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.183ns logic, 0.285ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X27Y48.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk200 rising at 5.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_14 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y48.CQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_14
    SLICE_X27Y48.DX      net (fanout=1)        0.282   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<14>
    SLICE_X27Y48.CLK     Tckdi       (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X26Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.149 - 0.121)
  Source Clock:         mem_clk200 rising at 5.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_15 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y48.DQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_15
    SLICE_X26Y50.AX      net (fanout=1)        0.322   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<15>
    SLICE_X26Y50.CLK     Tckdi       (-Th)     0.229   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.185ns logic, 0.322ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appsfpga_io/i_pll_mem/CLKOUT3_BUFG_INST/I0
  Logical resource: i_appsfpga_io/i_pll_mem/CLKOUT3_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: i_appsfpga_io/i_pll_mem/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<3>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_0/SR
  Location pin: SLICE_X26Y46.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<3>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_0/SR
  Location pin: SLICE_X26Y46.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF = PERIOD 
TIMEGRP         "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF" TS_clk_usb HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/arst_usb (SLICE_X20Y76.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/arst_usb_1q (FF)
  Destination:          i_appscore/USB_IO_INST/arst_usb (FF)
  Requirement:          20.830ns
  Data Path Delay:      0.948ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.485 - 0.508)
  Source Clock:         i_appscore/USB_IO_INST/clk_u rising at 0.000ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_u rising at 20.830ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/arst_usb_1q to i_appscore/USB_IO_INST/arst_usb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y76.AQ      Tcko                  0.471   i_appscore/USB_IO_INST/arst_usb_1q
                                                       i_appscore/USB_IO_INST/arst_usb_1q
    SLICE_X20Y76.AX      net (fanout=1)        0.489   i_appscore/USB_IO_INST/arst_usb_1q
    SLICE_X20Y76.CLK     Tdick                -0.012   i_appscore/USB_IO_INST/arst_usb
                                                       i_appscore/USB_IO_INST/arst_usb
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.459ns logic, 0.489ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF = PERIOD TIMEGRP
        "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF" TS_clk_usb HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/arst_usb (SLICE_X20Y76.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.600ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/USB_IO_INST/arst_usb_1q (FF)
  Destination:          i_appscore/USB_IO_INST/arst_usb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.521 - 0.474)
  Source Clock:         i_appscore/USB_IO_INST/clk_u rising at 20.830ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_u rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/USB_IO_INST/arst_usb_1q to i_appscore/USB_IO_INST/arst_usb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y76.AQ      Tcko                  0.433   i_appscore/USB_IO_INST/arst_usb_1q
                                                       i_appscore/USB_IO_INST/arst_usb_1q
    SLICE_X20Y76.AX      net (fanout=1)        0.450   i_appscore/USB_IO_INST/arst_usb_1q
    SLICE_X20Y76.CLK     Tckdi       (-Th)     0.236   i_appscore/USB_IO_INST/arst_usb
                                                       i_appscore/USB_IO_INST/arst_usb
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.197ns logic, 0.450ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF = PERIOD TIMEGRP
        "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF" TS_clk_usb HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appscore/USB_IO_INST/i_pll_usb/CLKOUT0_BUFG_INST/I0
  Logical resource: i_appscore/USB_IO_INST/i_pll_usb/CLKOUT0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y17.I0
  Clock network: i_appscore/USB_IO_INST/i_pll_usb/CLKOUT0_BUF
--------------------------------------------------------------------------------
Slack: 19.784ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 0.523ns (Trpw)
  Physical resource: i_appscore/USB_IO_INST/arst_usb/SR
  Logical resource: i_appscore/USB_IO_INST/arst_usb/SR
  Location pin: SLICE_X20Y76.SR
  Clock network: apps_testpt_1_OBUF
--------------------------------------------------------------------------------
Slack: 19.784ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 0.523ns (Trpw)
  Physical resource: i_appscore/USB_IO_INST/arst_usb/SR
  Logical resource: i_appscore/USB_IO_INST/arst_usb/SR
  Location pin: SLICE_X20Y76.SR
  Clock network: apps_testpt_1_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF = PERIOD 
TIMEGRP         "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF" TS_clk_usb PHASE 
10.415         ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5009 paths analyzed, 845 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.707ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y14.WEAL0), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/mem_fifo_wren (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.830ns
  Data Path Delay:      5.431ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (1.233 - 1.326)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/mem_fifo_wren to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X17Y35.DQ         Tcko                  0.450   i_appscore/USB_IO_INST/mem_fifo_wren
                                                          i_appscore/USB_IO_INST/mem_fifo_wren
    SLICE_X45Y61.A5         net (fanout=2)        2.762   i_appscore/USB_IO_INST/mem_fifo_wren
    SLICE_X45Y61.A          Tilo                  0.094   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y14.WEAL0      net (fanout=52)       1.501   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y14.CLKARDCLKL Trcck_WEA             0.624   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         5.431ns (1.168ns logic, 4.263ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.830ns
  Data Path Delay:      2.958ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.563 - 0.508)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y62.AQ         Tcko                  0.450   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X45Y61.A6         net (fanout=2)        0.289   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X45Y61.A          Tilo                  0.094   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y14.WEAL0      net (fanout=52)       1.501   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y14.CLKARDCLKL Trcck_WEA             0.624   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.958ns (1.168ns logic, 1.790ns route)
                                                          (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y14.WEAL1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/mem_fifo_wren (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.830ns
  Data Path Delay:      5.431ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (1.233 - 1.326)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/mem_fifo_wren to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X17Y35.DQ         Tcko                  0.450   i_appscore/USB_IO_INST/mem_fifo_wren
                                                          i_appscore/USB_IO_INST/mem_fifo_wren
    SLICE_X45Y61.A5         net (fanout=2)        2.762   i_appscore/USB_IO_INST/mem_fifo_wren
    SLICE_X45Y61.A          Tilo                  0.094   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y14.WEAL1      net (fanout=52)       1.501   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y14.CLKARDCLKL Trcck_WEA             0.624   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         5.431ns (1.168ns logic, 4.263ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.830ns
  Data Path Delay:      2.958ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.563 - 0.508)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y62.AQ         Tcko                  0.450   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X45Y61.A6         net (fanout=2)        0.289   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X45Y61.A          Tilo                  0.094   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y14.WEAL1      net (fanout=52)       1.501   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y14.CLKARDCLKL Trcck_WEA             0.624   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.958ns (1.168ns logic, 1.790ns route)
                                                          (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y14.WEAL2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/mem_fifo_wren (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.830ns
  Data Path Delay:      5.431ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (1.233 - 1.326)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/mem_fifo_wren to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X17Y35.DQ         Tcko                  0.450   i_appscore/USB_IO_INST/mem_fifo_wren
                                                          i_appscore/USB_IO_INST/mem_fifo_wren
    SLICE_X45Y61.A5         net (fanout=2)        2.762   i_appscore/USB_IO_INST/mem_fifo_wren
    SLICE_X45Y61.A          Tilo                  0.094   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y14.WEAL2      net (fanout=52)       1.501   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y14.CLKARDCLKL Trcck_WEA             0.624   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         5.431ns (1.168ns logic, 4.263ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.830ns
  Data Path Delay:      2.958ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.563 - 0.508)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y62.AQ         Tcko                  0.450   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X45Y61.A6         net (fanout=2)        0.289   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X45Y61.A          Tilo                  0.094   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y14.WEAL2      net (fanout=52)       1.501   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y14.CLKARDCLKL Trcck_WEA             0.624   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.958ns (1.168ns logic, 1.790ns route)
                                                          (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF = PERIOD TIMEGRP
        "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF" TS_clk_usb PHASE 10.415
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y13.ADDRAL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_12 (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Clock Path Skew:      0.168ns (0.615 - 0.447)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_12 to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y69.AQ         Tcko                  0.414   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<12>
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_12
    RAMB36_X1Y13.ADDRAL14   net (fanout=10)       0.387   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<12>
    RAMB36_X1Y13.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.507ns (0.120ns logic, 0.387ns route)
                                                          (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y13.ADDRAU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_12 (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.605 - 0.447)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_12 to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y69.AQ         Tcko                  0.414   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<12>
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_12
    RAMB36_X1Y13.ADDRAU14   net (fanout=10)       0.387   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<12>
    RAMB36_X1Y13.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.507ns (0.120ns logic, 0.387ns route)
                                                          (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAMB36_X0Y15.ADDRAL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0 (FF)
  Destination:          i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (0.723 - 0.561)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0 to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y78.AQ          Tcko                  0.414   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                          i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0
    RAMB36_X0Y15.ADDRAL6    net (fanout=3)        0.463   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<0>
    RAMB36_X0Y15.CLKARDCLKL Trckc_ADDR  (-Th)     0.294   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                          i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.583ns (0.120ns logic, 0.463ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF = PERIOD TIMEGRP
        "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF" TS_clk_usb PHASE 10.415
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.608ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X1Y13.CLKARDCLKL
  Clock network: i_appscore/USB_IO_INST/clk_180_u
--------------------------------------------------------------------------------
Slack: 18.608ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X1Y13.CLKARDCLKU
  Clock network: i_appscore/USB_IO_INST/clk_180_u
--------------------------------------------------------------------------------
Slack: 18.608ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X1Y16.CLKARDCLKL
  Clock network: i_appscore/USB_IO_INST/clk_180_u
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dclk_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.117ns.
--------------------------------------------------------------------------------

Paths for end point dclk_dp_o (Y4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.883ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_dp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 1)
  Clock Path Delay:     8.716ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y61.CLK     net (fanout=91)       1.707   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.716ns (1.641ns logic, 7.075ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d to dclk_dp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y61.OQ      Toscko_OQ             0.607   i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
    Y4.O                 net (fanout=1)        0.000   i_appsfpga_io/clk_io_d/dout
    Y4.PAD               Tioop                 1.515   dclk_dp_o
                                                       i_appsfpga_io/clk_io_d/obuftds_inst_dvalid/OBUFDS
                                                       dclk_dp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (2.122ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dclk_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dclk_dp_o (Y4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.183ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_dp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.946ns (Levels of Logic = 1)
  Clock Path Delay:     4.516ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y61.CLK     net (fanout=91)       0.102   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.516ns (1.547ns logic, 2.969ns route)
                                                       (34.3% logic, 65.7% route)

  Minimum Data Path: i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d to dclk_dp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y61.OQ      Toscko_OQ             0.558   i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
    Y4.O                 net (fanout=1)        0.000   i_appsfpga_io/clk_io_d/dout
    Y4.PAD               Tioop                 1.388   dclk_dp_o
                                                       i_appsfpga_io/clk_io_d/obuftds_inst_dvalid/OBUFDS
                                                       dclk_dp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (1.946ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dclk_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.179ns.
--------------------------------------------------------------------------------

Paths for end point dclk_cp_o (AB31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.821ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_cp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Clock Path Delay:     8.780ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y61.CLK     net (fanout=91)       1.771   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.780ns (1.641ns logic, 7.139ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d to dclk_cp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y61.OQ      Toscko_OQ             0.607   i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
    AB31.O               net (fanout=1)        0.000   i_appsfpga_io/clk_io_c/dout
    AB31.PAD             Tioop                 1.513   dclk_cp_o
                                                       i_appsfpga_io/clk_io_c/obuftds_inst_dvalid/OBUFDS
                                                       dclk_cp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (2.120ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dclk_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dclk_cp_o (AB31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.186ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_cp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y61.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d to dclk_cp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y61.OQ      Toscko_OQ             0.558   i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
    AB31.O               net (fanout=1)        0.000   i_appsfpga_io/clk_io_c/dout
    AB31.PAD             Tioop                 1.387   dclk_cp_o
                                                       i_appsfpga_io/clk_io_c/obuftds_inst_dvalid/OBUFDS
                                                       dclk_cp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.945ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dclk_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.161ns.
--------------------------------------------------------------------------------

Paths for end point dclk_bp_o (AG8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.839ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_bp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 1)
  Clock Path Delay:     8.768ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y21.CLK     net (fanout=91)       1.759   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.768ns (1.641ns logic, 7.127ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d to dclk_bp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y21.OQ      Toscko_OQ             0.607   i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
    AG8.O                net (fanout=1)        0.000   i_appsfpga_io/clk_io_b/dout
    AG8.PAD              Tioop                 1.507   dclk_bp_o
                                                       i_appsfpga_io/clk_io_b/obuftds_inst_dvalid/OBUFDS
                                                       dclk_bp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (2.114ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dclk_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dclk_bp_o (AG8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.181ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_bp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.940ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y21.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d to dclk_bp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y21.OQ      Toscko_OQ             0.558   i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
    AG8.O                net (fanout=1)        0.000   i_appsfpga_io/clk_io_b/dout
    AG8.PAD              Tioop                 1.382   dclk_bp_o
                                                       i_appsfpga_io/clk_io_b/obuftds_inst_dvalid/OBUFDS
                                                       dclk_bp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.940ns (1.940ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dclk_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.266ns.
--------------------------------------------------------------------------------

Paths for end point dclk_ap_o (AK29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.734ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_ap_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 1)
  Clock Path Delay:     8.832ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y21.CLK     net (fanout=91)       1.823   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.832ns (1.641ns logic, 7.191ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d to dclk_ap_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y21.OQ      Toscko_OQ             0.607   i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
    AK29.O               net (fanout=1)        0.000   i_appsfpga_io/clk_io_a/dout
    AK29.PAD             Tioop                 1.548   dclk_ap_o
                                                       i_appsfpga_io/clk_io_a/obuftds_inst_dvalid/OBUFDS
                                                       dclk_ap_o
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (2.155ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dclk_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dclk_ap_o (AK29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.219ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_ap_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.975ns (Levels of Logic = 1)
  Clock Path Delay:     4.523ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y21.CLK     net (fanout=91)       0.109   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (1.547ns logic, 2.976ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d to dclk_ap_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y21.OQ      Toscko_OQ             0.558   i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
    AK29.O               net (fanout=1)        0.000   i_appsfpga_io/clk_io_a/dout
    AK29.PAD             Tioop                 1.417   dclk_ap_o
                                                       i_appsfpga_io/clk_io_a/obuftds_inst_dvalid/OBUFDS
                                                       dclk_ap_o
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (1.975ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dvalid_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.116ns.
--------------------------------------------------------------------------------

Paths for end point dvalid_dp_o (AA6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.884ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_dp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.118ns (Levels of Logic = 1)
  Clock Path Delay:     8.719ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y63.CLK     net (fanout=91)       1.710   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.719ns (1.641ns logic, 7.078ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d to dvalid_dp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y63.OQ      Toscko_OQ             0.607   i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
    AA6.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_d/dout
    AA6.PAD              Tioop                 1.511   dvalid_dp_o
                                                       i_appsfpga_io/dvalid_io_d/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_dp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.118ns (2.118ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dvalid_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dvalid_dp_o (AA6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.181ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_dp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y63.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d to dvalid_dp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y63.OQ      Toscko_OQ             0.558   i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
    AA6.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_d/dout
    AA6.PAD              Tioop                 1.385   dvalid_dp_o
                                                       i_appsfpga_io/dvalid_io_d/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_dp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (1.943ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dvalid_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.154ns.
--------------------------------------------------------------------------------

Paths for end point dvalid_cp_o (Y28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.846ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_cp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.092ns (Levels of Logic = 1)
  Clock Path Delay:     8.783ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y63.CLK     net (fanout=91)       1.774   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.783ns (1.641ns logic, 7.142ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d to dvalid_cp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y63.OQ      Toscko_OQ             0.607   i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
    Y28.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_c/dout
    Y28.PAD              Tioop                 1.485   dvalid_cp_o
                                                       i_appsfpga_io/dvalid_io_c/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_cp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (2.092ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dvalid_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dvalid_cp_o (Y28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.162ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_cp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.921ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y63.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d to dvalid_cp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y63.OQ      Toscko_OQ             0.558   i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
    Y28.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_c/dout
    Y28.PAD              Tioop                 1.363   dvalid_cp_o
                                                       i_appsfpga_io/dvalid_io_c/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_cp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.921ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dvalid_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.141ns.
--------------------------------------------------------------------------------

Paths for end point dvalid_bp_o (AD9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.859ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_bp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.091ns (Levels of Logic = 1)
  Clock Path Delay:     8.771ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y23.CLK     net (fanout=91)       1.762   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.771ns (1.641ns logic, 7.130ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d to dvalid_bp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y23.OQ      Toscko_OQ             0.607   i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
    AD9.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_b/dout
    AD9.PAD              Tioop                 1.484   dvalid_bp_o
                                                       i_appsfpga_io/dvalid_io_b/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_bp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (2.091ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dvalid_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dvalid_bp_o (AD9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.161ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_bp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y23.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d to dvalid_bp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y23.OQ      Toscko_OQ             0.558   i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
    AD9.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_b/dout
    AD9.PAD              Tioop                 1.362   dvalid_bp_o
                                                       i_appsfpga_io/dvalid_io_b/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_bp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (1.920ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dvalid_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.235ns.
--------------------------------------------------------------------------------

Paths for end point dvalid_ap_o (AK26.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.765ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_ap_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.121ns (Levels of Logic = 1)
  Clock Path Delay:     8.835ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y23.CLK     net (fanout=91)       1.826   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.835ns (1.641ns logic, 7.194ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d to dvalid_ap_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y23.OQ      Toscko_OQ             0.607   i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
    AK26.O               net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_a/dout
    AK26.PAD             Tioop                 1.514   dvalid_ap_o
                                                       i_appsfpga_io/dvalid_io_a/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_ap_o
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (2.121ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dvalid_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dvalid_ap_o (AK26.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.191ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_ap_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.946ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y23.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d to dvalid_ap_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y23.OQ      Toscko_OQ             0.558   i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
    AK26.O               net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_a/dout
    AK26.PAD             Tioop                 1.388   dvalid_ap_o
                                                       i_appsfpga_io/dvalid_io_a/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_ap_o
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (1.946ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.143ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<15> (AF6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.857ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.132ns (Levels of Logic = 1)
  Clock Path Delay:     8.732ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y45.CLK     net (fanout=91)       1.723   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.732ns (1.641ns logic, 7.091ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y45.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
    AF6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_d_io/dout
    AF6.PAD              Tioop                 1.525   dout_dp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (2.132ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<15> (AF6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.193ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y45.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y45.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
    AF6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_d_io/dout
    AF6.PAD              Tioop                 1.397   dout_dp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (1.955ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.213ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<15> (AF29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.787ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 1)
  Clock Path Delay:     8.796ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y45.CLK     net (fanout=91)       1.787   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.796ns (1.641ns logic, 7.155ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y45.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
    AF29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_c_io/dout
    AF29.PAD             Tioop                 1.531   dout_cp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (2.138ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<15> (AF29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.203ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.961ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y45.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y45.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
    AF29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_c_io/dout
    AF29.PAD             Tioop                 1.403   dout_cp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.961ns (1.961ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.164ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<15> (AG11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.836ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.101ns (Levels of Logic = 1)
  Clock Path Delay:     8.784ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y5.CLK      net (fanout=91)       1.775   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.784ns (1.641ns logic, 7.143ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y5.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
    AG11.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_b_io/dout
    AG11.PAD             Tioop                 1.494   dout_bp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (2.101ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<15> (AG11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.171ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.929ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y5.CLK      net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y5.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
    AG11.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_b_io/dout
    AG11.PAD             Tioop                 1.371   dout_bp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.929ns (1.929ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.198ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<15> (AC25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.802ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.071ns (Levels of Logic = 1)
  Clock Path Delay:     8.848ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y5.CLK      net (fanout=91)       1.839   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.848ns (1.641ns logic, 7.207ns route)
                                                       (18.5% logic, 81.5% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y5.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    AC25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_a_io/dout
    AC25.PAD             Tioop                 1.464   dout_ap_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (2.071ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<15> (AC25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.148ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.903ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y5.CLK      net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y5.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    AC25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_a_io/dout
    AC25.PAD             Tioop                 1.345   dout_ap_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (1.903ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.161ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<14> (AH4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.839ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.152ns (Levels of Logic = 1)
  Clock Path Delay:     8.730ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y47.CLK     net (fanout=91)       1.721   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.730ns (1.641ns logic, 7.089ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y47.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
    AH4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_d_io/dout
    AH4.PAD              Tioop                 1.545   dout_dp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.152ns (2.152ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<14> (AH4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.210ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.972ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y47.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y47.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
    AH4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_d_io/dout
    AH4.PAD              Tioop                 1.414   dout_dp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (1.972ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.212ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<14> (AJ31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.788ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.139ns (Levels of Logic = 1)
  Clock Path Delay:     8.794ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y47.CLK     net (fanout=91)       1.785   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.794ns (1.641ns logic, 7.153ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y47.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
    AJ31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_c_io/dout
    AJ31.PAD             Tioop                 1.532   dout_cp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.139ns (2.139ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<14> (AJ31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.203ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.961ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y47.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y47.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
    AJ31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_c_io/dout
    AJ31.PAD             Tioop                 1.403   dout_cp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.961ns (1.961ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.178ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<14> (AK9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.822ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Clock Path Delay:     8.782ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y7.CLK      net (fanout=91)       1.773   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.782ns (1.641ns logic, 7.141ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y7.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
    AK9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_b_io/dout
    AK9.PAD              Tioop                 1.510   dout_bp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (2.117ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<14> (AK9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.183ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.942ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y7.CLK      net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y7.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
    AK9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_b_io/dout
    AK9.PAD              Tioop                 1.384   dout_bp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (1.942ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.209ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<14> (AE27.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.791ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.084ns (Levels of Logic = 1)
  Clock Path Delay:     8.846ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y7.CLK      net (fanout=91)       1.837   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.846ns (1.641ns logic, 7.205ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y7.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
    AE27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_a_io/dout
    AE27.PAD             Tioop                 1.477   dout_ap_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (2.084ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<14> (AE27.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.159ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.914ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y7.CLK      net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y7.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
    AE27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_a_io/dout
    AE27.PAD             Tioop                 1.356   dout_ap_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (1.914ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.155ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<13> (AF5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.845ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.148ns (Levels of Logic = 1)
  Clock Path Delay:     8.728ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y49.CLK     net (fanout=91)       1.719   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.728ns (1.641ns logic, 7.087ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y49.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
    AF5.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_d_io/dout
    AF5.PAD              Tioop                 1.541   dout_dp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.148ns (2.148ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<13> (AF5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.207ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.969ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y49.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y49.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
    AF5.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_d_io/dout
    AF5.PAD              Tioop                 1.411   dout_dp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.969ns (1.969ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.183ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<13> (AE29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.817ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.112ns (Levels of Logic = 1)
  Clock Path Delay:     8.792ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y49.CLK     net (fanout=91)       1.783   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.792ns (1.641ns logic, 7.151ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y49.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
    AE29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_c_io/dout
    AE29.PAD             Tioop                 1.505   dout_cp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.112ns (2.112ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<13> (AE29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.180ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.938ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y49.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y49.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
    AE29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_c_io/dout
    AE29.PAD             Tioop                 1.380   dout_cp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.938ns (1.938ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.155ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<13> (AF10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.845ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.096ns (Levels of Logic = 1)
  Clock Path Delay:     8.780ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y9.CLK      net (fanout=91)       1.771   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.780ns (1.641ns logic, 7.139ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y9.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
    AF10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_b_io/dout
    AF10.PAD             Tioop                 1.489   dout_bp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.096ns (2.096ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<13> (AF10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.165ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.924ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y9.CLK      net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y9.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
    AF10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_b_io/dout
    AF10.PAD             Tioop                 1.366   dout_bp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (1.924ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.203ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<13> (AF25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.797ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.080ns (Levels of Logic = 1)
  Clock Path Delay:     8.844ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y9.CLK      net (fanout=91)       1.835   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.844ns (1.641ns logic, 7.203ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y9.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    AF25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_a_io/dout
    AF25.PAD             Tioop                 1.473   dout_ap_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (2.080ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<13> (AF25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.156ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.911ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y9.CLK      net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y9.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    AF25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_a_io/dout
    AF25.PAD             Tioop                 1.353   dout_ap_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (1.911ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.136ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<12> (AE4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.864ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.131ns (Levels of Logic = 1)
  Clock Path Delay:     8.726ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y51.CLK     net (fanout=91)       1.717   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.726ns (1.641ns logic, 7.085ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y51.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
    AE4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_d_io/dout
    AE4.PAD              Tioop                 1.524   dout_dp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (2.131ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<12> (AE4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.193ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y51.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y51.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
    AE4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_d_io/dout
    AE4.PAD              Tioop                 1.397   dout_dp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (1.955ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.191ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<12> (AF31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.809ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 1)
  Clock Path Delay:     8.790ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y51.CLK     net (fanout=91)       1.781   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.790ns (1.641ns logic, 7.149ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y51.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
    AF31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_c_io/dout
    AF31.PAD             Tioop                 1.515   dout_cp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (2.122ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<12> (AF31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.189ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.947ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y51.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y51.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
    AF31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_c_io/dout
    AF31.PAD             Tioop                 1.389   dout_cp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      1.947ns (1.947ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.170ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<12> (AH9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.830ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 1)
  Clock Path Delay:     8.778ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y11.CLK     net (fanout=91)       1.769   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.778ns (1.641ns logic, 7.137ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y11.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
    AH9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_b_io/dout
    AH9.PAD              Tioop                 1.506   dout_bp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (2.113ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<12> (AH9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.180ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y11.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y11.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
    AH9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_b_io/dout
    AH9.PAD              Tioop                 1.381   dout_bp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (1.939ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.220ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<12> (AG27.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.780ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 1)
  Clock Path Delay:     8.842ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y11.CLK     net (fanout=91)       1.833   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.842ns (1.641ns logic, 7.201ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y11.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    AG27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_a_io/dout
    AG27.PAD             Tioop                 1.492   dout_ap_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (2.099ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<12> (AG27.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.172ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y11.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y11.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    AG27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_a_io/dout
    AG27.PAD             Tioop                 1.369   dout_ap_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.927ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.128ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<11> (AD5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.872ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.125ns (Levels of Logic = 1)
  Clock Path Delay:     8.724ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y53.CLK     net (fanout=91)       1.715   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.724ns (1.641ns logic, 7.083ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y53.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
    AD5.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_d_io/dout
    AD5.PAD              Tioop                 1.518   dout_dp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.125ns (2.125ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<11> (AD5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.187ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.949ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y53.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y53.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
    AD5.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_d_io/dout
    AD5.PAD              Tioop                 1.391   dout_dp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.949ns (1.949ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.176ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<11> (AD30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.824ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Clock Path Delay:     8.788ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y53.CLK     net (fanout=91)       1.779   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.788ns (1.641ns logic, 7.147ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y53.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
    AD30.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_c_io/dout
    AD30.PAD             Tioop                 1.502   dout_cp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (2.109ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<11> (AD30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.178ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y53.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y53.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
    AD30.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_c_io/dout
    AD30.PAD             Tioop                 1.378   dout_cp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.936ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.148ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<11> (AE9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.852ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.093ns (Levels of Logic = 1)
  Clock Path Delay:     8.776ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y13.CLK     net (fanout=91)       1.767   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.776ns (1.641ns logic, 7.135ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y13.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
    AE9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_b_io/dout
    AE9.PAD              Tioop                 1.486   dout_bp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (2.093ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<11> (AE9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.163ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y13.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y13.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
    AE9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_b_io/dout
    AE9.PAD              Tioop                 1.364   dout_bp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (1.922ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.219ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<11> (AF24.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.781ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.100ns (Levels of Logic = 1)
  Clock Path Delay:     8.840ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y13.CLK     net (fanout=91)       1.831   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.840ns (1.641ns logic, 7.199ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y13.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    AF24.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_a_io/dout
    AF24.PAD             Tioop                 1.493   dout_ap_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (2.100ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<11> (AF24.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.172ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y13.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y13.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    AF24.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_a_io/dout
    AF24.PAD             Tioop                 1.369   dout_ap_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.927ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.130ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<10> (AC4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.870ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.129ns (Levels of Logic = 1)
  Clock Path Delay:     8.722ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y55.CLK     net (fanout=91)       1.713   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.722ns (1.641ns logic, 7.081ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y55.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
    AC4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_d_io/dout
    AC4.PAD              Tioop                 1.522   dout_dp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.129ns (2.129ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<10> (AC4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.191ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y55.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y55.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
    AC4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_d_io/dout
    AC4.PAD              Tioop                 1.395   dout_dp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (1.953ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.177ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<10> (AD31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.823ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 1)
  Clock Path Delay:     8.785ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y55.CLK     net (fanout=91)       1.776   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.785ns (1.641ns logic, 7.144ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y55.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
    AD31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_c_io/dout
    AD31.PAD             Tioop                 1.506   dout_cp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (2.113ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<10> (AD31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.181ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y55.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y55.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
    AD31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_c_io/dout
    AD31.PAD             Tioop                 1.381   dout_cp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (1.939ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.198ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<10> (AK6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.802ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 1)
  Clock Path Delay:     8.774ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y15.CLK     net (fanout=91)       1.765   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.774ns (1.641ns logic, 7.133ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y15.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
    AK6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_b_io/dout
    AK6.PAD              Tioop                 1.538   dout_bp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (2.145ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<10> (AK6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.208ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.967ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y15.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y15.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
    AK6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_b_io/dout
    AK6.PAD              Tioop                 1.409   dout_bp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.967ns (1.967ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.228ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<10> (AJ25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.772ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.112ns (Levels of Logic = 1)
  Clock Path Delay:     8.837ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y15.CLK     net (fanout=91)       1.828   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.837ns (1.641ns logic, 7.196ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y15.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
    AJ25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_a_io/dout
    AJ25.PAD             Tioop                 1.505   dout_ap_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.112ns (2.112ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<10> (AJ25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.183ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.938ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y15.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y15.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
    AJ25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_a_io/dout
    AJ25.PAD             Tioop                 1.380   dout_ap_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.938ns (1.938ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.125ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<9> (AB6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.875ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.127ns (Levels of Logic = 1)
  Clock Path Delay:     8.719ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y57.CLK     net (fanout=91)       1.710   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.719ns (1.641ns logic, 7.078ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y57.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
    AB6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_d_io/dout
    AB6.PAD              Tioop                 1.520   dout_dp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (2.127ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<9> (AB6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.189ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.951ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y57.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y57.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
    AB6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_d_io/dout
    AB6.PAD              Tioop                 1.393   dout_dp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (1.951ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.195ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<9> (AA29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.805ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 1)
  Clock Path Delay:     8.783ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y57.CLK     net (fanout=91)       1.774   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.783ns (1.641ns logic, 7.142ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y57.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
    AA29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_c_io/dout
    AA29.PAD             Tioop                 1.526   dout_cp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (2.133ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<9> (AA29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.197ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.956ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y57.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y57.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
    AA29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_c_io/dout
    AA29.PAD             Tioop                 1.398   dout_cp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      1.956ns (1.956ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.133ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<9> (AC10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.867ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.083ns (Levels of Logic = 1)
  Clock Path Delay:     8.771ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y17.CLK     net (fanout=91)       1.762   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.771ns (1.641ns logic, 7.130ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y17.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
    AC10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_b_io/dout
    AC10.PAD             Tioop                 1.476   dout_bp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (2.083ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<9> (AC10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.154ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.913ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y17.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y17.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
    AC10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_b_io/dout
    AC10.PAD             Tioop                 1.355   dout_bp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (1.913ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.218ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<9> (AH27.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.782ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 1)
  Clock Path Delay:     8.835ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y17.CLK     net (fanout=91)       1.826   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.835ns (1.641ns logic, 7.194ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y17.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
    AH27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_a_io/dout
    AH27.PAD             Tioop                 1.497   dout_ap_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<9> (AH27.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.176ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.931ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y17.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y17.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
    AH27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_a_io/dout
    AH27.PAD             Tioop                 1.373   dout_ap_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (1.931ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.126ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<8> (AA4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.874ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.131ns (Levels of Logic = 1)
  Clock Path Delay:     8.716ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y59.CLK     net (fanout=91)       1.707   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.716ns (1.641ns logic, 7.075ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y59.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
    AA4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_d_io/dout
    AA4.PAD              Tioop                 1.524   dout_dp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (2.131ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<8> (AA4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.191ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.954ns (Levels of Logic = 1)
  Clock Path Delay:     4.516ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y59.CLK     net (fanout=91)       0.102   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.516ns (1.547ns logic, 2.969ns route)
                                                       (34.3% logic, 65.7% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y59.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
    AA4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_d_io/dout
    AA4.PAD              Tioop                 1.396   dout_dp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (1.954ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.176ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<8> (AC30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.824ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Clock Path Delay:     8.780ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y59.CLK     net (fanout=91)       1.771   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.780ns (1.641ns logic, 7.139ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y59.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
    AC30.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_c_io/dout
    AC30.PAD             Tioop                 1.510   dout_cp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (2.117ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<8> (AC30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.183ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.942ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y59.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y59.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
    AC30.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_c_io/dout
    AC30.PAD             Tioop                 1.384   dout_cp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (1.942ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.146ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<8> (AE8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.854ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 1)
  Clock Path Delay:     8.768ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y19.CLK     net (fanout=91)       1.759   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.768ns (1.641ns logic, 7.127ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y19.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
    AE8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_b_io/dout
    AE8.PAD              Tioop                 1.492   dout_bp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (2.099ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<8> (AE8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.168ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y19.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y19.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
    AE8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_b_io/dout
    AE8.PAD              Tioop                 1.369   dout_bp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.927ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.233ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<8> (AK28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.767ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 1)
  Clock Path Delay:     8.832ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y19.CLK     net (fanout=91)       1.823   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.832ns (1.641ns logic, 7.191ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y19.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
    AK28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_a_io/dout
    AK28.PAD             Tioop                 1.515   dout_ap_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (2.122ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<8> (AK28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.191ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.947ns (Levels of Logic = 1)
  Clock Path Delay:     4.523ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y19.CLK     net (fanout=91)       0.109   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (1.547ns logic, 2.976ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y19.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
    AK28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_a_io/dout
    AK28.PAD             Tioop                 1.389   dout_ap_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.947ns (1.947ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.110ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<7> (Y6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.890ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Clock Path Delay:     8.722ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y65.CLK     net (fanout=91)       1.713   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.722ns (1.641ns logic, 7.081ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y65.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
    Y6.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_d_io/dout
    Y6.PAD               Tioop                 1.502   dout_dp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (2.109ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<7> (Y6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.174ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y65.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y65.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
    Y6.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_d_io/dout
    Y6.PAD               Tioop                 1.378   dout_dp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.936ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.161ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<7> (W29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.839ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.097ns (Levels of Logic = 1)
  Clock Path Delay:     8.785ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y65.CLK     net (fanout=91)       1.776   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.785ns (1.641ns logic, 7.144ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y65.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
    W29.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_c_io/dout
    W29.PAD              Tioop                 1.490   dout_cp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (2.097ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<7> (W29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.168ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.926ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y65.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y65.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
    W29.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_c_io/dout
    W29.PAD              Tioop                 1.368   dout_cp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (1.926ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.173ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<7> (AG7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.827ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Clock Path Delay:     8.774ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y25.CLK     net (fanout=91)       1.765   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.774ns (1.641ns logic, 7.133ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y25.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
    AG7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_b_io/dout
    AG7.PAD              Tioop                 1.513   dout_bp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (2.120ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<7> (AG7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.186ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y25.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y25.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
    AG7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_b_io/dout
    AG7.PAD              Tioop                 1.387   dout_bp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.945ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.226ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<7> (AE28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.774ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 1)
  Clock Path Delay:     8.837ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y25.CLK     net (fanout=91)       1.828   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.837ns (1.641ns logic, 7.196ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y25.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    AE28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_a_io/dout
    AE28.PAD             Tioop                 1.503   dout_ap_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (2.110ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<7> (AE28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.181ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y25.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y25.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    AE28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_a_io/dout
    AE28.PAD             Tioop                 1.378   dout_ap_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.936ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.113ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<6> (Y7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.887ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 1)
  Clock Path Delay:     8.724ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y67.CLK     net (fanout=91)       1.715   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.724ns (1.641ns logic, 7.083ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y67.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
    Y7.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_d_io/dout
    Y7.PAD               Tioop                 1.503   dout_dp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (2.110ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<6> (Y7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.174ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y67.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y67.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
    Y7.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_d_io/dout
    Y7.PAD               Tioop                 1.378   dout_dp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.936ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.186ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<6> (W31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.814ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.119ns (Levels of Logic = 1)
  Clock Path Delay:     8.788ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y67.CLK     net (fanout=91)       1.779   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.788ns (1.641ns logic, 7.147ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y67.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
    W31.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_c_io/dout
    W31.PAD              Tioop                 1.512   dout_cp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (2.119ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<6> (W31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.186ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.944ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y67.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y67.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
    W31.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_c_io/dout
    W31.PAD              Tioop                 1.386   dout_cp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (1.944ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.166ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<6> (AE7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.834ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.111ns (Levels of Logic = 1)
  Clock Path Delay:     8.776ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y27.CLK     net (fanout=91)       1.767   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.776ns (1.641ns logic, 7.135ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y27.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
    AE7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_b_io/dout
    AE7.PAD              Tioop                 1.504   dout_bp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (2.111ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<6> (AE7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.178ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.937ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y27.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y27.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
    AE7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_b_io/dout
    AE7.PAD              Tioop                 1.379   dout_bp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (1.937ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.228ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<6> (AG28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.772ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Clock Path Delay:     8.840ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y27.CLK     net (fanout=91)       1.831   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.840ns (1.641ns logic, 7.199ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y27.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    AG28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_a_io/dout
    AG28.PAD             Tioop                 1.502   dout_ap_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (2.109ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<6> (AG28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.180ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.935ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y27.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y27.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    AG28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_a_io/dout
    AG28.PAD             Tioop                 1.377   dout_ap_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (1.935ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.125ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<5> (W5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.875ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Clock Path Delay:     8.726ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y69.CLK     net (fanout=91)       1.717   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.726ns (1.641ns logic, 7.085ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y69.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
    W5.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_d_io/dout
    W5.PAD               Tioop                 1.513   dout_dp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (2.120ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<5> (W5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.183ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y69.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y69.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
    W5.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_d_io/dout
    W5.PAD               Tioop                 1.387   dout_dp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.945ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.158ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<5> (V28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.842ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.089ns (Levels of Logic = 1)
  Clock Path Delay:     8.790ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y69.CLK     net (fanout=91)       1.781   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.790ns (1.641ns logic, 7.149ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y69.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
    V28.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_c_io/dout
    V28.PAD              Tioop                 1.482   dout_cp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.089ns (2.089ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<5> (V28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.161ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.919ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y69.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y69.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
    V28.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_c_io/dout
    V28.PAD              Tioop                 1.361   dout_cp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (1.919ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.190ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<5> (AJ7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.810ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 1)
  Clock Path Delay:     8.778ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y29.CLK     net (fanout=91)       1.769   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.778ns (1.641ns logic, 7.137ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y29.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
    AJ7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_b_io/dout
    AJ7.PAD              Tioop                 1.526   dout_bp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (2.133ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<5> (AJ7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.197ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.956ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y29.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y29.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
    AJ7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_b_io/dout
    AJ7.PAD              Tioop                 1.398   dout_bp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.956ns (1.956ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.204ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<5> (AB28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.796ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.083ns (Levels of Logic = 1)
  Clock Path Delay:     8.842ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y29.CLK     net (fanout=91)       1.833   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.842ns (1.641ns logic, 7.201ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y29.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
    AB28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_a_io/dout
    AB28.PAD             Tioop                 1.476   dout_ap_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (2.083ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<5> (AB28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.158ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.913ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y29.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y29.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
    AB28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_a_io/dout
    AB28.PAD             Tioop                 1.355   dout_ap_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (1.913ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.117ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<4> (W7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.883ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 1)
  Clock Path Delay:     8.728ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y71.CLK     net (fanout=91)       1.719   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.728ns (1.641ns logic, 7.087ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y71.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
    W7.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_d_io/dout
    W7.PAD               Tioop                 1.503   dout_dp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (2.110ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<4> (W7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.174ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y71.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y71.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
    W7.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_d_io/dout
    W7.PAD               Tioop                 1.378   dout_dp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.936ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.184ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<4> (V30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.816ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 1)
  Clock Path Delay:     8.792ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y71.CLK     net (fanout=91)       1.783   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.792ns (1.641ns logic, 7.151ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y71.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
    V30.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_c_io/dout
    V30.PAD              Tioop                 1.506   dout_cp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (2.113ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<4> (V30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.181ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y71.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y71.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
    V30.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_c_io/dout
    V30.PAD              Tioop                 1.381   dout_cp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (1.939ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.156ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<4> (AC8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.844ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.097ns (Levels of Logic = 1)
  Clock Path Delay:     8.780ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y31.CLK     net (fanout=91)       1.771   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.780ns (1.641ns logic, 7.139ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y31.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
    AC8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_b_io/dout
    AC8.PAD              Tioop                 1.490   dout_bp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (2.097ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<4> (AC8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.166ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.925ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y31.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y31.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
    AC8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_b_io/dout
    AC8.PAD              Tioop                 1.367   dout_bp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (1.925ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.214ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<4> (AC28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.786ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.091ns (Levels of Logic = 1)
  Clock Path Delay:     8.844ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y31.CLK     net (fanout=91)       1.835   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.844ns (1.641ns logic, 7.203ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y31.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
    AC28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_a_io/dout
    AC28.PAD             Tioop                 1.484   dout_ap_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (2.091ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<4> (AC28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.165ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y31.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y31.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
    AC28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_a_io/dout
    AC28.PAD             Tioop                 1.362   dout_ap_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (1.920ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.116ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<3> (V9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.884ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.107ns (Levels of Logic = 1)
  Clock Path Delay:     8.730ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y73.CLK     net (fanout=91)       1.721   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.730ns (1.641ns logic, 7.089ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y73.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
    V9.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_d_io/dout
    V9.PAD               Tioop                 1.500   dout_dp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (2.107ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<3> (V9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.172ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.934ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y73.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y73.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
    V9.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_d_io/dout
    V9.PAD               Tioop                 1.376   dout_dp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (1.934ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.149ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<3> (Y27.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.851ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.076ns (Levels of Logic = 1)
  Clock Path Delay:     8.794ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y73.CLK     net (fanout=91)       1.785   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.794ns (1.641ns logic, 7.153ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y73.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
    Y27.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_c_io/dout
    Y27.PAD              Tioop                 1.469   dout_cp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (2.076ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<3> (Y27.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.149ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.907ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y73.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y73.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
    Y27.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_c_io/dout
    Y27.PAD              Tioop                 1.349   dout_cp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (1.907ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.157ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<3> (AB8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.843ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.096ns (Levels of Logic = 1)
  Clock Path Delay:     8.782ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y33.CLK     net (fanout=91)       1.773   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.782ns (1.641ns logic, 7.141ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y33.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
    AB8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_b_io/dout
    AB8.PAD              Tioop                 1.489   dout_bp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.096ns (2.096ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<3> (AB8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.166ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.925ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y33.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y33.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
    AB8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_b_io/dout
    AB8.PAD              Tioop                 1.367   dout_bp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (1.925ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.193ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<3> (AB25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.807ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.068ns (Levels of Logic = 1)
  Clock Path Delay:     8.846ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y33.CLK     net (fanout=91)       1.837   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.846ns (1.641ns logic, 7.205ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y33.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    AB25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_a_io/dout
    AB25.PAD             Tioop                 1.461   dout_ap_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (2.068ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<3> (AB25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.145ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.900ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y33.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y33.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    AB25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_a_io/dout
    AB25.PAD             Tioop                 1.342   dout_ap_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (1.900ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.097ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<2> (W10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.903ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.086ns (Levels of Logic = 1)
  Clock Path Delay:     8.732ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y75.CLK     net (fanout=91)       1.723   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.732ns (1.641ns logic, 7.091ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y75.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
    W10.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_d_io/dout
    W10.PAD              Tioop                 1.479   dout_dp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (2.086ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<2> (W10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.153ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.915ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y75.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y75.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
    W10.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_d_io/dout
    W10.PAD              Tioop                 1.357   dout_dp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (1.915ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.149ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<2> (V25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.851ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.074ns (Levels of Logic = 1)
  Clock Path Delay:     8.796ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y75.CLK     net (fanout=91)       1.787   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.796ns (1.641ns logic, 7.155ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y75.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
    V25.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_c_io/dout
    V25.PAD              Tioop                 1.467   dout_cp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (2.074ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<2> (V25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.148ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y75.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y75.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
    V25.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_c_io/dout
    V25.PAD              Tioop                 1.348   dout_cp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (1.906ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.144ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<2> (AB11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.856ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.081ns (Levels of Logic = 1)
  Clock Path Delay:     8.784ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y35.CLK     net (fanout=91)       1.775   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.784ns (1.641ns logic, 7.143ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y35.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
    AB11.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_b_io/dout
    AB11.PAD             Tioop                 1.474   dout_bp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (2.081ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<2> (AB11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.154ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.912ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y35.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y35.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
    AB11.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_b_io/dout
    AB11.PAD             Tioop                 1.354   dout_bp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (1.912ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.202ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<2> (Y24.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.798ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.075ns (Levels of Logic = 1)
  Clock Path Delay:     8.848ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y35.CLK     net (fanout=91)       1.839   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.848ns (1.641ns logic, 7.207ns route)
                                                       (18.5% logic, 81.5% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y35.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
    Y24.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_a_io/dout
    Y24.PAD              Tioop                 1.468   dout_ap_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (2.075ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<2> (Y24.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.151ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y35.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y35.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
    Y24.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_a_io/dout
    Y24.PAD              Tioop                 1.348   dout_ap_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (1.906ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.103ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<1> (W9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.897ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.090ns (Levels of Logic = 1)
  Clock Path Delay:     8.734ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y77.CLK     net (fanout=91)       1.725   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.734ns (1.641ns logic, 7.093ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y77.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
    W9.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_d_io/dout
    W9.PAD               Tioop                 1.483   dout_dp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.090ns (2.090ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<1> (W9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.157ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.919ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y77.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y77.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
    W9.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_d_io/dout
    W9.PAD               Tioop                 1.361   dout_dp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (1.919ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.148ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<1> (Y26.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.852ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.072ns (Levels of Logic = 1)
  Clock Path Delay:     8.797ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y77.CLK     net (fanout=91)       1.788   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.797ns (1.641ns logic, 7.156ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y77.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
    Y26.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_c_io/dout
    Y26.PAD              Tioop                 1.465   dout_cp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.072ns (2.072ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<1> (Y26.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.146ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.904ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y77.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y77.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
    Y26.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_c_io/dout
    Y26.PAD              Tioop                 1.346   dout_cp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (1.904ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.159ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<1> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.841ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 1)
  Clock Path Delay:     8.786ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y37.CLK     net (fanout=91)       1.777   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.786ns (1.641ns logic, 7.145ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y37.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
    AA8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_b_io/dout
    AA8.PAD              Tioop                 1.487   dout_bp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (2.094ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<1> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.165ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y37.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y37.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
    AA8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_b_io/dout
    AA8.PAD              Tioop                 1.365   dout_bp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.923ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.208ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<1> (AB27.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.792ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.080ns (Levels of Logic = 1)
  Clock Path Delay:     8.849ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y37.CLK     net (fanout=91)       1.840   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.849ns (1.641ns logic, 7.208ns route)
                                                       (18.5% logic, 81.5% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y37.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
    AB27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_a_io/dout
    AB27.PAD             Tioop                 1.473   dout_ap_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (2.080ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<1> (AB27.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.156ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.911ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y37.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y37.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
    AB27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_a_io/dout
    AB27.PAD             Tioop                 1.353   dout_ap_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (1.911ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.089ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<0> (Y11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.911ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.075ns (Levels of Logic = 1)
  Clock Path Delay:     8.735ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y79.CLK     net (fanout=91)       1.726   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.735ns (1.641ns logic, 7.094ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y79.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
    Y11.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_d_io/dout
    Y11.PAD              Tioop                 1.468   dout_dp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (2.075ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<0> (Y11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.145ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Clock Path Delay:     4.518ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y79.CLK     net (fanout=91)       0.104   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (1.547ns logic, 2.971ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y79.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
    Y11.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_d_io/dout
    Y11.PAD              Tioop                 1.348   dout_dp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (1.906ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.140ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<0> (W24.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.860ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.063ns (Levels of Logic = 1)
  Clock Path Delay:     8.798ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y79.CLK     net (fanout=91)       1.789   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.798ns (1.641ns logic, 7.157ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y79.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
    W24.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_c_io/dout
    W24.PAD              Tioop                 1.456   dout_cp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (2.063ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<0> (W24.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.138ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.896ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y79.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y79.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
    W24.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_c_io/dout
    W24.PAD              Tioop                 1.338   dout_cp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.896ns (1.896ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.153ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<0> (AA10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.847ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.087ns (Levels of Logic = 1)
  Clock Path Delay:     8.787ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y39.CLK     net (fanout=91)       1.778   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.787ns (1.641ns logic, 7.146ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y39.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
    AA10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_b_io/dout
    AA10.PAD             Tioop                 1.480   dout_bp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (2.087ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<0> (AA10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.158ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.916ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y39.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y39.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
    AA10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_b_io/dout
    AA10.PAD             Tioop                 1.358   dout_bp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (1.916ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.201ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<0> (AA25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.799ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.072ns (Levels of Logic = 1)
  Clock Path Delay:     8.850ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y39.CLK     net (fanout=91)       1.841   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.850ns (1.641ns logic, 7.209ns route)
                                                       (18.5% logic, 81.5% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y39.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
    AA25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_a_io/dout
    AA25.PAD             Tioop                 1.465   dout_ap_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.072ns (2.072ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<0> (AA25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.149ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.904ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y39.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y39.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
    AA25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_a_io/dout
    AA25.PAD             Tioop                 1.346   dout_ap_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (1.904ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<0>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.209ns.
--------------------------------------------------------------------------------

Paths for end point bidir<0> (H29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.791ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<0> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.096ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL0 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    H29.O                net (fanout=1)        2.390   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<0>
    H29.PAD              Tioop                 2.526   bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/OBUFT
                                                       bidir<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.096ns (4.706ns logic, 2.390ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<0>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<0> (H29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.846ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<0> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.896ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL0 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    H29.O                net (fanout=1)        2.199   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<0>
    H29.PAD              Tioop                 2.317   bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/OBUFT
                                                       bidir<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.896ns (2.697ns logic, 2.199ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<0>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.828ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_0 (SLICE_X0Y79.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.028ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.115ns (Levels of Logic = 2)
  Clock Path Delay:     5.830ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<0> to i_appscore/USB_IO_INST/register_data_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.926   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X0Y79.A2       net (fanout=3)        2.182   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X0Y79.CLK      Tas                   0.007   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<0>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_0
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (0.933ns logic, 2.182ns route)
                                                       (30.0% logic, 70.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=94)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.314ns logic, 4.516ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_0 (SLICE_X4Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.188ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.955ns (Levels of Logic = 1)
  Clock Path Delay:     5.830ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<0> to i_appscore/USB_IO_INST/register_address_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.926   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X4Y79.AX       net (fanout=3)        2.041   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X4Y79.CLK      Tdick                -0.012   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_0
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.914ns logic, 2.041ns route)
                                                       (30.9% logic, 69.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=94)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.314ns logic, 4.516ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_8 (SLICE_X10Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.353ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_8 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.792ns (Levels of Logic = 1)
  Clock Path Delay:     5.832ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<0> to i_appscore/USB_IO_INST/dmd_single_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.926   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X10Y80.AX      net (fanout=3)        1.878   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X10Y80.CLK     Tdick                -0.012   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_8
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.914ns logic, 1.878ns route)
                                                       (32.7% logic, 67.3% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y80.CLK     net (fanout=94)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.314ns logic, 4.518ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<0>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_8 (SLICE_X10Y80.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.046ns (data path - clock path + uncertainty)
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_8 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.377ns (Levels of Logic = 1)
  Clock Path Delay:     9.310ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<0> to i_appscore/USB_IO_INST/dmd_single_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.886   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X10Y80.AX      net (fanout=3)        1.727   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X10Y80.CLK     Tckdi       (-Th)     0.236   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_8
    -------------------------------------------------  ---------------------------
    Total                                      2.377ns (0.650ns logic, 1.727ns route)
                                                       (27.3% logic, 72.7% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y80.CLK     net (fanout=94)       1.710   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.310ns (1.387ns logic, 7.923ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_0 (SLICE_X4Y79.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.862ns (data path - clock path + uncertainty)
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.528ns (Levels of Logic = 1)
  Clock Path Delay:     9.277ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<0> to i_appscore/USB_IO_INST/register_address_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.886   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X4Y79.AX       net (fanout=3)        1.878   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X4Y79.CLK      Tckdi       (-Th)     0.236   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_0
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (0.650ns logic, 1.878ns route)
                                                       (25.7% logic, 74.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=94)       1.677   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (1.387ns logic, 7.890ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_0 (SLICE_X0Y79.A2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.716ns (data path - clock path + uncertainty)
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.674ns (Levels of Logic = 2)
  Clock Path Delay:     9.277ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<0> to i_appscore/USB_IO_INST/register_data_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.886   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X0Y79.A2       net (fanout=3)        2.007   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X0Y79.CLK      Tah         (-Th)     0.219   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<0>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_0
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (0.667ns logic, 2.007ns route)
                                                       (24.9% logic, 75.1% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=94)       1.677   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (1.387ns logic, 7.890ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<10>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.133ns.
--------------------------------------------------------------------------------

Paths for end point bidir<10> (L30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.867ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<10> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.020ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL10Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    L30.O                net (fanout=1)        2.346   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<10>
    L30.PAD              Tioop                 2.494   bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/OBUFT
                                                       bidir<10>
    -------------------------------------------------  ---------------------------
    Total                                      7.020ns (4.674ns logic, 2.346ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<10>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<10> (L30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.778ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<10> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.828ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL10Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    L30.O                net (fanout=1)        2.158   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<10>
    L30.PAD              Tioop                 2.290   bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/OBUFT
                                                       bidir<10>
    -------------------------------------------------  ---------------------------
    Total                                      4.828ns (2.670ns logic, 2.158ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<10>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.426ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_10 (SLICE_X4Y84.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.626ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<10> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.520ns (Levels of Logic = 2)
  Clock Path Delay:     5.833ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<10> to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L30.I                Tiopi                 0.894   bidir<10>
                                                       bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/IBUF
    SLICE_X4Y84.C3       net (fanout=2)        1.617   i_appscore/USB_IO_INST/gpif_from_port<10>
    SLICE_X4Y84.CLK      Tas                   0.009   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<10>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_10
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (0.903ns logic, 1.617ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y84.CLK      net (fanout=94)       0.104   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.833ns (1.314ns logic, 4.519ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_2 (SLICE_X10Y84.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.805ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<10> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.339ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<10> to i_appscore/USB_IO_INST/dmd_single_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L30.I                Tiopi                 0.894   bidir<10>
                                                       bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/IBUF
    SLICE_X10Y84.CX      net (fanout=2)        1.450   i_appscore/USB_IO_INST/gpif_from_port<10>
    SLICE_X10Y84.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_2
    -------------------------------------------------  ---------------------------
    Total                                      2.339ns (0.889ns logic, 1.450ns route)
                                                       (38.0% logic, 62.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y84.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<10>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_2 (SLICE_X10Y84.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.452ns (data path - clock path + uncertainty)
  Source:               bidir<10> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.963ns (Levels of Logic = 1)
  Clock Path Delay:     9.302ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<10> to i_appscore/USB_IO_INST/dmd_single_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L30.I                Tiopi                 0.859   bidir<10>
                                                       bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/IBUF
    SLICE_X10Y84.CX      net (fanout=2)        1.334   i_appscore/USB_IO_INST/gpif_from_port<10>
    SLICE_X10Y84.CLK     Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_2
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (0.629ns logic, 1.334ns route)
                                                       (32.0% logic, 68.0% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y84.CLK     net (fanout=94)       1.702   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.302ns (1.387ns logic, 7.915ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_10 (SLICE_X4Y84.C3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.308ns (data path - clock path + uncertainty)
  Source:               bidir<10> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.130ns (Levels of Logic = 2)
  Clock Path Delay:     9.325ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<10> to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L30.I                Tiopi                 0.859   bidir<10>
                                                       bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/IBUF
    SLICE_X4Y84.C3       net (fanout=2)        1.488   i_appscore/USB_IO_INST/gpif_from_port<10>
    SLICE_X4Y84.CLK      Tah         (-Th)     0.217   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<10>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_10
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (0.642ns logic, 1.488ns route)
                                                       (30.1% logic, 69.9% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y84.CLK      net (fanout=94)       1.725   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.325ns (1.387ns logic, 7.938ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<11>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.057ns.
--------------------------------------------------------------------------------

Paths for end point bidir<11> (F31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.943ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<11> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      6.944ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL11Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F31.O                net (fanout=1)        2.234   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<11>
    F31.PAD              Tioop                 2.530   bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/OBUFT
                                                       bidir<11>
    -------------------------------------------------  ---------------------------
    Total                                      6.944ns (4.710ns logic, 2.234ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<11>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<11> (F31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.706ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<11> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.756ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL11Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F31.O                net (fanout=1)        2.055   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<11>
    F31.PAD              Tioop                 2.321   bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/OBUFT
                                                       bidir<11>
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (2.701ns logic, 2.055ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<11>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.883ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_11 (SLICE_X4Y84.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.083ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<11> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_11 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.063ns (Levels of Logic = 2)
  Clock Path Delay:     5.833ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<11> to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F31.I                Tiopi                 0.930   bidir<11>
                                                       bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/IBUF
    SLICE_X4Y84.D1       net (fanout=2)        2.123   i_appscore/USB_IO_INST/gpif_from_port<11>
    SLICE_X4Y84.CLK      Tas                   0.010   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<11>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_11
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (0.940ns logic, 2.123ns route)
                                                       (30.7% logic, 69.3% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y84.CLK      net (fanout=94)       0.104   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.833ns (1.314ns logic, 4.519ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_3 (SLICE_X10Y84.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.539ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<11> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.605ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<11> to i_appscore/USB_IO_INST/dmd_single_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F31.I                Tiopi                 0.930   bidir<11>
                                                       bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/IBUF
    SLICE_X10Y84.DX      net (fanout=2)        1.680   i_appscore/USB_IO_INST/gpif_from_port<11>
    SLICE_X10Y84.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_3
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (0.925ns logic, 1.680ns route)
                                                       (35.5% logic, 64.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y84.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<11>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_3 (SLICE_X10Y84.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.209ns (data path - clock path + uncertainty)
  Source:               bidir<11> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.206ns (Levels of Logic = 1)
  Clock Path Delay:     9.302ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<11> to i_appscore/USB_IO_INST/dmd_single_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F31.I                Tiopi                 0.890   bidir<11>
                                                       bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/IBUF
    SLICE_X10Y84.DX      net (fanout=2)        1.546   i_appscore/USB_IO_INST/gpif_from_port<11>
    SLICE_X10Y84.CLK     Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_3
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (0.660ns logic, 1.546ns route)
                                                       (29.9% logic, 70.1% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y84.CLK     net (fanout=94)       1.702   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.302ns (1.387ns logic, 7.915ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_11 (SLICE_X4Y84.D1), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.810ns (data path - clock path + uncertainty)
  Source:               bidir<11> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_11 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.628ns (Levels of Logic = 2)
  Clock Path Delay:     9.325ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<11> to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F31.I                Tiopi                 0.890   bidir<11>
                                                       bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/IBUF
    SLICE_X4Y84.D1       net (fanout=2)        1.954   i_appscore/USB_IO_INST/gpif_from_port<11>
    SLICE_X4Y84.CLK      Tah         (-Th)     0.216   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<11>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_11
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (0.674ns logic, 1.954ns route)
                                                       (25.6% logic, 74.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y84.CLK      net (fanout=94)       1.725   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.325ns (1.387ns logic, 7.938ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<12>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  26.921ns.
--------------------------------------------------------------------------------

Paths for end point bidir<12> (L29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.079ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<12> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      6.808ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL12Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    L29.O                net (fanout=1)        2.095   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<12>
    L29.PAD              Tioop                 2.533   bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/OBUFT
                                                       bidir<12>
    -------------------------------------------------  ---------------------------
    Total                                      6.808ns (4.713ns logic, 2.095ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<12>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<12> (L29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.581ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<12> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.631ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL12Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    L29.O                net (fanout=1)        1.928   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<12>
    L29.PAD              Tioop                 2.323   bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/OBUFT
                                                       bidir<12>
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (2.703ns logic, 1.928ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<12>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.356ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_4 (SLICE_X11Y86.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.556ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<12> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.588ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<12> to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L29.I                Tiopi                 0.933   bidir<12>
                                                       bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/IBUF
    SLICE_X11Y86.AX      net (fanout=2)        1.663   i_appscore/USB_IO_INST/gpif_from_port<12>
    SLICE_X11Y86.CLK     Tdick                -0.008   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_4
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (0.925ns logic, 1.663ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X11Y86.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_12 (SLICE_X4Y86.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.587ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<12> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.558ns (Levels of Logic = 2)
  Clock Path Delay:     5.832ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<12> to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L29.I                Tiopi                 0.933   bidir<12>
                                                       bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/IBUF
    SLICE_X4Y86.A2       net (fanout=2)        1.618   i_appscore/USB_IO_INST/gpif_from_port<12>
    SLICE_X4Y86.CLK      Tas                   0.007   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<12>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_12
    -------------------------------------------------  ---------------------------
    Total                                      2.558ns (0.940ns logic, 1.618ns route)
                                                       (36.7% logic, 63.3% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y86.CLK      net (fanout=94)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.314ns logic, 4.518ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<12>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_12 (SLICE_X4Y86.A2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.270ns (data path - clock path + uncertainty)
  Source:               bidir<12> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.162ns (Levels of Logic = 2)
  Clock Path Delay:     9.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<12> to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L29.I                Tiopi                 0.892   bidir<12>
                                                       bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/IBUF
    SLICE_X4Y86.A2       net (fanout=2)        1.489   i_appscore/USB_IO_INST/gpif_from_port<12>
    SLICE_X4Y86.CLK      Tah         (-Th)     0.219   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<12>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_12
    -------------------------------------------------  ---------------------------
    Total                                      2.162ns (0.673ns logic, 1.489ns route)
                                                       (31.1% logic, 68.9% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y86.CLK      net (fanout=94)       1.719   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.319ns (1.387ns logic, 7.932ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_4 (SLICE_X11Y86.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.215ns (data path - clock path + uncertainty)
  Source:               bidir<12> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.193ns (Levels of Logic = 1)
  Clock Path Delay:     9.295ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<12> to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L29.I                Tiopi                 0.892   bidir<12>
                                                       bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/IBUF
    SLICE_X11Y86.AX      net (fanout=2)        1.530   i_appscore/USB_IO_INST/gpif_from_port<12>
    SLICE_X11Y86.CLK     Tckdi       (-Th)     0.229   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_4
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (0.663ns logic, 1.530ns route)
                                                       (30.2% logic, 69.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X11Y86.CLK     net (fanout=94)       1.695   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.295ns (1.387ns logic, 7.908ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<13>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.722ns.
--------------------------------------------------------------------------------

Paths for end point bidir<13> (E29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.278ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<13> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.609ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL13Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    E29.O                net (fanout=1)        2.902   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<13>
    E29.PAD              Tioop                 2.527   bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/OBUFT
                                                       bidir<13>
    -------------------------------------------------  ---------------------------
    Total                                      7.609ns (4.707ns logic, 2.902ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<13>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<13> (E29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.318ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<13> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.368ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL13Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    E29.O                net (fanout=1)        2.670   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<13>
    E29.PAD              Tioop                 2.318   bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/OBUFT
                                                       bidir<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.368ns (2.698ns logic, 2.670ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<13>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.207ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_13 (SLICE_X4Y86.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.407ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<13> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.738ns (Levels of Logic = 2)
  Clock Path Delay:     5.832ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<13> to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E29.I                Tiopi                 0.927   bidir<13>
                                                       bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/IBUF
    SLICE_X4Y86.B2       net (fanout=2)        1.808   i_appscore/USB_IO_INST/gpif_from_port<13>
    SLICE_X4Y86.CLK      Tas                   0.003   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<13>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_13
    -------------------------------------------------  ---------------------------
    Total                                      2.738ns (0.930ns logic, 1.808ns route)
                                                       (34.0% logic, 66.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y86.CLK      net (fanout=94)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.314ns logic, 4.518ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_5 (SLICE_X11Y86.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.424ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<13> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.720ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<13> to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E29.I                Tiopi                 0.927   bidir<13>
                                                       bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/IBUF
    SLICE_X11Y86.BX      net (fanout=2)        1.804   i_appscore/USB_IO_INST/gpif_from_port<13>
    SLICE_X11Y86.CLK     Tdick                -0.011   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_5
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.916ns logic, 1.804ns route)
                                                       (33.7% logic, 66.3% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X11Y86.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<13>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_13 (SLICE_X4Y86.B2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.103ns (data path - clock path + uncertainty)
  Source:               bidir<13> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.329ns (Levels of Logic = 2)
  Clock Path Delay:     9.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<13> to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E29.I                Tiopi                 0.887   bidir<13>
                                                       bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/IBUF
    SLICE_X4Y86.B2       net (fanout=2)        1.664   i_appscore/USB_IO_INST/gpif_from_port<13>
    SLICE_X4Y86.CLK      Tah         (-Th)     0.222   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<13>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_13
    -------------------------------------------------  ---------------------------
    Total                                      2.329ns (0.665ns logic, 1.664ns route)
                                                       (28.6% logic, 71.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y86.CLK      net (fanout=94)       1.719   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.319ns (1.387ns logic, 7.932ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_5 (SLICE_X11Y86.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.092ns (data path - clock path + uncertainty)
  Source:               bidir<13> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.316ns (Levels of Logic = 1)
  Clock Path Delay:     9.295ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<13> to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E29.I                Tiopi                 0.887   bidir<13>
                                                       bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/IBUF
    SLICE_X11Y86.BX      net (fanout=2)        1.660   i_appscore/USB_IO_INST/gpif_from_port<13>
    SLICE_X11Y86.CLK     Tckdi       (-Th)     0.231   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_5
    -------------------------------------------------  ---------------------------
    Total                                      2.316ns (0.656ns logic, 1.660ns route)
                                                       (28.3% logic, 71.7% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X11Y86.CLK     net (fanout=94)       1.695   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.295ns (1.387ns logic, 7.908ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<14>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.404ns.
--------------------------------------------------------------------------------

Paths for end point bidir<14> (E31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.596ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<14> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.291ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL14Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    E31.O                net (fanout=1)        2.580   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<14>
    E31.PAD              Tioop                 2.531   bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/OBUFT
                                                       bidir<14>
    -------------------------------------------------  ---------------------------
    Total                                      7.291ns (4.711ns logic, 2.580ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<14>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<14> (E31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.024ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<14> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.074ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL14Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    E31.O                net (fanout=1)        2.373   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<14>
    E31.PAD              Tioop                 2.321   bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/OBUFT
                                                       bidir<14>
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (2.701ns logic, 2.373ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<14>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.088ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_14 (SLICE_X4Y86.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.288ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<14> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.857ns (Levels of Logic = 2)
  Clock Path Delay:     5.832ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<14> to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E31.I                Tiopi                 0.931   bidir<14>
                                                       bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/IBUF
    SLICE_X4Y86.C2       net (fanout=2)        1.917   i_appscore/USB_IO_INST/gpif_from_port<14>
    SLICE_X4Y86.CLK      Tas                   0.009   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<14>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_14
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (0.940ns logic, 1.917ns route)
                                                       (32.9% logic, 67.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y86.CLK      net (fanout=94)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.314ns logic, 4.518ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_6 (SLICE_X11Y86.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.768ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<14> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.376ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<14> to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E31.I                Tiopi                 0.931   bidir<14>
                                                       bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/IBUF
    SLICE_X11Y86.CX      net (fanout=2)        1.441   i_appscore/USB_IO_INST/gpif_from_port<14>
    SLICE_X11Y86.CLK     Tdick                 0.004   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_6
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (0.935ns logic, 1.441ns route)
                                                       (39.4% logic, 60.6% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X11Y86.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<14>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_6 (SLICE_X11Y86.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.411ns (data path - clock path + uncertainty)
  Source:               bidir<14> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.997ns (Levels of Logic = 1)
  Clock Path Delay:     9.295ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<14> to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E31.I                Tiopi                 0.890   bidir<14>
                                                       bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/IBUF
    SLICE_X11Y86.CX      net (fanout=2)        1.325   i_appscore/USB_IO_INST/gpif_from_port<14>
    SLICE_X11Y86.CLK     Tckdi       (-Th)     0.218   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_6
    -------------------------------------------------  ---------------------------
    Total                                      1.997ns (0.672ns logic, 1.325ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X11Y86.CLK     net (fanout=94)       1.695   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.295ns (1.387ns logic, 7.908ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_14 (SLICE_X4Y86.C2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.995ns (data path - clock path + uncertainty)
  Source:               bidir<14> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.437ns (Levels of Logic = 2)
  Clock Path Delay:     9.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<14> to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E31.I                Tiopi                 0.890   bidir<14>
                                                       bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/IBUF
    SLICE_X4Y86.C2       net (fanout=2)        1.764   i_appscore/USB_IO_INST/gpif_from_port<14>
    SLICE_X4Y86.CLK      Tah         (-Th)     0.217   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<14>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_14
    -------------------------------------------------  ---------------------------
    Total                                      2.437ns (0.673ns logic, 1.764ns route)
                                                       (27.6% logic, 72.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y86.CLK      net (fanout=94)       1.719   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.319ns (1.387ns logic, 7.932ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<15>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.209ns.
--------------------------------------------------------------------------------

Paths for end point bidir<15> (M30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.791ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<15> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.096ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL15Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    M30.O                net (fanout=1)        2.435   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<15>
    M30.PAD              Tioop                 2.481   bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/OBUFT
                                                       bidir<15>
    -------------------------------------------------  ---------------------------
    Total                                      7.096ns (4.661ns logic, 2.435ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<15>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<15> (M30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.849ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<15> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.899ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL15Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    M30.O                net (fanout=1)        2.241   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<15>
    M30.PAD              Tioop                 2.278   bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/OBUFT
                                                       bidir<15>
    -------------------------------------------------  ---------------------------
    Total                                      4.899ns (2.658ns logic, 2.241ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<15>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.627ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_7 (SLICE_X11Y86.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.827ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<15> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.317ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<15> to i_appscore/USB_IO_INST/dmd_single_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M30.I                Tiopi                 0.881   bidir<15>
                                                       bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/IBUF
    SLICE_X11Y86.DX      net (fanout=2)        1.434   i_appscore/USB_IO_INST/gpif_from_port<15>
    SLICE_X11Y86.CLK     Tdick                 0.002   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_7
    -------------------------------------------------  ---------------------------
    Total                                      2.317ns (0.883ns logic, 1.434ns route)
                                                       (38.1% logic, 61.9% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X11Y86.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_15 (SLICE_X4Y86.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.876ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<15> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.269ns (Levels of Logic = 2)
  Clock Path Delay:     5.832ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<15> to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M30.I                Tiopi                 0.881   bidir<15>
                                                       bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/IBUF
    SLICE_X4Y86.D5       net (fanout=2)        1.378   i_appscore/USB_IO_INST/gpif_from_port<15>
    SLICE_X4Y86.CLK      Tas                   0.010   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<15>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_15
    -------------------------------------------------  ---------------------------
    Total                                      2.269ns (0.891ns logic, 1.378ns route)
                                                       (39.3% logic, 60.7% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y86.CLK      net (fanout=94)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.314ns logic, 4.518ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<15>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_15 (SLICE_X4Y86.D5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.533ns (data path - clock path + uncertainty)
  Source:               bidir<15> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.899ns (Levels of Logic = 2)
  Clock Path Delay:     9.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<15> to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M30.I                Tiopi                 0.847   bidir<15>
                                                       bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/IBUF
    SLICE_X4Y86.D5       net (fanout=2)        1.268   i_appscore/USB_IO_INST/gpif_from_port<15>
    SLICE_X4Y86.CLK      Tah         (-Th)     0.216   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<15>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_15
    -------------------------------------------------  ---------------------------
    Total                                      1.899ns (0.631ns logic, 1.268ns route)
                                                       (33.2% logic, 66.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y86.CLK      net (fanout=94)       1.719   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.319ns (1.387ns logic, 7.932ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_7 (SLICE_X11Y86.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.460ns (data path - clock path + uncertainty)
  Source:               bidir<15> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.948ns (Levels of Logic = 1)
  Clock Path Delay:     9.295ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<15> to i_appscore/USB_IO_INST/dmd_single_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M30.I                Tiopi                 0.847   bidir<15>
                                                       bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/IBUF
    SLICE_X11Y86.DX      net (fanout=2)        1.320   i_appscore/USB_IO_INST/gpif_from_port<15>
    SLICE_X11Y86.CLK     Tckdi       (-Th)     0.219   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_7
    -------------------------------------------------  ---------------------------
    Total                                      1.948ns (0.628ns logic, 1.320ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X11Y86.CLK     net (fanout=94)       1.695   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.295ns (1.387ns logic, 7.908ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<1>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.390ns.
--------------------------------------------------------------------------------

Paths for end point bidir<1> (H30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.610ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<1> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.277ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL1 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    H30.O                net (fanout=1)        2.579   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<1>
    H30.PAD              Tioop                 2.518   bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/OBUFT
                                                       bidir<1>
    -------------------------------------------------  ---------------------------
    Total                                      7.277ns (4.698ns logic, 2.579ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<1>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<1> (H30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.014ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<1> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.064ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL1 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    H30.O                net (fanout=1)        2.373   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<1>
    H30.PAD              Tioop                 2.311   bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/OBUFT
                                                       bidir<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.064ns (2.691ns logic, 2.373ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<1>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.189ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_9 (SLICE_X10Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.389ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_9 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Clock Path Delay:     5.832ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<1> to i_appscore/USB_IO_INST/dmd_single_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.918   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X10Y80.BX      net (fanout=3)        1.856   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X10Y80.CLK     Tdick                -0.018   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_9
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (0.900ns logic, 1.856ns route)
                                                       (32.7% logic, 67.3% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y80.CLK     net (fanout=94)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.314ns logic, 4.518ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_1 (SLICE_X0Y79.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.417ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.726ns (Levels of Logic = 2)
  Clock Path Delay:     5.830ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<1> to i_appscore/USB_IO_INST/register_data_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.918   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X0Y79.B5       net (fanout=3)        1.805   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X0Y79.CLK      Tas                   0.003   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<1>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_1
    -------------------------------------------------  ---------------------------
    Total                                      2.726ns (0.921ns logic, 1.805ns route)
                                                       (33.8% logic, 66.2% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=94)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.314ns logic, 4.516ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_1 (SLICE_X4Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.670ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.473ns (Levels of Logic = 1)
  Clock Path Delay:     5.830ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<1> to i_appscore/USB_IO_INST/register_address_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.918   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X4Y79.BX       net (fanout=3)        1.573   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X4Y79.CLK      Tdick                -0.018   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_1
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (0.900ns logic, 1.573ns route)
                                                       (36.4% logic, 63.6% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=94)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.314ns logic, 4.516ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<1>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_1 (SLICE_X4Y79.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.305ns (data path - clock path + uncertainty)
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.085ns (Levels of Logic = 1)
  Clock Path Delay:     9.277ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<1> to i_appscore/USB_IO_INST/register_address_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.880   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X4Y79.BX       net (fanout=3)        1.447   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X4Y79.CLK      Tckdi       (-Th)     0.242   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_1
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (0.638ns logic, 1.447ns route)
                                                       (30.6% logic, 69.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=94)       1.677   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (1.387ns logic, 7.890ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_9 (SLICE_X10Y80.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.078ns (data path - clock path + uncertainty)
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_9 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.345ns (Levels of Logic = 1)
  Clock Path Delay:     9.310ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<1> to i_appscore/USB_IO_INST/dmd_single_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.880   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X10Y80.BX      net (fanout=3)        1.707   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X10Y80.CLK     Tckdi       (-Th)     0.242   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_9
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (0.638ns logic, 1.707ns route)
                                                       (27.2% logic, 72.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y80.CLK     net (fanout=94)       1.710   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.310ns (1.387ns logic, 7.923ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_1 (SLICE_X0Y79.B5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.072ns (data path - clock path + uncertainty)
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.318ns (Levels of Logic = 2)
  Clock Path Delay:     9.277ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<1> to i_appscore/USB_IO_INST/register_data_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.880   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X0Y79.B5       net (fanout=3)        1.660   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X0Y79.CLK      Tah         (-Th)     0.222   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<1>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_1
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (0.658ns logic, 1.660ns route)
                                                       (28.4% logic, 71.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=94)       1.677   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (1.387ns logic, 7.890ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<2>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.375ns.
--------------------------------------------------------------------------------

Paths for end point bidir<2> (J31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.625ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<2> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.262ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL2 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J31.O                net (fanout=1)        2.569   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<2>
    J31.PAD              Tioop                 2.513   bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/OBUFT
                                                       bidir<2>
    -------------------------------------------------  ---------------------------
    Total                                      7.262ns (4.693ns logic, 2.569ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<2>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<2> (J31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.000ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<2> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.050ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL2 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J31.O                net (fanout=1)        2.364   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<2>
    J31.PAD              Tioop                 2.306   bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/OBUFT
                                                       bidir<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.050ns (2.686ns logic, 2.364ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<2>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.192ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_2 (SLICE_X0Y79.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.392ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.751ns (Levels of Logic = 2)
  Clock Path Delay:     5.830ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<2> to i_appscore/USB_IO_INST/register_data_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.913   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X0Y79.C3       net (fanout=3)        1.829   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X0Y79.CLK      Tas                   0.009   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<2>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_2
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.922ns logic, 1.829ns route)
                                                       (33.5% logic, 66.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=94)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.314ns logic, 4.516ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_10 (SLICE_X10Y80.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.621ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.524ns (Levels of Logic = 1)
  Clock Path Delay:     5.832ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<2> to i_appscore/USB_IO_INST/dmd_single_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.913   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X10Y80.CX      net (fanout=3)        1.616   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X10Y80.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_10
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (0.908ns logic, 1.616ns route)
                                                       (36.0% logic, 64.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y80.CLK     net (fanout=94)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.314ns logic, 4.518ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_2 (SLICE_X4Y79.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.715ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.428ns (Levels of Logic = 1)
  Clock Path Delay:     5.830ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<2> to i_appscore/USB_IO_INST/register_address_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.913   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X4Y79.CX       net (fanout=3)        1.520   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X4Y79.CLK      Tdick                -0.005   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_2
    -------------------------------------------------  ---------------------------
    Total                                      2.428ns (0.908ns logic, 1.520ns route)
                                                       (37.4% logic, 62.6% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=94)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.314ns logic, 4.516ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<2>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_2 (SLICE_X4Y79.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.346ns (data path - clock path + uncertainty)
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.044ns (Levels of Logic = 1)
  Clock Path Delay:     9.277ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<2> to i_appscore/USB_IO_INST/register_address_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.875   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X4Y79.CX       net (fanout=3)        1.399   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X4Y79.CLK      Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_2
    -------------------------------------------------  ---------------------------
    Total                                      2.044ns (0.645ns logic, 1.399ns route)
                                                       (31.6% logic, 68.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=94)       1.677   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (1.387ns logic, 7.890ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_10 (SLICE_X10Y80.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.291ns (data path - clock path + uncertainty)
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.132ns (Levels of Logic = 1)
  Clock Path Delay:     9.310ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<2> to i_appscore/USB_IO_INST/dmd_single_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.875   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X10Y80.CX      net (fanout=3)        1.487   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X10Y80.CLK     Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_10
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (0.645ns logic, 1.487ns route)
                                                       (30.3% logic, 69.7% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y80.CLK     net (fanout=94)       1.710   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.310ns (1.387ns logic, 7.923ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_2 (SLICE_X0Y79.C3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.050ns (data path - clock path + uncertainty)
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.340ns (Levels of Logic = 2)
  Clock Path Delay:     9.277ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<2> to i_appscore/USB_IO_INST/register_data_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.875   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X0Y79.C3       net (fanout=3)        1.682   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X0Y79.CLK      Tah         (-Th)     0.217   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<2>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_2
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (0.658ns logic, 1.682ns route)
                                                       (28.1% logic, 71.9% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=94)       1.677   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (1.387ns logic, 7.890ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<3>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.382ns.
--------------------------------------------------------------------------------

Paths for end point bidir<3> (G30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.618ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<3> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.269ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL3 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    G30.O                net (fanout=1)        2.544   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<3>
    G30.PAD              Tioop                 2.545   bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/OBUFT
                                                       bidir<3>
    -------------------------------------------------  ---------------------------
    Total                                      7.269ns (4.725ns logic, 2.544ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<3>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<3> (G30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.003ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<3> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.053ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL3 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    G30.O                net (fanout=1)        2.340   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<3>
    G30.PAD              Tioop                 2.333   bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/OBUFT
                                                       bidir<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.053ns (2.713ns logic, 2.340ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<3>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.993ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_3 (SLICE_X4Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.193ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.950ns (Levels of Logic = 1)
  Clock Path Delay:     5.830ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<3> to i_appscore/USB_IO_INST/register_address_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.945   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X4Y79.DX       net (fanout=3)        2.010   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X4Y79.CLK      Tdick                -0.005   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_3
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (0.940ns logic, 2.010ns route)
                                                       (31.9% logic, 68.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=94)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.314ns logic, 4.516ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_3 (SLICE_X0Y79.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.211ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.932ns (Levels of Logic = 2)
  Clock Path Delay:     5.830ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<3> to i_appscore/USB_IO_INST/register_data_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.945   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X0Y79.D3       net (fanout=3)        1.977   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X0Y79.CLK      Tas                   0.010   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<3>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_3
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (0.955ns logic, 1.977ns route)
                                                       (32.6% logic, 67.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=94)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.314ns logic, 4.516ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_11 (SLICE_X10Y80.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.264ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_11 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.881ns (Levels of Logic = 1)
  Clock Path Delay:     5.832ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<3> to i_appscore/USB_IO_INST/dmd_single_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.945   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X10Y80.DX      net (fanout=3)        1.941   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X10Y80.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_11
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (0.940ns logic, 1.941ns route)
                                                       (32.6% logic, 67.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y80.CLK     net (fanout=94)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.314ns logic, 4.518ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<3>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_11 (SLICE_X10Y80.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.966ns (data path - clock path + uncertainty)
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_11 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.457ns (Levels of Logic = 1)
  Clock Path Delay:     9.310ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<3> to i_appscore/USB_IO_INST/dmd_single_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.902   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X10Y80.DX      net (fanout=3)        1.785   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X10Y80.CLK     Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_11
    -------------------------------------------------  ---------------------------
    Total                                      2.457ns (0.672ns logic, 1.785ns route)
                                                       (27.4% logic, 72.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y80.CLK     net (fanout=94)       1.710   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.310ns (1.387ns logic, 7.923ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_3 (SLICE_X0Y79.D3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.886ns (data path - clock path + uncertainty)
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.504ns (Levels of Logic = 2)
  Clock Path Delay:     9.277ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<3> to i_appscore/USB_IO_INST/register_data_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.902   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X0Y79.D3       net (fanout=3)        1.818   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X0Y79.CLK      Tah         (-Th)     0.216   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<3>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_3
    -------------------------------------------------  ---------------------------
    Total                                      2.504ns (0.686ns logic, 1.818ns route)
                                                       (27.4% logic, 72.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=94)       1.677   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (1.387ns logic, 7.890ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_3 (SLICE_X4Y79.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.869ns (data path - clock path + uncertainty)
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.521ns (Levels of Logic = 1)
  Clock Path Delay:     9.277ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<3> to i_appscore/USB_IO_INST/register_address_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.902   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X4Y79.DX       net (fanout=3)        1.849   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X4Y79.CLK      Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_3
    -------------------------------------------------  ---------------------------
    Total                                      2.521ns (0.672ns logic, 1.849ns route)
                                                       (26.7% logic, 73.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=94)       1.677   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (1.387ns logic, 7.890ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<4>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.343ns.
--------------------------------------------------------------------------------

Paths for end point bidir<4> (J30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.657ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<4> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.230ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL4 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J30.O                net (fanout=1)        2.531   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<4>
    J30.PAD              Tioop                 2.519   bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/OBUFT
                                                       bidir<4>
    -------------------------------------------------  ---------------------------
    Total                                      7.230ns (4.699ns logic, 2.531ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<4>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<4> (J30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.970ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<4> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.020ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL4 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J30.O                net (fanout=1)        2.329   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<4>
    J30.PAD              Tioop                 2.311   bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/OBUFT
                                                       bidir<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.020ns (2.691ns logic, 2.329ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<4>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.162ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_12 (SLICE_X10Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.362ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.782ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<4> to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.919   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X10Y83.AX      net (fanout=3)        1.875   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X10Y83.CLK     Tdick                -0.012   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_12
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (0.907ns logic, 1.875ns route)
                                                       (32.6% logic, 67.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y83.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_4 (SLICE_X2Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.406ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.738ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<4> to i_appscore/USB_IO_INST/register_address_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.919   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X2Y78.AX       net (fanout=3)        1.827   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X2Y78.CLK      Tdick                -0.008   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_4
    -------------------------------------------------  ---------------------------
    Total                                      2.738ns (0.911ns logic, 1.827ns route)
                                                       (33.3% logic, 66.7% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y78.CLK      net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_4 (SLICE_X2Y83.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.701ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.446ns (Levels of Logic = 2)
  Clock Path Delay:     5.834ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<4> to i_appscore/USB_IO_INST/register_data_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.919   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X2Y83.A6       net (fanout=3)        1.501   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X2Y83.CLK      Tas                   0.026   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<4>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_4
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (0.945ns logic, 1.501ns route)
                                                       (38.6% logic, 61.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y83.CLK      net (fanout=94)       0.105   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.834ns (1.314ns logic, 4.520ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<4>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_4 (SLICE_X2Y83.A6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.405ns (data path - clock path + uncertainty)
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.064ns (Levels of Logic = 2)
  Clock Path Delay:     9.356ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<4> to i_appscore/USB_IO_INST/register_data_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.880   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X2Y83.A6       net (fanout=3)        1.381   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X2Y83.CLK      Tah         (-Th)     0.197   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<4>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_4
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (0.683ns logic, 1.381ns route)
                                                       (33.1% logic, 66.9% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y83.CLK      net (fanout=94)       1.756   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.356ns (1.387ns logic, 7.969ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_4 (SLICE_X2Y78.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.081ns (data path - clock path + uncertainty)
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.331ns (Levels of Logic = 1)
  Clock Path Delay:     9.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<4> to i_appscore/USB_IO_INST/register_address_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.880   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X2Y78.AX       net (fanout=3)        1.680   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X2Y78.CLK      Tckdi       (-Th)     0.229   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_4
    -------------------------------------------------  ---------------------------
    Total                                      2.331ns (0.651ns logic, 1.680ns route)
                                                       (27.9% logic, 72.1% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y78.CLK      net (fanout=94)       1.699   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.299ns (1.387ns logic, 7.912ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_12 (SLICE_X10Y83.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.049ns (data path - clock path + uncertainty)
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.369ns (Levels of Logic = 1)
  Clock Path Delay:     9.305ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<4> to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.880   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X10Y83.AX      net (fanout=3)        1.725   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X10Y83.CLK     Tckdi       (-Th)     0.236   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_12
    -------------------------------------------------  ---------------------------
    Total                                      2.369ns (0.644ns logic, 1.725ns route)
                                                       (27.2% logic, 72.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y83.CLK     net (fanout=94)       1.705   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.305ns (1.387ns logic, 7.918ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<5>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.318ns.
--------------------------------------------------------------------------------

Paths for end point bidir<5> (G31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.682ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<5> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.205ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL5 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    G31.O                net (fanout=1)        2.514   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<5>
    G31.PAD              Tioop                 2.511   bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/OBUFT
                                                       bidir<5>
    -------------------------------------------------  ---------------------------
    Total                                      7.205ns (4.691ns logic, 2.514ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<5>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<5> (G31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.947ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<5> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.997ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL5 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    G31.O                net (fanout=1)        2.313   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<5>
    G31.PAD              Tioop                 2.304   bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/OBUFT
                                                       bidir<5>
    -------------------------------------------------  ---------------------------
    Total                                      4.997ns (2.684ns logic, 2.313ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<5>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.184ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_5 (SLICE_X2Y83.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.384ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.763ns (Levels of Logic = 2)
  Clock Path Delay:     5.834ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<5> to i_appscore/USB_IO_INST/register_data_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.911   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X2Y83.B2       net (fanout=3)        1.825   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X2Y83.CLK      Tas                   0.027   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<5>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_5
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (0.938ns logic, 1.825ns route)
                                                       (33.9% logic, 66.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y83.CLK      net (fanout=94)       0.105   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.834ns (1.314ns logic, 4.520ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_5 (SLICE_X2Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.570ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.574ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<5> to i_appscore/USB_IO_INST/register_address_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.911   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X2Y78.BX       net (fanout=3)        1.674   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X2Y78.CLK      Tdick                -0.011   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_5
    -------------------------------------------------  ---------------------------
    Total                                      2.574ns (0.900ns logic, 1.674ns route)
                                                       (35.0% logic, 65.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y78.CLK      net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_13 (SLICE_X10Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.606ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.538ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<5> to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.911   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X10Y83.BX      net (fanout=3)        1.645   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X10Y83.CLK     Tdick                -0.018   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_13
    -------------------------------------------------  ---------------------------
    Total                                      2.538ns (0.893ns logic, 1.645ns route)
                                                       (35.2% logic, 64.8% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y83.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<5>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_13 (SLICE_X10Y83.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.274ns (data path - clock path + uncertainty)
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.144ns (Levels of Logic = 1)
  Clock Path Delay:     9.305ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<5> to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.873   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X10Y83.BX      net (fanout=3)        1.513   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X10Y83.CLK     Tckdi       (-Th)     0.242   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_13
    -------------------------------------------------  ---------------------------
    Total                                      2.144ns (0.631ns logic, 1.513ns route)
                                                       (29.4% logic, 70.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y83.CLK     net (fanout=94)       1.705   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.305ns (1.387ns logic, 7.918ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_5 (SLICE_X2Y78.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.230ns (data path - clock path + uncertainty)
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.182ns (Levels of Logic = 1)
  Clock Path Delay:     9.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<5> to i_appscore/USB_IO_INST/register_address_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.873   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X2Y78.BX       net (fanout=3)        1.540   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X2Y78.CLK      Tckdi       (-Th)     0.231   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_5
    -------------------------------------------------  ---------------------------
    Total                                      2.182ns (0.642ns logic, 1.540ns route)
                                                       (29.4% logic, 70.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y78.CLK      net (fanout=94)       1.699   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.299ns (1.387ns logic, 7.912ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_5 (SLICE_X2Y83.B2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.113ns (data path - clock path + uncertainty)
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.356ns (Levels of Logic = 2)
  Clock Path Delay:     9.356ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<5> to i_appscore/USB_IO_INST/register_data_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.873   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X2Y83.B2       net (fanout=3)        1.679   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X2Y83.CLK      Tah         (-Th)     0.196   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<5>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_5
    -------------------------------------------------  ---------------------------
    Total                                      2.356ns (0.677ns logic, 1.679ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y83.CLK      net (fanout=94)       1.756   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.356ns (1.387ns logic, 7.969ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<6>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.203ns.
--------------------------------------------------------------------------------

Paths for end point bidir<6> (J29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.797ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<6> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.090ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL6 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J29.O                net (fanout=1)        2.381   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<6>
    J29.PAD              Tioop                 2.529   bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/OBUFT
                                                       bidir<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.090ns (4.709ns logic, 2.381ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<6>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<6> (J29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.840ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<6> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.890ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL6 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J29.O                net (fanout=1)        2.191   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<6>
    J29.PAD              Tioop                 2.319   bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/OBUFT
                                                       bidir<6>
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (2.699ns logic, 2.191ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<6>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.036ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_6 (SLICE_X2Y83.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.236ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.911ns (Levels of Logic = 2)
  Clock Path Delay:     5.834ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<6> to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.929   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X2Y83.C2       net (fanout=3)        1.953   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X2Y83.CLK      Tas                   0.029   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<6>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_6
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (0.958ns logic, 1.953ns route)
                                                       (32.9% logic, 67.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y83.CLK      net (fanout=94)       0.105   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.834ns (1.314ns logic, 4.520ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_6 (SLICE_X2Y78.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.544ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.600ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<6> to i_appscore/USB_IO_INST/register_address_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.929   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X2Y78.CX       net (fanout=3)        1.667   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X2Y78.CLK      Tdick                 0.004   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_6
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (0.933ns logic, 1.667ns route)
                                                       (35.9% logic, 64.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y78.CLK      net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_14 (SLICE_X10Y83.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.584ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.560ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<6> to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.929   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X10Y83.CX      net (fanout=3)        1.636   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X10Y83.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_14
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (0.924ns logic, 1.636ns route)
                                                       (36.1% logic, 63.9% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y83.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<6>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_14 (SLICE_X10Y83.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.255ns (data path - clock path + uncertainty)
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.163ns (Levels of Logic = 1)
  Clock Path Delay:     9.305ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<6> to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.888   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X10Y83.CX      net (fanout=3)        1.505   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X10Y83.CLK     Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_14
    -------------------------------------------------  ---------------------------
    Total                                      2.163ns (0.658ns logic, 1.505ns route)
                                                       (30.4% logic, 69.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y83.CLK     net (fanout=94)       1.705   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.305ns (1.387ns logic, 7.918ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_6 (SLICE_X2Y78.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.208ns (data path - clock path + uncertainty)
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.204ns (Levels of Logic = 1)
  Clock Path Delay:     9.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<6> to i_appscore/USB_IO_INST/register_address_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.888   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X2Y78.CX       net (fanout=3)        1.534   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X2Y78.CLK      Tckdi       (-Th)     0.218   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_6
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (0.670ns logic, 1.534ns route)
                                                       (30.4% logic, 69.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y78.CLK      net (fanout=94)       1.699   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.299ns (1.387ns logic, 7.912ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_6 (SLICE_X2Y83.C2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.979ns (data path - clock path + uncertainty)
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.490ns (Levels of Logic = 2)
  Clock Path Delay:     9.356ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<6> to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.888   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X2Y83.C2       net (fanout=3)        1.797   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X2Y83.CLK      Tah         (-Th)     0.195   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<6>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_6
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (0.693ns logic, 1.797ns route)
                                                       (27.8% logic, 72.2% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y83.CLK      net (fanout=94)       1.756   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.356ns (1.387ns logic, 7.969ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<7>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.459ns.
--------------------------------------------------------------------------------

Paths for end point bidir<7> (F29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.541ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<7> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.346ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL7 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F29.O                net (fanout=1)        2.628   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<7>
    F29.PAD              Tioop                 2.538   bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/OBUFT
                                                       bidir<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.346ns (4.718ns logic, 2.628ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<7>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<7> (F29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.075ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<7> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.125ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL7 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F29.O                net (fanout=1)        2.418   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<7>
    F29.PAD              Tioop                 2.327   bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/OBUFT
                                                       bidir<7>
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (2.707ns logic, 2.418ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<7>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.819ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_7 (SLICE_X2Y83.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.019ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.128ns (Levels of Logic = 2)
  Clock Path Delay:     5.834ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<7> to i_appscore/USB_IO_INST/register_data_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.938   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X2Y83.D3       net (fanout=3)        2.162   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X2Y83.CLK      Tas                   0.028   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<7>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_7
    -------------------------------------------------  ---------------------------
    Total                                      3.128ns (0.966ns logic, 2.162ns route)
                                                       (30.9% logic, 69.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y83.CLK      net (fanout=94)       0.105   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.834ns (1.314ns logic, 4.520ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_15 (SLICE_X10Y83.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.393ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.751ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<7> to i_appscore/USB_IO_INST/dmd_single_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.938   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X10Y83.DX      net (fanout=3)        1.818   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X10Y83.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_15
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.933ns logic, 1.818ns route)
                                                       (33.9% logic, 66.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y83.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_7 (SLICE_X2Y78.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.612ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.532ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<7> to i_appscore/USB_IO_INST/register_address_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.938   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X2Y78.DX       net (fanout=3)        1.592   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X2Y78.CLK      Tdick                 0.002   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_7
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (0.940ns logic, 1.592ns route)
                                                       (37.1% logic, 62.9% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y78.CLK      net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<7>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_7 (SLICE_X2Y78.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.270ns (data path - clock path + uncertainty)
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.142ns (Levels of Logic = 1)
  Clock Path Delay:     9.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<7> to i_appscore/USB_IO_INST/register_address_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.896   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X2Y78.DX       net (fanout=3)        1.465   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X2Y78.CLK      Tckdi       (-Th)     0.219   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_7
    -------------------------------------------------  ---------------------------
    Total                                      2.142ns (0.677ns logic, 1.465ns route)
                                                       (31.6% logic, 68.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y78.CLK      net (fanout=94)       1.699   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.299ns (1.387ns logic, 7.912ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_15 (SLICE_X10Y83.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.080ns (data path - clock path + uncertainty)
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.338ns (Levels of Logic = 1)
  Clock Path Delay:     9.305ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<7> to i_appscore/USB_IO_INST/dmd_single_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.896   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X10Y83.DX      net (fanout=3)        1.672   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X10Y83.CLK     Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_15
    -------------------------------------------------  ---------------------------
    Total                                      2.338ns (0.666ns logic, 1.672ns route)
                                                       (28.5% logic, 71.5% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y83.CLK     net (fanout=94)       1.705   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.305ns (1.387ns logic, 7.918ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_7 (SLICE_X2Y83.D3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.779ns (data path - clock path + uncertainty)
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.690ns (Levels of Logic = 2)
  Clock Path Delay:     9.356ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<7> to i_appscore/USB_IO_INST/register_data_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.896   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X2Y83.D3       net (fanout=3)        1.989   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X2Y83.CLK      Tah         (-Th)     0.195   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<7>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_7
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (0.701ns logic, 1.989ns route)
                                                       (26.1% logic, 73.9% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y83.CLK      net (fanout=94)       1.756   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.356ns (1.387ns logic, 7.969ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<8>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  26.927ns.
--------------------------------------------------------------------------------

Paths for end point bidir<8> (K29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.073ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<8> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      6.814ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL8 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    K29.O                net (fanout=1)        2.099   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<8>
    K29.PAD              Tioop                 2.535   bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/OBUFT
                                                       bidir<8>
    -------------------------------------------------  ---------------------------
    Total                                      6.814ns (4.715ns logic, 2.099ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<8>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<8> (K29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.586ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<8> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.636ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL8 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    K29.O                net (fanout=1)        1.931   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<8>
    K29.PAD              Tioop                 2.325   bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/OBUFT
                                                       bidir<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.636ns (2.705ns logic, 1.931ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<8>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.198ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_0 (SLICE_X10Y84.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.398ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<8> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.746ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<8> to i_appscore/USB_IO_INST/dmd_single_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K29.I                Tiopi                 0.935   bidir<8>
                                                       bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/IBUF
    SLICE_X10Y84.AX      net (fanout=2)        1.823   i_appscore/USB_IO_INST/gpif_from_port<8>
    SLICE_X10Y84.CLK     Tdick                -0.012   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_0
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (0.923ns logic, 1.823ns route)
                                                       (33.6% logic, 66.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y84.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_8 (SLICE_X4Y84.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.442ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<8> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_8 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.704ns (Levels of Logic = 2)
  Clock Path Delay:     5.833ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<8> to i_appscore/USB_IO_INST/register_data_buffer_if_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K29.I                Tiopi                 0.935   bidir<8>
                                                       bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/IBUF
    SLICE_X4Y84.A2       net (fanout=2)        1.762   i_appscore/USB_IO_INST/gpif_from_port<8>
    SLICE_X4Y84.CLK      Tas                   0.007   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<8>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_8
    -------------------------------------------------  ---------------------------
    Total                                      2.704ns (0.942ns logic, 1.762ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y84.CLK      net (fanout=94)       0.104   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.833ns (1.314ns logic, 4.519ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<8>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_8 (SLICE_X4Y84.A2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.142ns (data path - clock path + uncertainty)
  Source:               bidir<8> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_8 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.296ns (Levels of Logic = 2)
  Clock Path Delay:     9.325ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<8> to i_appscore/USB_IO_INST/register_data_buffer_if_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K29.I                Tiopi                 0.894   bidir<8>
                                                       bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/IBUF
    SLICE_X4Y84.A2       net (fanout=2)        1.621   i_appscore/USB_IO_INST/gpif_from_port<8>
    SLICE_X4Y84.CLK      Tah         (-Th)     0.219   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<8>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_8
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (0.675ns logic, 1.621ns route)
                                                       (29.4% logic, 70.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y84.CLK      net (fanout=94)       1.725   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.325ns (1.387ns logic, 7.938ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_0 (SLICE_X10Y84.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.079ns (data path - clock path + uncertainty)
  Source:               bidir<8> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.336ns (Levels of Logic = 1)
  Clock Path Delay:     9.302ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<8> to i_appscore/USB_IO_INST/dmd_single_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K29.I                Tiopi                 0.894   bidir<8>
                                                       bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/IBUF
    SLICE_X10Y84.AX      net (fanout=2)        1.678   i_appscore/USB_IO_INST/gpif_from_port<8>
    SLICE_X10Y84.CLK     Tckdi       (-Th)     0.236   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_0
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (0.658ns logic, 1.678ns route)
                                                       (28.2% logic, 71.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y84.CLK     net (fanout=94)       1.702   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.302ns (1.387ns logic, 7.915ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<9>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.210ns.
--------------------------------------------------------------------------------

Paths for end point bidir<9> (F30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.790ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<9> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.097ns (Levels of Logic = 1)
  Clock Path Delay:     9.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       1.796   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.396ns (1.387ns logic, 8.009ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL9 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F30.O                net (fanout=1)        2.388   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<9>
    F30.PAD              Tioop                 2.529   bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/OBUFT
                                                       bidir<9>
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (4.709ns logic, 2.388ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<9>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<9> (F30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.847ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<9> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.897ns (Levels of Logic = 1)
  Clock Path Delay:     5.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=94)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.837ns (1.314ns logic, 4.523ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL9 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F30.O                net (fanout=1)        2.197   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<9>
    F30.PAD              Tioop                 2.320   bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/OBUFT
                                                       bidir<9>
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (2.700ns logic, 2.197ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<9>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.111ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_9 (SLICE_X4Y84.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.311ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<9> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_9 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.835ns (Levels of Logic = 2)
  Clock Path Delay:     5.833ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<9> to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F30.I                Tiopi                 0.929   bidir<9>
                                                       bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/IBUF
    SLICE_X4Y84.B1       net (fanout=2)        1.903   i_appscore/USB_IO_INST/gpif_from_port<9>
    SLICE_X4Y84.CLK      Tas                   0.003   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<9>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_9
    -------------------------------------------------  ---------------------------
    Total                                      2.835ns (0.932ns logic, 1.903ns route)
                                                       (32.9% logic, 67.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y84.CLK      net (fanout=94)       0.104   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.833ns (1.314ns logic, 4.519ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_1 (SLICE_X10Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.379ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<9> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.765ns (Levels of Logic = 1)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<9> to i_appscore/USB_IO_INST/dmd_single_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F30.I                Tiopi                 0.929   bidir<9>
                                                       bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/IBUF
    SLICE_X10Y84.BX      net (fanout=2)        1.854   i_appscore/USB_IO_INST/gpif_from_port<9>
    SLICE_X10Y84.CLK     Tdick                -0.018   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_1
    -------------------------------------------------  ---------------------------
    Total                                      2.765ns (0.911ns logic, 1.854ns route)
                                                       (32.9% logic, 67.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y84.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<9>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_1 (SLICE_X10Y84.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.062ns (data path - clock path + uncertainty)
  Source:               bidir<9> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.353ns (Levels of Logic = 1)
  Clock Path Delay:     9.302ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<9> to i_appscore/USB_IO_INST/dmd_single_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F30.I                Tiopi                 0.889   bidir<9>
                                                       bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/IBUF
    SLICE_X10Y84.BX      net (fanout=2)        1.706   i_appscore/USB_IO_INST/gpif_from_port<9>
    SLICE_X10Y84.CLK     Tckdi       (-Th)     0.242   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_1
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.647ns logic, 1.706ns route)
                                                       (27.5% logic, 72.5% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y84.CLK     net (fanout=94)       1.702   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.302ns (1.387ns logic, 7.915ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_9 (SLICE_X4Y84.B1), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.020ns (data path - clock path + uncertainty)
  Source:               bidir<9> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_9 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.418ns (Levels of Logic = 2)
  Clock Path Delay:     9.325ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<9> to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F30.I                Tiopi                 0.889   bidir<9>
                                                       bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/IBUF
    SLICE_X4Y84.B1       net (fanout=2)        1.751   i_appscore/USB_IO_INST/gpif_from_port<9>
    SLICE_X4Y84.CLK      Tah         (-Th)     0.222   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<9>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_9
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (0.667ns logic, 1.751ns route)
                                                       (27.6% logic, 72.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y84.CLK      net (fanout=94)       1.725   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.325ns (1.387ns logic, 7.938ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ctl0" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 42 paths analyzed, 42 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -10.492ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/data_fifo_wr_en_if (SLICE_X10Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.822ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/data_fifo_wr_en_if (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      5.452ns (Levels of Logic = 2)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl0 to i_appscore/USB_IO_INST/data_fifo_wr_en_if
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.888   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X9Y77.D4       net (fanout=19)       2.049   apps_testpt_5_OBUF
    SLICE_X9Y77.D        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X10Y33.DX      net (fanout=5)        2.426   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X10Y33.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/data_fifo_wr_en_if
                                                       i_appscore/USB_IO_INST/data_fifo_wr_en_if
    -------------------------------------------------  ---------------------------
    Total                                      5.452ns (0.977ns logic, 4.475ns route)
                                                       (17.9% logic, 82.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/data_fifo_wr_en_if
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y33.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_4 (SLICE_X11Y86.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.037ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.237ns (Levels of Logic = 2)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl0 to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.888   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X9Y77.D4       net (fanout=19)       2.049   apps_testpt_5_OBUF
    SLICE_X9Y77.D        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X11Y86.CE      net (fanout=5)        0.977   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X11Y86.CLK     Tceck                 0.229   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_4
    -------------------------------------------------  ---------------------------
    Total                                      4.237ns (1.211ns logic, 3.026ns route)
                                                       (28.6% logic, 71.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X11Y86.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_5 (SLICE_X11Y86.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.037ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.237ns (Levels of Logic = 2)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl0 to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.888   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X9Y77.D4       net (fanout=19)       2.049   apps_testpt_5_OBUF
    SLICE_X9Y77.D        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X11Y86.CE      net (fanout=5)        0.977   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X11Y86.CLK     Tceck                 0.229   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_5
    -------------------------------------------------  ---------------------------
    Total                                      4.237ns (1.211ns logic, 3.026ns route)
                                                       (28.6% logic, 71.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X11Y86.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ctl0" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_14 (SLICE_X4Y86.C6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.949ns (data path - clock path + uncertainty)
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.483ns (Levels of Logic = 2)
  Clock Path Delay:     9.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl0 to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.853   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X4Y86.C6       net (fanout=19)       0.847   apps_testpt_5_OBUF
    SLICE_X4Y86.CLK      Tah         (-Th)     0.217   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<14>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_14
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.636ns logic, 0.847ns route)
                                                       (42.9% logic, 57.1% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y86.CLK      net (fanout=94)       1.719   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.319ns (1.387ns logic, 7.932ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_15 (SLICE_X4Y86.D6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.947ns (data path - clock path + uncertainty)
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.485ns (Levels of Logic = 2)
  Clock Path Delay:     9.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl0 to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.853   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X4Y86.D6       net (fanout=19)       0.848   apps_testpt_5_OBUF
    SLICE_X4Y86.CLK      Tah         (-Th)     0.216   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<15>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_15
    -------------------------------------------------  ---------------------------
    Total                                      1.485ns (0.637ns logic, 0.848ns route)
                                                       (42.9% logic, 57.1% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y86.CLK      net (fanout=94)       1.719   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.319ns (1.387ns logic, 7.932ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_6 (SLICE_X2Y83.C6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.914ns (data path - clock path + uncertainty)
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.555ns (Levels of Logic = 2)
  Clock Path Delay:     9.356ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl0 to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.853   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X2Y83.C6       net (fanout=19)       0.897   apps_testpt_5_OBUF
    SLICE_X2Y83.CLK      Tah         (-Th)     0.195   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<6>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_6
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.658ns logic, 0.897ns route)
                                                       (42.3% logic, 57.7% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y83.CLK      net (fanout=94)       1.756   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.356ns (1.387ns logic, 7.969ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ctl1" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -10.328ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/data_fifo_wr_en_if (SLICE_X10Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.658ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/data_fifo_wr_en_if (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      5.616ns (Levels of Logic = 2)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl1 to i_appscore/USB_IO_INST/data_fifo_wr_en_if
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.880   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X9Y77.D3       net (fanout=35)       2.221   apps_testpt_6_OBUF
    SLICE_X9Y77.D        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X10Y33.DX      net (fanout=5)        2.426   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X10Y33.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/data_fifo_wr_en_if
                                                       i_appscore/USB_IO_INST/data_fifo_wr_en_if
    -------------------------------------------------  ---------------------------
    Total                                      5.616ns (0.969ns logic, 4.647ns route)
                                                       (17.3% logic, 82.7% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/data_fifo_wr_en_if
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y33.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_4 (SLICE_X11Y86.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.873ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.401ns (Levels of Logic = 2)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl1 to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.880   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X9Y77.D3       net (fanout=35)       2.221   apps_testpt_6_OBUF
    SLICE_X9Y77.D        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X11Y86.CE      net (fanout=5)        0.977   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X11Y86.CLK     Tceck                 0.229   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_4
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (1.203ns logic, 3.198ns route)
                                                       (27.3% logic, 72.7% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X11Y86.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_5 (SLICE_X11Y86.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.873ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.401ns (Levels of Logic = 2)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl1 to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.880   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X9Y77.D3       net (fanout=35)       2.221   apps_testpt_6_OBUF
    SLICE_X9Y77.D        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X11Y86.CE      net (fanout=5)        0.977   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X11Y86.CLK     Tceck                 0.229   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_5
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (1.203ns logic, 3.198ns route)
                                                       (27.3% logic, 72.7% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X11Y86.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ctl1" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_5 (SLICE_X2Y83.B5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.700ns (data path - clock path + uncertainty)
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.769ns (Levels of Logic = 2)
  Clock Path Delay:     9.356ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl1 to i_appscore/USB_IO_INST/register_data_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X2Y83.B5       net (fanout=35)       1.118   apps_testpt_6_OBUF
    SLICE_X2Y83.CLK      Tah         (-Th)     0.196   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<5>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_5
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.651ns logic, 1.118ns route)
                                                       (36.8% logic, 63.2% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y83.CLK      net (fanout=94)       1.756   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.356ns (1.387ns logic, 7.969ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_4 (SLICE_X2Y83.A5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.696ns (data path - clock path + uncertainty)
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.773ns (Levels of Logic = 2)
  Clock Path Delay:     9.356ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl1 to i_appscore/USB_IO_INST/register_data_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X2Y83.A5       net (fanout=35)       1.123   apps_testpt_6_OBUF
    SLICE_X2Y83.CLK      Tah         (-Th)     0.197   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<4>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_4
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (0.650ns logic, 1.123ns route)
                                                       (36.7% logic, 63.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y83.CLK      net (fanout=94)       1.756   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.356ns (1.387ns logic, 7.969ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_2 (SLICE_X0Y79.C5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.571ns (data path - clock path + uncertainty)
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.819ns (Levels of Logic = 2)
  Clock Path Delay:     9.277ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl1 to i_appscore/USB_IO_INST/register_data_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X0Y79.C5       net (fanout=35)       1.189   apps_testpt_6_OBUF
    SLICE_X0Y79.CLK      Tah         (-Th)     0.217   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<2>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_2
    -------------------------------------------------  ---------------------------
    Total                                      1.819ns (0.630ns logic, 1.189ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=94)       1.677   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (1.387ns logic, 7.890ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ctl2" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -10.808ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/data_fifo_wr_en_if (SLICE_X10Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.138ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/data_fifo_wr_en_if (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      5.136ns (Levels of Logic = 2)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl2 to i_appscore/USB_IO_INST/data_fifo_wr_en_if
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.875   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X9Y77.D5       net (fanout=19)       1.746   apps_testpt_7_OBUF
    SLICE_X9Y77.D        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X10Y33.DX      net (fanout=5)        2.426   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X10Y33.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/data_fifo_wr_en_if
                                                       i_appscore/USB_IO_INST/data_fifo_wr_en_if
    -------------------------------------------------  ---------------------------
    Total                                      5.136ns (0.964ns logic, 4.172ns route)
                                                       (18.8% logic, 81.2% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/data_fifo_wr_en_if
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y33.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_4 (SLICE_X11Y86.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.353ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      3.921ns (Levels of Logic = 2)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl2 to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.875   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X9Y77.D5       net (fanout=19)       1.746   apps_testpt_7_OBUF
    SLICE_X9Y77.D        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X11Y86.CE      net (fanout=5)        0.977   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X11Y86.CLK     Tceck                 0.229   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_4
    -------------------------------------------------  ---------------------------
    Total                                      3.921ns (1.198ns logic, 2.723ns route)
                                                       (30.6% logic, 69.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X11Y86.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_5 (SLICE_X11Y86.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.353ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      3.921ns (Levels of Logic = 2)
  Clock Path Delay:     5.831ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl2 to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.875   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X9Y77.D5       net (fanout=19)       1.746   apps_testpt_7_OBUF
    SLICE_X9Y77.D        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X11Y86.CE      net (fanout=5)        0.977   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X11Y86.CLK     Tceck                 0.229   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_5
    -------------------------------------------------  ---------------------------
    Total                                      3.921ns (1.198ns logic, 2.723ns route)
                                                       (30.6% logic, 69.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.162   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X11Y86.CLK     net (fanout=94)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.314ns logic, 4.517ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ctl2" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_12 (SLICE_X4Y86.A6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.978ns (data path - clock path + uncertainty)
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.454ns (Levels of Logic = 2)
  Clock Path Delay:     9.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl2 to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.843   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X4Y86.A6       net (fanout=19)       0.830   apps_testpt_7_OBUF
    SLICE_X4Y86.CLK      Tah         (-Th)     0.219   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<12>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_12
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.624ns logic, 0.830ns route)
                                                       (42.9% logic, 57.1% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y86.CLK      net (fanout=94)       1.719   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.319ns (1.387ns logic, 7.932ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_13 (SLICE_X4Y86.B6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.974ns (data path - clock path + uncertainty)
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.458ns (Levels of Logic = 2)
  Clock Path Delay:     9.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl2 to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.843   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X4Y86.B6       net (fanout=19)       0.837   apps_testpt_7_OBUF
    SLICE_X4Y86.CLK      Tah         (-Th)     0.222   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<13>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_13
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (0.621ns logic, 0.837ns route)
                                                       (42.6% logic, 57.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y86.CLK      net (fanout=94)       1.719   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.319ns (1.387ns logic, 7.932ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_6 (SLICE_X2Y83.C5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.880ns (data path - clock path + uncertainty)
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.589ns (Levels of Logic = 2)
  Clock Path Delay:     9.356ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl2 to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.843   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X2Y83.C5       net (fanout=19)       0.941   apps_testpt_7_OBUF
    SLICE_X2Y83.CLK      Tah         (-Th)     0.195   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<6>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_6
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.648ns logic, 0.941ns route)
                                                       (40.8% logic, 59.2% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.436   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X2Y83.CLK      net (fanout=94)       1.756   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.356ns (1.387ns logic, 7.969ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_i                       |     20.000ns|      6.000ns|     13.328ns|            0|            0|            0|          927|
| TS_i_appsfpga_io_i_pll_mem_CLK|      6.667ns|      2.500ns|      1.530ns|            0|            0|            0|          927|
| OUT2_BUF                      |             |             |             |             |             |             |             |
|  TS_MC_RD_DATA_SEL            |     26.667ns|      6.119ns|          N/A|            0|            0|          416|            0|
|  TS_MC_RDEN_SEL_MUX           |     26.667ns|      2.945ns|          N/A|            0|            0|          128|            0|
|  TS_MC_PHY_INIT_DATA_SEL_0    |     26.667ns|      5.861ns|          N/A|            0|            0|          300|            0|
|  TS_MC_PHY_INIT_DATA_SEL_90   |     26.667ns|      3.849ns|          N/A|            0|            0|            8|            0|
|  TS_MC_GATE_DLY               |     26.667ns|      4.149ns|          N/A|            0|            0|           65|            0|
|  TS_MC_RDEN_DLY               |     26.667ns|      2.015ns|          N/A|            0|            0|            5|            0|
|  TS_MC_CAL_RDEN_DLY           |     26.667ns|      1.970ns|          N/A|            0|            0|            5|            0|
| TS_i_appsfpga_io_i_PLL_clk_CLK|      5.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| OUT0_BUF                      |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_PLL_clk_CLK|      2.500ns|      1.666ns|          N/A|            0|            0|            0|            0|
| OUT1_BUF                      |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|     13.333ns|      3.999ns|          N/A|            0|            0|            0|            0|
| OUT0_BUF                      |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|      6.667ns|      2.550ns|          N/A|            0|            0|            0|            0|
| OUT1_BUF                      |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| OUT3_BUF                      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_i_flops
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_i_flops                 |     20.000ns|      8.591ns|     73.245ns|            0|          424|         5042|        53661|
| TS_i_appsfpga_io_i_PLL_clk_CLK|      5.000ns|      4.936ns|          N/A|            0|            0|        14485|            0|
| OUT0_BUF_0                    |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_PLL_clk_CLK|      2.500ns|      1.666ns|          N/A|            0|            0|            0|            0|
| OUT1_BUF_0                    |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|     13.333ns|      8.845ns|          N/A|            0|            0|        12391|            0|
| OUT0_BUF_0                    |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|      6.667ns|     24.415ns|          N/A|          424|            0|        26118|            0|
| OUT1_BUF_0                    |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|      6.667ns|      4.897ns|          N/A|            0|            0|          643|            0|
| OUT2_BUF_0                    |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|      5.000ns|      2.685ns|          N/A|            0|            0|           24|            0|
| OUT3_BUF_0                    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_usb
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_usb                     |     20.830ns|     10.000ns|      5.707ns|            0|            0|            0|         5010|
| TS_i_appscore_USB_IO_INST_i_pl|     20.830ns|      1.666ns|          N/A|            0|            0|            1|            0|
| l_usb_CLKOUT0_BUF             |             |             |             |             |             |             |             |
| TS_i_appscore_USB_IO_INST_i_pl|     20.830ns|      5.707ns|          N/A|            0|            0|         5009|            0|
| l_usb_CLKOUT1_BUF             |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_usb
------------+------------+------------+--------------------------------+--------+
            |Max Setup to|Max Hold to |                                | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)               | Phase  |
------------+------------+------------+--------------------------------+--------+
bidir<0>    |  -12.828(R)|   17.650(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<1>    |  -13.189(R)|   17.909(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<2>    |  -13.192(R)|   17.950(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<3>    |  -12.993(R)|   17.570(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<4>    |  -13.162(R)|   18.009(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<5>    |  -13.184(R)|   17.878(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<6>    |  -13.036(R)|   17.859(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<7>    |  -12.819(R)|   17.874(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<8>    |  -13.198(R)|   17.746(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<9>    |  -13.111(R)|   17.666(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<10>   |  -13.426(R)|   18.056(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<11>   |  -12.883(R)|   17.813(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<12>   |  -13.356(R)|   17.874(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<13>   |  -13.207(R)|   17.707(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<14>   |  -13.088(R)|   18.015(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<15>   |  -13.627(R)|   18.137(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
ctl0        |  -10.492(R)|   18.553(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
ctl1        |  -10.328(R)|   18.304(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
ctl2        |  -10.808(R)|   18.582(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
------------+------------+------------+--------------------------------+--------+

Clock clk_i to Pad
-------------+------------+-------------------+--------+
             | clk (edge) |                   | Clock  |
Destination  |   to PAD   |Internal Clock(s)  | Phase  |
-------------+------------+-------------------+--------+
dclk_ap_o    |   11.266(R)|i_appsfpga_io/clk2x|   0.000|
dclk_bp_o    |   11.161(R)|i_appsfpga_io/clk2x|   0.000|
dclk_cp_o    |   11.179(R)|i_appsfpga_io/clk2x|   0.000|
dclk_dp_o    |   11.117(R)|i_appsfpga_io/clk2x|   0.000|
ddr2_ck_n<0> |   10.799(R)|mem_clk2x          |   0.000|
             |   10.799(F)|mem_clk2x          |   3.333|
ddr2_ck_n<1> |   10.803(R)|mem_clk2x          |   0.000|
             |   10.803(F)|mem_clk2x          |   3.333|
dout_ap_o<0> |   11.201(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<1> |   11.208(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<2> |   11.202(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<3> |   11.193(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<4> |   11.214(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<5> |   11.204(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<6> |   11.228(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<7> |   11.226(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<8> |   11.233(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<9> |   11.218(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<10>|   11.228(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<11>|   11.219(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<12>|   11.220(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<13>|   11.203(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<14>|   11.209(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<15>|   11.198(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<0> |   11.153(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<1> |   11.159(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<2> |   11.144(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<3> |   11.157(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<4> |   11.156(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<5> |   11.190(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<6> |   11.166(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<7> |   11.173(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<8> |   11.146(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<9> |   11.133(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<10>|   11.198(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<11>|   11.148(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<12>|   11.170(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<13>|   11.155(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<14>|   11.178(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<15>|   11.164(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<0> |   11.140(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<1> |   11.148(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<2> |   11.149(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<3> |   11.149(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<4> |   11.184(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<5> |   11.158(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<6> |   11.186(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<7> |   11.161(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<8> |   11.176(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<9> |   11.195(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<10>|   11.177(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<11>|   11.176(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<12>|   11.191(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<13>|   11.183(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<14>|   11.212(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<15>|   11.213(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<0> |   11.089(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<1> |   11.103(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<2> |   11.097(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<3> |   11.116(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<4> |   11.117(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<5> |   11.125(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<6> |   11.113(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<7> |   11.110(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<8> |   11.126(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<9> |   11.125(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<10>|   11.130(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<11>|   11.128(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<12>|   11.136(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<13>|   11.155(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<14>|   11.161(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<15>|   11.143(R)|i_appsfpga_io/clk2x|   0.000|
dvalid_ap_o  |   11.235(R)|i_appsfpga_io/clk2x|   0.000|
dvalid_bp_o  |   11.141(R)|i_appsfpga_io/clk2x|   0.000|
dvalid_cp_o  |   11.154(R)|i_appsfpga_io/clk2x|   0.000|
dvalid_dp_o  |   11.116(R)|i_appsfpga_io/clk2x|   0.000|
-------------+------------+-------------------+--------+

Clock clk_usb to Pad
------------+------------+--------------------------------+--------+
            | clk (edge) |                                | Clock  |
Destination |   to PAD   |Internal Clock(s)               | Phase  |
------------+------------+--------------------------------+--------+
bidir<0>    |   27.209(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<1>    |   27.390(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<2>    |   27.375(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<3>    |   27.382(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<4>    |   27.343(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<5>    |   27.318(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<6>    |   27.203(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<7>    |   27.459(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<8>    |   26.927(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<9>    |   27.210(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<10>   |   27.133(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<11>   |   27.057(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<12>   |   26.921(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<13>   |   27.722(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<14>   |   27.404(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<15>   |   27.209(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
------------+------------+--------------------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    8.591|    1.856|    3.983|    3.766|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_usb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_usb        |    5.707|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk_i          |clk_r_o        |    8.951|
ctl1           |bidir<0>       |    5.559|
ctl1           |bidir<1>       |    5.521|
ctl1           |bidir<2>       |    5.675|
ctl1           |bidir<3>       |    5.621|
ctl1           |bidir<4>       |    5.681|
ctl1           |bidir<5>       |    5.514|
ctl1           |bidir<6>       |    5.562|
ctl1           |bidir<7>       |    5.578|
ctl1           |bidir<8>       |    5.534|
ctl1           |bidir<9>       |    5.605|
ctl1           |bidir<10>      |    5.268|
ctl1           |bidir<11>      |    5.532|
ctl1           |bidir<12>      |    5.532|
ctl1           |bidir<13>      |    5.567|
ctl1           |bidir<14>      |    5.533|
ctl1           |bidir<15>      |    5.255|
---------------+---------------+---------+

COMP "dclk_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dclk_dp_o                                      |       11.117|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dclk_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dclk_cp_o                                      |       11.179|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dclk_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dclk_bp_o                                      |       11.161|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dclk_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dclk_ap_o                                      |       11.266|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dvalid_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dvalid_dp_o                                    |       11.116|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dvalid_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dvalid_cp_o                                    |       11.154|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dvalid_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dvalid_bp_o                                    |       11.141|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dvalid_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dvalid_ap_o                                    |       11.235|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<15>                                  |       11.143|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<15>                                  |       11.213|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<15>                                  |       11.164|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<15>                                  |       11.198|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<14>                                  |       11.161|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<14>                                  |       11.212|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<14>                                  |       11.178|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<14>                                  |       11.209|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<13>                                  |       11.155|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<13>                                  |       11.183|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<13>                                  |       11.155|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<13>                                  |       11.203|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<12>                                  |       11.136|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<12>                                  |       11.191|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<12>                                  |       11.170|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<12>                                  |       11.220|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<11>                                  |       11.128|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<11>                                  |       11.176|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<11>                                  |       11.148|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<11>                                  |       11.219|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<10>                                  |       11.130|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<10>                                  |       11.177|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<10>                                  |       11.198|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<10>                                  |       11.228|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<9>                                   |       11.125|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<9>                                   |       11.195|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<9>                                   |       11.133|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<9>                                   |       11.218|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<8>                                   |       11.126|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<8>                                   |       11.176|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<8>                                   |       11.146|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<8>                                   |       11.233|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<7>                                   |       11.110|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<7>                                   |       11.161|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<7>                                   |       11.173|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<7>                                   |       11.226|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<6>                                   |       11.113|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<6>                                   |       11.186|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<6>                                   |       11.166|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<6>                                   |       11.228|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<5>                                   |       11.125|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<5>                                   |       11.158|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<5>                                   |       11.190|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<5>                                   |       11.204|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<4>                                   |       11.117|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<4>                                   |       11.184|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<4>                                   |       11.156|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<4>                                   |       11.214|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<3>                                   |       11.116|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<3>                                   |       11.149|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<3>                                   |       11.157|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<3>                                   |       11.193|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<2>                                   |       11.097|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<2>                                   |       11.149|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<2>                                   |       11.144|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<2>                                   |       11.202|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<1>                                   |       11.103|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<1>                                   |       11.148|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<1>                                   |       11.159|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<1>                                   |       11.208|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<0>                                   |       11.089|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<0>                                   |       11.140|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<0>                                   |       11.153|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<0>                                   |       11.201|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<0>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<0>                                       |       27.209|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<10>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<10>                                      |       27.133|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<11>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<11>                                      |       27.057|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<12>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<12>                                      |       26.921|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<13>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<13>                                      |       27.722|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<14>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<14>                                      |       27.404|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<15>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<15>                                      |       27.209|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<1>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<1>                                       |       27.390|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<2>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<2>                                       |       27.375|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<3>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<3>                                       |       27.382|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<4>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<4>                                       |       27.343|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<5>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<5>                                       |       27.318|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<6>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<6>                                       |       27.203|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<7>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<7>                                       |       27.459|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<8>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<8>                                       |       26.927|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<9>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<9>                                       |       27.210|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 424  Score: 1356924  (Setup/Max: 1356924, Hold: 0)

Constraints cover 66475 paths, 38 nets, and 17933 connections

Design statistics:
   Minimum period:  24.415ns{1}   (Maximum frequency:  40.958MHz)
   Maximum path delay from/to any node:   8.951ns
   Maximum net delay:   0.838ns
   Minimum output required time after clock:  27.722ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 13 01:04:09 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 647 MB



