# openlane_rtltogds
vlsi flow in using opensource tool
TOOLS USED: 
   RTL + synthesis: yosys, abc
   STA : opensta
   DFT: Fault
   floorplan placement CTS: openRoad
   logic equivalence check: yosys 
   
