Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Aug 21 12:45:28 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -file mult_timing_synth.rpt
| Design       : mult
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.446        0.000                      0                 5110        0.045        0.000                      0                 5110        2.750        0.000                       0                  1946  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125              0.446        0.000                      0                 5110        0.045        0.000                      0                 5110        2.750        0.000                       0                  1946  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125
  To Clock:  clk125

Setup :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 signed_mult/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            signed_mult/quant/result1_reg/PCIN[0]
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 fall@12.000ns - clk125 fall@4.000ns)
  Data Path Delay:        5.974ns  (logic 5.919ns (99.079%)  route 0.055ns (0.921%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 14.694 - 12.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 6.960 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.275    clk125_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     6.376 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1949, unplaced)      0.584     6.960    signed_mult/quant/result10__1_0
                         DSP48E1                                      r  signed_mult/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    11.166 r  signed_mult/quant/result10__1/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.221    signed_mult/quant/result10__1_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.713    12.934 r  signed_mult/quant/result10__2/PCOUT[0]
                         net (fo=1, unplaced)         0.000    12.934    signed_mult/quant/result10__2_n_153
                         DSP48E1                                      r  signed_mult/quant/result1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)    12.000    12.000 f  
    K17                                               0.000    12.000 f  clk125 (IN)
                         net (fo=0)                   0.000    12.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.404 f  clk125_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.164    clk125_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    14.255 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1949, unplaced)      0.439    14.694    signed_mult/quant/result10__1_0
                         DSP48E1                                      r  signed_mult/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.120    14.815    
                         clock uncertainty           -0.035    14.779    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.379    signed_mult/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                  0.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.073ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clk125_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1949, unplaced)      0.114     0.720    clk125_IBUF_BUFG
                         FDRE                                         r  regs0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.867 r  regs0_reg/Q
                         net (fo=1, unplaced)         0.081     0.948    regs0
                         FDRE                                         r  regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.785    clk125_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.814 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1949, unplaced)      0.259     1.073    clk125_IBUF_BUFG
                         FDRE                                         r  regs1_reg/C
                         clock pessimism             -0.209     0.865    
                         FDRE (Hold_fdre_C_D)         0.038     0.903    regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116                signed_mult/quant/result1_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750                storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750                storage_1_reg_0_15_0_5/RAMA/CLK



