@verdi rc file Version 1.0
[General]
saveDB = TRUE
relativePath = FALSE
saveSingleView = FALSE
saveNWaveWinId = 
VerdiVersion = Verdi_S-2021.09-SP2-9
[KeyNote]
Line1 = Automatic Backup 0
Line2 = Save Open Database Information: Yes
Line3 = Path Option: Absolute Paths
Line4 = Windows Option: All Windows
[OneSearch]
isExisted = TRUE
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
Console = FALSE
powerDumped = 0
[fusa]
fdb_server = 
fdb_proj = 
fdb_campaign = 
fdb_tool = 
[hb]
postSimFile = /home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/81.RV32I_sync_tbman_tests/sim/func_sim/wave.fsdb
syncTime = 0
viewport = 162 19 1028 700 0 0 209 1026
activeNode = "c_tests_tb.CPU.icpu.i_datapath.u_be_logic"
activeScope = "c_tests_tb.CPU.icpu.i_datapath.u_be_logic"
activeFile = "../../../source/myCPU/pipeline/rev03/building_blocks/be_logic.sv"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 0
baMode = False
srcLineNum = True
AutoWrap = True
IdentifyFalseLogic = False
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
powerAwareAnnot = True
safetyAwareAnnot = True
amsAnnot = True
DnDtraceCrossHierOnly = True
leadingZero = False
signalPane = False
SourceVerticalScrollLines = 5
Scope1 = "c_tests_tb.CPU.icpu.i_datapath.u_be_logic"
Scope2 = "c_tests_tb.CPU.icpu.i_datapath"
Scope3 = "c_tests_tb.CPU.icpu"
Scope4 = "c_tests_tb.CPU"
Scope5 = "c_tests_tb"
Scope6 = "tohost_csr"
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.design]
importCmd = "-run.f" "-dbdir" "/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/81.RV32I_sync_tbman_tests/sim/func_sim/simv.daidir" 
invokeDir = /home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/81.RV32I_sync_tbman_tests/sim/func_sim
[hb.sourceTab.1]
scope = c_tests_tb.CPU.icpu.i_datapath.u_be_logic
File = /home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/building_blocks/be_logic.sv
Line = 1
[nMemoryManager]
WaveformFile = /home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/81.RV32I_sync_tbman_tests/sim/func_sim/wave.fsdb
UserActionNum = 0
nMemWindowNum = 0
[wave.0]
viewPort = 0 25 1028 235 163 65
primaryWindow = TRUE
SessionFile = /home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/81.RV32I_sync_tbman_tests/sim/func_sim/verdiLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSyncCursorMarker = FALSE
waveformSyncHorizontalRange = FALSE
waveformSyncVerticalscroll = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
fsaRegMask = TRUE
fsaCoreMask = TRUE
fsaSfsmMask = TRUE
fsaEcrMask = TRUE
