{
    "$schema": "https://raw.githubusercontent.com/martinring/tmlanguage/master/tmlanguage.json",
    "scopeName": "source.verilog.analog.basic",
    "patterns": [
        {
            "include": "#comment"
        },
        {
            "include": "#strings"
        },
        {
            "include": "#numeric"
        },
        {
            "include": "#top_scription"
        }
    ],
    "repository": {
        "comment": {
            "patterns": [
                {
                    "comment": "block comment",
                    "name": "comment.block.verilog.analog.basic",
                    "begin": "/\\*",
                    "end": "\\*/",
                    "patterns": [
                        {
                            "match": "\\b(TODO)\\b",
                            "name": "markup.bold.verilog.analog.basic"
                        }
                    ]
                },
                {
                    "comment": "line comment",
                    "name": "comment.line.verilog.analog.basic",
                    "match": "//(.*)",
                    "captures": {
                        "1": {
                            "patterns": [
                                {
                                    "match": "\\b(TODO)\\b",
                                    "name": "markup.bold.verilog.analog.basic"
                                }
                            ]
                        }
                    }
                }
            ]
        },
        "numeric": {
            "patterns": [
                {
                    "comment": "numeric for scientific or symbol notation",
                    "name": "constant.numeric.verilog.analog.basic",
                    "match": "\\b[+-]?[0-9_]+(\\.[0-9_]+)?([eE][+-]?[0-9_]+|[TGMKkmunpfa])?\\b"
                }
            ]
        },
        "strings": {
            "patterns": [
                {
                    "comment": "double quotes",
                    "name": "string.quoted.double.verilog.analog.basic",
                    "begin": "\\\"", 
                    "end": "\\\"",
		            "patterns": [
                        {
                            "comment": "white space characters",
                            "name": "constant.character.escape.verilog.analog.basic strong.verilog.analog.escape",
                            "match": "\\\\[nt]"
                        },
                        {
                            "comment": "special characters",
                            "name": "constant.character.escape.verilog.analog.special",
                            "match": "\\\\[\"\\\\]"
                        },
                        {
                            "comment": "octal characters for ASCII",
                            "name": "constant.character.escape.verilog.analog.octal",
                            "match": "\\\\(?:[01][0-7]{2}|[0-7]{1,2}(?=[^0-7]))"
                        },
                        {
                            "comment": "common input format specifications",
                            "name": "support.variable.verilog.analog.input.specification",
                            "match": "(?<=\\$[fs]scanf\\([^)]*)\\%[[:digit:]]*(?i)[dobcsmfegr]"
                        },
                        {
                            "comment": "common output format specifications",
                            "name": "support.variable.verilog.analog.output.specification",
                            "match": "(?<=\\$sformat\\([^)]*)\\%(?:(?i)[clm]|[[:digit:]]*[hdobs]|(?:-?[[:digit:]]*\\.[[:digit:]]+)?[fegr])"
                        }
                    ]
                     	
                }
            ]
        },
        "top_scription": {
            "patterns": [
                {
                    "comment": "compiler directives (define)",
                    "match": "^\\s*(`define)\\s*([[:word:]]*)\\b",
                    "captures": {
                        "1": {
                            "name": "keyword.control.verilog.analog.basic"
                        },
                        "2": {
                            "name": "keyword.other.verilog.analog.basic"
                        }
                    }
                },
                {
                    "comment": "compiler directives (others)",
                    "match": "^\\s*(`(?:default\\_(?:discipline|transition)|include|undef))\\b",
                    "name": "keyword.control.verilog.analog.basic"
                },
                {
                    "comment": "(2.8) A simple identifier shall be any sequence of letters, digits, dollar signs ($), and the underscore characters (_).",
                    "begin": "(?:^|[\\s;])(module)(?:\\s+([[:word:]][[:word:]$]*))?",
                    "beginCaptures": {
                        "1": {
                            "name": "keyword.other.verilog.analog.basic"
                        },
                        "2": {
                            "name": "entity.name.function.verilog.analog.basic strong.verilog.analog.basic"
                        }
                    },
                    "end": "endmodule",
                    "endCaptures": {
                        "0": {
                            "name": "keyword.other.verilog.analog.basic"
                        }
                    },
                    "patterns": [
                        {
                            "include": "#comment"
                        },
                        {
                            "include": "#strings"
                        },
                        {
                            "include": "#numeric"
                        },
                        {
                            "include": "#definition"
                        },
                        {
                            "include": "#parameter"
                        },
                        {
                            "include": "#keyword"
                        },
                        {
                            "include": "#port_attribute"
                        },
                        {
                            "include": "#function"
                        },
                        {
                            "include": "#system_function"
                        }
                    ]
                }
            ]
        },
        "parameter": {
            "patterns": [
                {
                    "comment": "parameter block definition",
                    "begin": "\\b(parameter)\\b\\s*(integer|real|string)?",
                    "beginCaptures": {
                        "1": {
                            "name": "keyword.other.verilog.analog.parameter"
                        },
                        "2": {
                            "name": "keyword.other.verilog.analog.parameter"
                        }
                    },
                    "end": ";",
                    "patterns": [
                        {
                            "include": "#parameter_range"
                        },
                        {
                            "include": "#parameter_keyword"
                        },
                        {
                            "include": "#comment"
                        },
                        {
                            "include": "#strings"
                        },
                        {
                            "include": "#numeric"
                        }
                    ]
                }
            ]
        },
        "parameter_range": {
            "patterns": [
                {
                    "comment": "valid range definition",
                    "begin": "(?<=\\b(?:from|exclude)\\s+)([\\[\\(])",
                    "beginCaptures": {
                        "1": {
                            "name": "strong.verilog.analog.parameter.range comment.verilog.analog.parameter.range support.class.verilog.basic"
                        }
                    },
                    "end": "([\\]\\)])",
                    "endCaptures": {
                        "1": {
                            "name": "strong.verilog.analog.parameter.range comment.verilog.analog.parameter.range support.class.verilog.basic"
                        }
                    },
                    "patterns": [
                        {
                            "include": "#comment"
                        },
                        {
                            "include": "#strings"
                        },
                        {
                            "include": "#numeric"
                        },
                        {
                            "include": "#function"
                        },
                        {
                            "include": "#definition"
                        },
                        {
                            "match": "\\b(?:inf)\\b",
                            "name": "keyword.other.verilog.analog.parameter.infinite"
                        }
                    ]
                }
            ]
        },
        "parameter_keyword": {
            "patterns": [
                {
                    "match": "from|exclude",
                    "name": "keyword.control.verilog.analog.parameterex"
                }
            ]
        },
        "definition": {
            "patterns": [
                {
                    "match": "`[[:word:]]*\\b",
                    "name": "keyword.other.verilog.analog.definition strong.verilog.analog.definition"
                }
            ]
        },
        "keyword": {
            "patterns": [
                {
                    "comment": "port declaration",
                    "name": "keyword.other.verilog.analog.port",
                    "match": "\\b(?:inout|input|output)\\b"
                },
                {
                    "comment": "data type declaration",
                    "name": "keyword.other.verilog.analog.datatype",
                    "match": "\\b(?:integer|real|string)\\b"
                },
                {
                    "comment": "analog module",
                    "name": "keyword.other.verilog.analog.building",
                    "match": "\\b(?:analog)\\b"
                },
                {
                    "comment": "if-else",
                    "name": "keyword.control.verilog.analog.basic",
                    "match": "\\b(if|else|for)\\b"
                },
                {
                    "comment": "case",
                    "name": "keyword.control.verilog.analog.basic",
                    "match": "\\b(case[xz]?|endcase)\\b"
                },
                {
                    "comment": "loop",
                    "name": "keyword.control.verilog.analog.basic",
                    "match": "\\b(for|repeat)\\b"
                },
                {
                    "comment": "begin-end",
                    "name": "keyword.control.verilog.analog.basic",
                    "match": "\\b(begin|end)\\b"
                },
                {
                    "name": "keyword.signal.verilog.analog.basic",
                    "match": "\\b(current|electrical|voltage)\\b"
                }
            ]
        },
        "port_attribute": {
            "patterns": [
                {
                    "match": "\\b([IV])\\s*\\(\\s*([[:word:]]*)\\s*(?:\\[[^\\]]*\\])?\\s*\\)",
                    "captures": {
                        "1": {
                            "name": "strong.verilog.analog.port.attribute"
                        },
                        "2": {
                            "name": "variable.verilog.analog.port"
                        }
                    }
                }
            ]
        },
        "function": {
            "patterns": [
                {
                    "begin": "\\b([[:word:]]*)\\s*\\(",
                    "beginCaptures": {
                        "1": {
                            "patterns": [
                                {
                                    "include": "#function_name"
                                },
                                {
                                    "include": "#keyword"
                                }
                            ]
                        }
                    },
                    "end": "\\)",
                    "patterns": [
                        {
                            "include": "#comment"
                        },
                        {
                            "include": "#strings"
                        },
                        {
                            "include": "#numeric"
                        },
                        {
                            "include": "#definition"
                        },
                        {
                            "include": "#function"
                        }
                    ]
                }
            ]
        },
        "function_name": {
            "patterns": [
                {
                    "comment": "analog built in functions",
                    "match": "\\b(ln|log|exp|sqrt|min|max|abs|pow|floor|ceil|a?(?:sin|cos|tan)h?|atan2|hypot)\\b",
                    "name": "entity.name.function.verilog.analog.basic"
                },
                {
                    "comment": "analysis function",
                    "match": "\\b(?:analysis)\\b",
                    "name": "entity.name.function.verilog.analog.basic"
                },
                {
                    "comment": "analog filter functions",
                    "match": "\\b(?:dd[tx]|idt(?:mod)?|absdelay|transition|slew|last_crossing|limexp)\\b",
                    "name": "entity.name.function.verilog.analog.basic"
                },
                {
                    "comment": "analog small signal functions",
                    "match": "\\b(?:ac_stim|(?:flicker|white)_noise|noise_table(?:_log)?)\\b",
                    "name": "entity.name.function.verilog.analog.basic"
                },
                {
                    "comment": "laplace or zi filter functions",
                    "match": "\\b(?:(?:laplace|zi)_[nz][pd])\\b",
                    "name": "entity.name.function.verilog.analog.basic"
                },
                {
                    "comment": "nature access functions",
                    "match": "\\b(?:potential|flow)\\b",
                    "name": "entity.name.function.verilog.analog.basic"
                }
            ]
        },
        "system_function": {
            "patterns": [
                {
                    "comment": "built-in functions",
                    "match": "\\$(abstime|a?random|bound\\_step|discontinuity|display|driver\\_(count|delay|(next\\_)?(state|strength)|type)|error|fatal|finish|info|limit|root|stop|temperature|warning|write)\\b",
                    "name": "support.class.verilog.basic",
                    "captures": {
                        "0": {
                            "name": "support.class.verilog.basic strong.verilog.analog.basic"
                        }
                    }
                },
                {
                    "comment": "flushing output",
                    "match": "\\$(fflush)\\b",
                    "name": "support.class.verilog.basic",
                    "captures": {
                        "0": {
                            "name": "strong.verilog.analog.basic"
                        }
                    }
                },
                {
                    "comment": "formatting data from/to a string",
                    "match": "\\$(s(format|scanf|write))\\b",
                    "name": "support.class.verilog.basic",
                    "captures": {
                        "0": {
                            "name": "strong.verilog.analog.basic"
                        }
                    }
                },
                {
                    "comment": "file system",
                    "match": "\\$(f(open|close|gets))\\b",
                    "name": "support.class.verilog.basic",
                    "captures": {
                        "0": {
                            "name": "strong.verilog.analog.basic"
                        }
                    }
                }
            ]
        }
    }
}