<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CNTHP_TVAL</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CNTHP_TVAL, Counter-timer Hyp Physical Timer TimerValue register</h1><p>The CNTHP_TVAL characteristics are:</p><h2>Purpose</h2>
          <p>Holds the timer value for the Hyp mode physical timer.</p>
        <p>This 
        register
       is part of:</p><ul><li>The Generic Timer registers functional group.</li><li>The Virtualization registers functional group.</li></ul><h2>Configuration</h2><p>AArch32 System register CNTHP_TVAL
                is architecturally mapped to
              AArch64 System register <a href="AArch64-cnthp_tval_el2.html">CNTHP_TVAL_EL2</a>.
          </p>
          <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>CNTHP_TVAL is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CNTHP_TVAL bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#TimerValue">TimerValue</a></td></tr></tbody></table><h4 id="TimerValue">TimerValue, bits [31:0]
                  </h4>
              <p>The TimerValue view of the EL2 physical timer.</p>
            
              <p>On a read of this register:</p>
            
              <ul>
                <li>
                  If <a href="AArch32-cnthp_ctl.html">CNTHP_CTL</a>.ENABLE is 0, the value returned is <span class="arm-defined-word">UNKNOWN</span>.
                </li>
                <li>
                  If <a href="AArch32-cnthp_ctl.html">CNTHP_CTL</a>.ENABLE is 1, the value returned is (<a href="AArch32-cnthp_cval.html">CNTHP_CVAL</a> - <a href="AArch32-cntpct.html">CNTPCT</a>).
                </li>
              </ul>
            
              <p>On a write of this register, <a href="AArch32-cnthp_cval.html">CNTHP_CVAL</a> is set to (<a href="AArch32-cntpct.html">CNTPCT</a> + TimerValue), where TimerValue is treated as a signed 32-bit integer.</p>
            
              <p>When <a href="AArch32-cnthp_ctl.html">CNTHP_CTL</a>.ENABLE is 1, the timer condition is met when (<a href="AArch32-cntpct.html">CNTPCT</a> - <a href="AArch32-cnthp_cval.html">CNTHP_CVAL</a>) is greater than zero. This means that TimerValue acts like a 32-bit downcounter timer. When the timer condition is met:</p>
            
              <ul>
                <li>
                  <a href="AArch32-cnthp_ctl.html">CNTHP_CTL</a>.ISTATUS is set to 1.
                </li>
                <li>
                  If <a href="AArch32-cnthp_ctl.html">CNTHP_CTL</a>.IMASK is 0, an interrupt is generated.
                </li>
              </ul>
            
              <p>When <a href="AArch32-cnthp_ctl.html">CNTHP_CTL</a>.ENABLE is 0, the timer condition is not met, but <a href="AArch32-cntpct.html">CNTPCT</a> continues to count, so the TimerValue view appears to continue to count down.</p>
            <div class="access_mechanisms"><h2>Accessing the CNTHP_TVAL</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 4, 
                &lt;Rt&gt;, c14, c2, 0</td><td>100</td><td>000</td><td>1110</td><td>1111</td><td>0010</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c14, c2, 0</td><td>000</td><td>000</td><td>1110</td><td>1111</td><td>0010</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td>p15, 4, 
                &lt;Rt&gt;, c14, c2, 0</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>
        -
      </td></tr><tr><td>p15, 4, 
                &lt;Rt&gt;, c14, c2, 0</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td>p15, 4, 
                &lt;Rt&gt;, c14, c2, 0</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c14, c2, 0</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td><a href="AArch32-cntp_tval.html">
                              CNTP_TVAL
                              </a></td><td><a href="AArch32-cntp_tval.html">
                              CNTP_TVAL
                              </a></td><td>
        n/a
      </td><td><a href="AArch32-cntp_tval.html">
                              CNTP_TVAL
                              </a></td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c14, c2, 0</td><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td><a href="AArch32-cntp_tval.html">
                              CNTP_TVAL
                              </a></td><td><a href="AArch32-cntp_tval.html">
                              CNTP_TVAL
                              </a></td><td><a href="AArch32-cntp_tval.html">
                              CNTP_TVAL
                              </a></td><td><a href="AArch32-cntp_tval.html">
                              CNTP_TVAL
                              </a></td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c14, c2, 0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td><a href="AArch32-cntp_tval.html">
                              CNTP_TVAL
                              </a></td><td>
        n/a
      </td><td><a href="AArch32-cntp_tval.html">
                              CNTP_TVAL
                              </a></td><td><a href="AArch32-cntp_tval.html">
                              CNTP_TVAL
                              </a></td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c14, c2, 0</td><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td><a href="AArch32-cntp_tval.html">
                              CNTP_TVAL
                              </a></td><td><a href="AArch32-cntp_tval.html">
                              CNTP_TVAL
                              </a></td><td>
        n/a
      </td><td>
        n/a
      </td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c14, c2, 0</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>RW</td><td>
        n/a
      </td><td>
        n/a
      </td><td>
        n/a
      </td></tr></table><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==1
        :
      </p><ul><li><p>If <a href="AArch64-cnthctl_el2.html">CNTHCTL_EL2</a>.EL0PTEN==0, Non-secure accesses to this register from EL0 are trapped to EL2.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
