$date
	Wed Sep 10 20:27:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 3 ! y [2:0] $end
$var reg 8 " d [7:0] $end
$scope module uut $end
$var wire 8 # d [7:0] $end
$var reg 3 $ y [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
b1 #
b1 "
bx !
$end
#10
b1 !
b1 $
b10 "
b10 #
#20
b10 !
b10 $
b100 "
b100 #
#30
b11 !
b11 $
b1000 "
b1000 #
#40
b100 !
b100 $
b10000 "
b10000 #
#50
b101 !
b101 $
b100000 "
b100000 #
#60
b110 !
b110 $
b1000000 "
b1000000 #
#70
b111 !
b111 $
b10000000 "
b10000000 #
#90
