

Implementation tool: Xilinx Vivado v.2013.4
Device target:       xc7z020clg484-1
Report date:         Tue Apr 08 20:33:07 BST 2014

#=== Resource usage ===
SLICE:          747
LUT:           2044
FF:            1340
DSP:             12
BRAM:             0
SRL:             17
#=== Final timing ===
CP required:    10.000
CP achieved:    8.384
Timing met
