#include <sam.h>
#include <stddef.h> // for NULL
#include "Timeout.h"

#ifndef F_CPU
#include "variant.h"
#endif

// 65536*1024 / 48MHz = 1.398101s = 1398101us
#define MAX_TIMEOUT_US ((65536ul * 1024ul) / (F_CPU / 1000000ul))

static void(*timeout_callback)(void) = NULL;

// ISR for TC5 (in global exception vector table)
void TC5_Handler(void)
{
    if (timeout_callback != NULL)
        timeout_callback();

    // clear interrupt flag
    TC5->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
}

static inline void timeout_sync(void)
{
    while (TC5->COUNT16.STATUS.bit.SYNCBUSY);
}

static inline void timeout_enable(void)
{
    TC5->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    timeout_sync();
}

static inline void timeout_disable(void)
{
    TC5->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    timeout_sync();
}

void timeout_init(void)
{
    // disable IRQ and set priority
    NVIC_DisableIRQ(TC5_IRQn);
    NVIC_ClearPendingIRQ(TC5_IRQn);
    NVIC_SetPriority(TC5_IRQn, 0);

    // enable GCLK for TC4/TC5
    GCLK->CLKCTRL.reg = (uint16_t)(GCLK_CLKCTRL_CLKEN | GCLK_CLKCTRL_GEN_GCLK0 | GCLK_CLKCTRL_ID(GCLK_CLKCTRL_ID_TC4_TC5_Val));
    while (GCLK->STATUS.bit.SYNCBUSY);

    // disable and reset
    TC5->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    timeout_sync();
    TC5->COUNT16.CTRLA.reg = TC_CTRLA_SWRST;
    timeout_sync();
    while (TC5->COUNT16.CTRLA.bit.SWRST);

    // setup CTRLA reg
    TC5->COUNT16.CTRLA.reg |=
        TC_CTRLA_MODE(TC_CTRLA_MODE_COUNT16_Val)    |     // 16-bit counter mode
        TC_CTRLA_WAVEGEN(TC_CTRLA_WAVEGEN_MFRQ_Val) |     // match frequency mode
        TC_CTRLA_PRESCALER(TC_CTRLA_PRESCALER_DIV1_Val);  // 1x prescaler
    timeout_sync();

    // default timeout = 1ms
    TC5->COUNT16.CC[0].reg = 48000-1;
    timeout_sync();

    // default oneshot mode on
    TC5->COUNT16.CTRLBSET.reg = TC_CTRLBSET_ONESHOT;

    // enable interrupt for overflow
    // in MFRQ one-shot, overflow is when the count hits TOP, i.e. CC0
    // If not using one-shot, we'd want the MC0 interrupt
    TC5->COUNT16.INTENSET.reg = TC_INTENSET_OVF;

    // enable
    TC5->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    timeout_sync();

    // enable IRQ
    NVIC_EnableIRQ(TC5_IRQn);
}

void timeout_set_us(uint32_t timeout_us)
{
    static const struct {
        uint32_t scale;
        uint32_t prescaler;
    } prescaler_table[8] = {
        { 1 <<  0, TC_CTRLA_PRESCALER_DIV1 },
        { 1 <<  1, TC_CTRLA_PRESCALER_DIV2 },
        { 1 <<  2, TC_CTRLA_PRESCALER_DIV4 },
        { 1 <<  3, TC_CTRLA_PRESCALER_DIV8 },
        { 1 <<  4, TC_CTRLA_PRESCALER_DIV16 },
        { 1 <<  6, TC_CTRLA_PRESCALER_DIV64 },
        { 1 <<  8, TC_CTRLA_PRESCALER_DIV256 },
        { 1 << 10, TC_CTRLA_PRESCALER_DIV1024 },
    };

    uint32_t prescaler, cc;

    if (timeout_us >= MAX_TIMEOUT_US)
    {
        // max pulse width is (65536*1024)/48MHz = 1.398101sec
        // To avoid overflow, hard-cap the max settings here
        prescaler = TC_CTRLA_PRESCALER_DIV1024;
        cc = 0xffff;
    }
    else
    {
        unsigned int i;
        for (i = 0; i < 8; i++)
        {
            cc = (timeout_us * (F_CPU / 1000000)) / prescaler_table[i].scale - 1;
            if (cc < 65536)
                break;
        }
        prescaler = prescaler_table[i].prescaler;
    }

    // stop and disable because the prescaler in CTRLA is enable-protected
    timeout_stop();
    timeout_disable();

    TC5->COUNT16.CTRLA.reg = (TC5->COUNT16.CTRLA.reg & ~TC_CTRLA_PRESCALER_Msk) | prescaler;
    timeout_sync();
    TC5->COUNT16.CC[0].reg = (uint16_t)cc;
    timeout_sync();

    // re-enable
    timeout_enable();
}

void timeout_start(void)
{
    // stop, reset, and retrigger
    timeout_stop();
    TC5->COUNT16.CTRLBSET.reg = TC_CTRLBSET_CMD_RETRIGGER;
}

void timeout_stop(void)
{
    TC5->COUNT16.CTRLBSET.reg = TC_CTRLBSET_CMD_STOP;
    TC5->COUNT16.COUNT.reg = 0;
}

void timeout_set_callback(void(*callback)(void))
{
    timeout_callback = callback;
}
