// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "monte_sim_dev_exp_core_32_16_50_s.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic monte_sim_dev_exp_core_32_16_50_s::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic monte_sim_dev_exp_core_32_16_50_s::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<1> monte_sim_dev_exp_core_32_16_50_s::ap_ST_fsm_pp0_stage0 = "1";
const bool monte_sim_dev_exp_core_32_16_50_s::ap_const_boolean_1 = true;
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool monte_sim_dev_exp_core_32_16_50_s::ap_const_boolean_0 = false;
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_22 = "100010";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_26 = "100110";
const sc_lv<15> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv15_0 = "000000000000000";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_29 = "101001";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_27 = "100111";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_28 = "101000";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_2A = "101010";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_2B = "101011";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_2C = "101100";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_2D = "101101";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_2E = "101110";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_2F = "101111";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_30 = "110000";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_31 = "110001";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_32 = "110010";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_33 = "110011";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_34 = "110100";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_35 = "110101";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_36 = "110110";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_37 = "110111";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_38 = "111000";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_1F = "11111";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_25 = "100101";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_17 = "10111";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_1E = "11110";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_12 = "10010";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_16 = "10110";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_F = "1111";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_11 = "10001";
const sc_lv<1> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv1_0 = "0";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_D = "1101";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_6 = "110";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_C = "1100";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_3 = "11";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_5 = "101";
const sc_lv<5> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv5_F = "1111";
const sc_lv<49> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv49_1E2804E87B33E = "1111000101000000001001110100001111011001100111110";
const sc_lv<2> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv2_0 = "00";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_2 = "10";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_21 = "100001";
const sc_lv<7> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv7_0 = "0000000";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_4F = "1001111";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_61 = "1100001";
const sc_lv<6> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv6_0 = "000000";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_63 = "1100011";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_4 = "100";
const sc_lv<1> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv1_1 = "1";
const sc_lv<46> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv46_3FFFFFFFFFFF = "1111111111111111111111111111111111111111111111";
const sc_lv<46> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv46_0 = "0000000000000000000000000000000000000000000000";
const sc_lv<47> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv47_40 = "1000000";
const sc_lv<42> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv42_40 = "1000000";
const sc_lv<44> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv44_40 = "1000000";
const sc_lv<45> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv45_40 = "1000000";
const sc_lv<4> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv4_0 = "0000";
const sc_lv<39> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv39_40 = "1000000";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_7 = "111";
const sc_lv<32> monte_sim_dev_exp_core_32_16_50_s::ap_const_lv32_7FFFFFFF = "1111111111111111111111111111111";

monte_sim_dev_exp_core_32_16_50_s::monte_sim_dev_exp_core_32_16_50_s(sc_module_name name) : sc_module(name), mVcdFile(0) {
    f_x_msb_4_table_V_U = new monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V("f_x_msb_4_table_V_U");
    f_x_msb_4_table_V_U->clk(ap_clk);
    f_x_msb_4_table_V_U->reset(ap_rst);
    f_x_msb_4_table_V_U->address0(f_x_msb_4_table_V_address0);
    f_x_msb_4_table_V_U->ce0(f_x_msb_4_table_V_ce0);
    f_x_msb_4_table_V_U->q0(f_x_msb_4_table_V_q0);
    f_x_msb_3_table_V_U = new monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V("f_x_msb_3_table_V_U");
    f_x_msb_3_table_V_U->clk(ap_clk);
    f_x_msb_3_table_V_U->reset(ap_rst);
    f_x_msb_3_table_V_U->address0(f_x_msb_3_table_V_address0);
    f_x_msb_3_table_V_U->ce0(f_x_msb_3_table_V_ce0);
    f_x_msb_3_table_V_U->q0(f_x_msb_3_table_V_q0);
    f_x_msb_2_table_V_U = new monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V("f_x_msb_2_table_V_U");
    f_x_msb_2_table_V_U->clk(ap_clk);
    f_x_msb_2_table_V_U->reset(ap_rst);
    f_x_msb_2_table_V_U->address0(f_x_msb_2_table_V_address0);
    f_x_msb_2_table_V_U->ce0(f_x_msb_2_table_V_ce0);
    f_x_msb_2_table_V_U->q0(f_x_msb_2_table_V_q0);
    exp_x_msb_1_table_V_U = new monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V("exp_x_msb_1_table_V_U");
    exp_x_msb_1_table_V_U->clk(ap_clk);
    exp_x_msb_1_table_V_U->reset(ap_rst);
    exp_x_msb_1_table_V_U->address0(exp_x_msb_1_table_V_address0);
    exp_x_msb_1_table_V_U->ce0(exp_x_msb_1_table_V_ce0);
    exp_x_msb_1_table_V_U->q0(exp_x_msb_1_table_V_q0);
    monte_sim_dev_mul_36ns_44ns_80_4_1_U20 = new monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1<1,4,36,44,80>("monte_sim_dev_mul_36ns_44ns_80_4_1_U20");
    monte_sim_dev_mul_36ns_44ns_80_4_1_U20->clk(ap_clk);
    monte_sim_dev_mul_36ns_44ns_80_4_1_U20->reset(ap_rst);
    monte_sim_dev_mul_36ns_44ns_80_4_1_U20->din0(grp_fu_875_p0);
    monte_sim_dev_mul_36ns_44ns_80_4_1_U20->din1(grp_fu_875_p1);
    monte_sim_dev_mul_36ns_44ns_80_4_1_U20->ce(ap_var_for_const0);
    monte_sim_dev_mul_36ns_44ns_80_4_1_U20->dout(grp_fu_875_p2);
    monte_sim_dev_mul_48ns_50ns_98_4_1_U21 = new monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1<1,4,48,50,98>("monte_sim_dev_mul_48ns_50ns_98_4_1_U21");
    monte_sim_dev_mul_48ns_50ns_98_4_1_U21->clk(ap_clk);
    monte_sim_dev_mul_48ns_50ns_98_4_1_U21->reset(ap_rst);
    monte_sim_dev_mul_48ns_50ns_98_4_1_U21->din0(grp_fu_985_p0);
    monte_sim_dev_mul_48ns_50ns_98_4_1_U21->din1(grp_fu_985_p1);
    monte_sim_dev_mul_48ns_50ns_98_4_1_U21->ce(ap_var_for_const0);
    monte_sim_dev_mul_48ns_50ns_98_4_1_U21->dout(grp_fu_985_p2);
    monte_sim_dev_mul_50ns_50ns_100_4_1_U22 = new monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1<1,4,50,50,100>("monte_sim_dev_mul_50ns_50ns_100_4_1_U22");
    monte_sim_dev_mul_50ns_50ns_100_4_1_U22->clk(ap_clk);
    monte_sim_dev_mul_50ns_50ns_100_4_1_U22->reset(ap_rst);
    monte_sim_dev_mul_50ns_50ns_100_4_1_U22->din0(grp_fu_1058_p0);
    monte_sim_dev_mul_50ns_50ns_100_4_1_U22->din1(grp_fu_1058_p1);
    monte_sim_dev_mul_50ns_50ns_100_4_1_U22->ce(ap_var_for_const0);
    monte_sim_dev_mul_50ns_50ns_100_4_1_U22->dout(grp_fu_1058_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln700_fu_1235_p2);
    sensitive << ( trunc_ln703_1_fu_1121_p1 );

    SC_METHOD(thread_add_ln703_33_fu_1143_p2);
    sensitive << ( trunc_ln703_4_fu_1133_p1 );

    SC_METHOD(thread_add_ln703_34_fu_1149_p2);
    sensitive << ( trunc_ln703_3_fu_1129_p1 );

    SC_METHOD(thread_add_ln703_35_fu_1155_p2);
    sensitive << ( trunc_ln703_2_fu_1125_p1 );

    SC_METHOD(thread_add_ln731_1_fu_925_p2);
    sensitive << ( lhs_V_9_fu_895_p1 );
    sensitive << ( zext_ln728_8_fu_909_p1 );

    SC_METHOD(thread_add_ln731_fu_931_p2);
    sensitive << ( zext_ln1192_fu_921_p1 );
    sensitive << ( add_ln731_1_fu_925_p2 );

    SC_METHOD(thread_and_ln1314_fu_684_p2);
    sensitive << ( icmp_ln1314_1_fu_678_p2 );
    sensitive << ( icmp_ln1314_fu_672_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( ap_start );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( ap_start );

    SC_METHOD(thread_ap_block_state10_pp0_stage0_iter9);

    SC_METHOD(thread_ap_block_state11_pp0_stage0_iter10);

    SC_METHOD(thread_ap_block_state12_pp0_stage0_iter11);

    SC_METHOD(thread_ap_block_state13_pp0_stage0_iter12);

    SC_METHOD(thread_ap_block_state14_pp0_stage0_iter13);

    SC_METHOD(thread_ap_block_state15_pp0_stage0_iter14);

    SC_METHOD(thread_ap_block_state16_pp0_stage0_iter15);

    SC_METHOD(thread_ap_block_state1_pp0_stage0_iter0);
    sensitive << ( ap_start );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter4);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter5);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter6);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter7);

    SC_METHOD(thread_ap_block_state9_pp0_stage0_iter8);

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter15 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_reg_pp0_iter0);
    sensitive << ( ap_start );

    SC_METHOD(thread_ap_ext_blocking_n);

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( ap_enable_reg_pp0_iter9 );
    sensitive << ( ap_enable_reg_pp0_iter10 );
    sensitive << ( ap_enable_reg_pp0_iter11 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_enable_reg_pp0_iter13 );
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( ap_enable_reg_pp0_iter15 );

    SC_METHOD(thread_ap_idle_pp0_0to14);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( ap_enable_reg_pp0_iter9 );
    sensitive << ( ap_enable_reg_pp0_iter10 );
    sensitive << ( ap_enable_reg_pp0_iter11 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_enable_reg_pp0_iter13 );
    sensitive << ( ap_enable_reg_pp0_iter14 );

    SC_METHOD(thread_ap_int_blocking_n);

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_ap_reset_idle_pp0);
    sensitive << ( ap_start );
    sensitive << ( ap_idle_pp0_0to14 );

    SC_METHOD(thread_ap_return);
    sensitive << ( ap_enable_reg_pp0_iter15 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( or_ln1513_2_fu_1229_p2 );
    sensitive << ( tmp_47_fu_1241_p4 );

    SC_METHOD(thread_ap_str_blocking_n);

    SC_METHOD(thread_exp_x_msb_1_table_V_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter9 );
    sensitive << ( zext_ln544_4_fu_1007_p1 );

    SC_METHOD(thread_exp_x_msb_1_table_V_ce0);
    sensitive << ( ap_enable_reg_pp0_iter9 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_exp_x_msb_3_4_lsb_m_1_V_fu_964_p3);
    sensitive << ( add_ln731_reg_1350 );

    SC_METHOD(thread_exp_x_msb_4_5_lsb_m_1_m5_s_V_fu_812_p2);
    sensitive << ( p_Result_32_fu_805_p1 );
    sensitive << ( zext_ln703_2_fu_808_p1 );

    SC_METHOD(thread_f_x_msb_2_table_V_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( zext_ln544_3_fu_881_p1 );

    SC_METHOD(thread_f_x_msb_2_table_V_ce0);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_f_x_msb_3_4_lsb_s_V_fu_885_p4);
    sensitive << ( grp_fu_875_p2 );

    SC_METHOD(thread_f_x_msb_3_table_V_address0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln544_2_fu_667_p1 );

    SC_METHOD(thread_f_x_msb_3_table_V_ce0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_f_x_msb_4_table_V_address0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln544_1_fu_606_p1 );

    SC_METHOD(thread_f_x_msb_4_table_V_ce0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_grp_fu_1058_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter11 );
    sensitive << ( grp_fu_1058_p00 );

    SC_METHOD(thread_grp_fu_1058_p00);
    sensitive << ( exp_x_msb_1_V_reg_1397 );

    SC_METHOD(thread_grp_fu_1058_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter11 );
    sensitive << ( grp_fu_1058_p10 );

    SC_METHOD(thread_grp_fu_1058_p10);
    sensitive << ( exp_x_msb_2_3_4_lsb_m_1_V_reg_1392 );

    SC_METHOD(thread_grp_fu_875_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( grp_fu_875_p00 );

    SC_METHOD(thread_grp_fu_875_p00);
    sensitive << ( p_Result_33_fu_851_p4 );

    SC_METHOD(thread_grp_fu_875_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( grp_fu_875_p10 );

    SC_METHOD(thread_grp_fu_875_p10);
    sensitive << ( p_Result_34_fu_859_p4 );

    SC_METHOD(thread_grp_fu_985_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( grp_fu_985_p00 );

    SC_METHOD(thread_grp_fu_985_p00);
    sensitive << ( exp_x_msb_3_4_lsb_m_1_V_fu_964_p3 );

    SC_METHOD(thread_grp_fu_985_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( grp_fu_985_p10 );

    SC_METHOD(thread_grp_fu_985_p10);
    sensitive << ( p_Result_36_fu_971_p3 );

    SC_METHOD(thread_icmp_ln1314_1_fu_678_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_30_fu_284_p3 );

    SC_METHOD(thread_icmp_ln1314_fu_672_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_29_fu_270_p4 );

    SC_METHOD(thread_icmp_ln1513_1_fu_1201_p2);
    sensitive << ( ap_enable_reg_pp0_iter15 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_143_fu_1191_p4 );

    SC_METHOD(thread_icmp_ln1513_2_fu_1223_p2);
    sensitive << ( ap_enable_reg_pp0_iter15 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_144_fu_1213_p4 );

    SC_METHOD(thread_icmp_ln1513_fu_1171_p2);
    sensitive << ( ap_enable_reg_pp0_iter15 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_141_fu_1161_p4 );

    SC_METHOD(thread_lhs_V_10_fu_947_p1);
    sensitive << ( p_Result_35_fu_937_p4 );

    SC_METHOD(thread_lhs_V_11_fu_1012_p1);
    sensitive << ( f_x_msb_2_3_4_lsb_s_V_reg_1382 );

    SC_METHOD(thread_lhs_V_9_fu_895_p1);
    sensitive << ( f_x_msb_3_4_lsb_s_V_fu_885_p4 );

    SC_METHOD(thread_lhs_V_fu_818_p4);
    sensitive << ( tmp_44_reg_1297 );
    sensitive << ( exp_x_msb_4_5_lsb_m_1_m5_s_V_fu_812_p2 );

    SC_METHOD(thread_or_ln1314_10_fu_750_p2);
    sensitive << ( xor_ln1311_13_fu_490_p2 );
    sensitive << ( xor_ln1311_14_fu_504_p2 );

    SC_METHOD(thread_or_ln1314_11_fu_756_p2);
    sensitive << ( or_ln1314_10_fu_750_p2 );
    sensitive << ( xor_ln1311_12_fu_476_p2 );

    SC_METHOD(thread_or_ln1314_12_fu_762_p2);
    sensitive << ( or_ln1314_11_fu_756_p2 );
    sensitive << ( or_ln1314_9_fu_744_p2 );

    SC_METHOD(thread_or_ln1314_13_fu_768_p2);
    sensitive << ( xor_ln1311_15_fu_518_p2 );
    sensitive << ( xor_ln1311_16_fu_532_p2 );

    SC_METHOD(thread_or_ln1314_14_fu_774_p2);
    sensitive << ( xor_ln1311_18_fu_560_p2 );
    sensitive << ( and_ln1314_fu_684_p2 );

    SC_METHOD(thread_or_ln1314_15_fu_780_p2);
    sensitive << ( or_ln1314_14_fu_774_p2 );
    sensitive << ( xor_ln1311_17_fu_546_p2 );

    SC_METHOD(thread_or_ln1314_16_fu_786_p2);
    sensitive << ( or_ln1314_15_fu_780_p2 );
    sensitive << ( or_ln1314_13_fu_768_p2 );

    SC_METHOD(thread_or_ln1314_17_fu_792_p2);
    sensitive << ( or_ln1314_16_fu_786_p2 );
    sensitive << ( or_ln1314_12_fu_762_p2 );

    SC_METHOD(thread_or_ln1314_18_fu_1105_p2);
    sensitive << ( or_ln1314_8_reg_1313_pp0_iter14_reg );
    sensitive << ( or_ln1314_17_reg_1318_pp0_iter14_reg );

    SC_METHOD(thread_or_ln1314_1_fu_696_p2);
    sensitive << ( xor_ln1311_3_fu_350_p2 );
    sensitive << ( xor_ln1311_4_fu_364_p2 );

    SC_METHOD(thread_or_ln1314_2_fu_702_p2);
    sensitive << ( or_ln1314_1_fu_696_p2 );
    sensitive << ( xor_ln1311_2_fu_336_p2 );

    SC_METHOD(thread_or_ln1314_3_fu_708_p2);
    sensitive << ( or_ln1314_2_fu_702_p2 );
    sensitive << ( or_ln1314_fu_690_p2 );

    SC_METHOD(thread_or_ln1314_4_fu_714_p2);
    sensitive << ( xor_ln1311_5_fu_378_p2 );
    sensitive << ( xor_ln1311_6_fu_392_p2 );

    SC_METHOD(thread_or_ln1314_5_fu_720_p2);
    sensitive << ( xor_ln1311_8_fu_420_p2 );
    sensitive << ( xor_ln1311_9_fu_434_p2 );

    SC_METHOD(thread_or_ln1314_6_fu_726_p2);
    sensitive << ( or_ln1314_5_fu_720_p2 );
    sensitive << ( xor_ln1311_7_fu_406_p2 );

    SC_METHOD(thread_or_ln1314_7_fu_732_p2);
    sensitive << ( or_ln1314_6_fu_726_p2 );
    sensitive << ( or_ln1314_4_fu_714_p2 );

    SC_METHOD(thread_or_ln1314_8_fu_738_p2);
    sensitive << ( or_ln1314_7_fu_732_p2 );
    sensitive << ( or_ln1314_3_fu_708_p2 );

    SC_METHOD(thread_or_ln1314_9_fu_744_p2);
    sensitive << ( xor_ln1311_10_fu_448_p2 );
    sensitive << ( xor_ln1311_11_fu_462_p2 );

    SC_METHOD(thread_or_ln1314_fu_690_p2);
    sensitive << ( xor_ln1311_fu_308_p2 );
    sensitive << ( xor_ln1311_1_fu_322_p2 );

    SC_METHOD(thread_or_ln1513_1_fu_1207_p2);
    sensitive << ( icmp_ln1513_1_fu_1201_p2 );
    sensitive << ( or_ln1513_fu_1185_p2 );

    SC_METHOD(thread_or_ln1513_2_fu_1229_p2);
    sensitive << ( icmp_ln1513_2_fu_1223_p2 );
    sensitive << ( or_ln1513_1_fu_1207_p2 );

    SC_METHOD(thread_or_ln1513_fu_1185_p2);
    sensitive << ( icmp_ln1513_fu_1171_p2 );
    sensitive << ( tmp_142_fu_1177_p3 );

    SC_METHOD(thread_p_Result_10_fu_440_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_11_fu_468_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_12_fu_482_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_13_fu_496_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_14_fu_510_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_15_fu_524_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_16_fu_538_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_17_fu_552_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_18_fu_566_p1);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( x_V );

    SC_METHOD(thread_p_Result_1_fu_314_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_29_fu_270_p1);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( x_V );

    SC_METHOD(thread_p_Result_29_fu_270_p4);
    sensitive << ( p_Result_29_fu_270_p1 );

    SC_METHOD(thread_p_Result_2_fu_328_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_30_fu_284_p3);
    sensitive << ( trunc_ln612_fu_280_p1 );

    SC_METHOD(thread_p_Result_31_fu_991_p3);
    sensitive << ( tmp_reg_1264_pp0_iter8_reg );
    sensitive << ( p_Result_18_reg_1270_pp0_iter8_reg );

    SC_METHOD(thread_p_Result_32_fu_805_p1);
    sensitive << ( tmp_s_reg_1292 );

    SC_METHOD(thread_p_Result_33_fu_851_p4);
    sensitive << ( tmp_46_reg_1302_pp0_iter1_reg );
    sensitive << ( tmp_45_reg_1323 );

    SC_METHOD(thread_p_Result_34_fu_859_p4);
    sensitive << ( tmp_V_1_reg_1281_pp0_iter1_reg );
    sensitive << ( f_x_msb_3_V_reg_1329 );

    SC_METHOD(thread_p_Result_35_fu_937_p4);
    sensitive << ( f_x_msb_2_table_V_q0 );

    SC_METHOD(thread_p_Result_36_fu_971_p3);
    sensitive << ( ret_V_10_reg_1355 );
    sensitive << ( trunc_ln612_1_reg_1361 );

    SC_METHOD(thread_p_Result_3_fu_342_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_4_fu_356_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_5_fu_370_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_6_fu_384_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_7_fu_398_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_8_fu_412_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_9_fu_426_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_s_85_fu_454_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Result_s_fu_300_p3);
    sensitive << ( x_l_V_fu_262_p1 );

    SC_METHOD(thread_p_Val2_84_fu_1109_p3);
    sensitive << ( or_ln1314_18_fu_1105_p2 );
    sensitive << ( select_ln1315_fu_1097_p3 );
    sensitive << ( trunc_ln5_fu_1082_p4 );

    SC_METHOD(thread_r_V_48_fu_631_p0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( r_V_48_fu_631_p00 );

    SC_METHOD(thread_r_V_48_fu_631_p00);
    sensitive << ( tmp_V_2_fu_596_p4 );

    SC_METHOD(thread_r_V_48_fu_631_p1);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( r_V_48_fu_631_p10 );

    SC_METHOD(thread_r_V_48_fu_631_p10);
    sensitive << ( x_msb_5_lsb_V_fu_615_p3 );

    SC_METHOD(thread_r_V_48_fu_631_p2);
    sensitive << ( r_V_48_fu_631_p0 );
    sensitive << ( r_V_48_fu_631_p1 );

    SC_METHOD(thread_ret_V_10_fu_954_p2);
    sensitive << ( lhs_V_10_fu_947_p1 );
    sensitive << ( rhs_V_8_fu_951_p1 );

    SC_METHOD(thread_ret_V_11_fu_1027_p2);
    sensitive << ( lhs_V_11_fu_1012_p1 );
    sensitive << ( zext_ln728_9_fu_1023_p1 );

    SC_METHOD(thread_ret_V_12_fu_1036_p2);
    sensitive << ( zext_ln703_7_fu_1033_p1 );
    sensitive << ( ret_V_11_fu_1027_p2 );

    SC_METHOD(thread_ret_V_fu_835_p2);
    sensitive << ( zext_ln703_fu_831_p1 );
    sensitive << ( zext_ln728_fu_827_p1 );

    SC_METHOD(thread_rhs_V_8_fu_951_p1);
    sensitive << ( tmp_V_reg_1275_pp0_iter4_reg );

    SC_METHOD(thread_rhs_V_9_fu_1015_p4);
    sensitive << ( ret_V_10_reg_1355_pp0_iter9_reg );
    sensitive << ( trunc_ln612_1_reg_1361_pp0_iter9_reg );

    SC_METHOD(thread_rhs_V_fu_899_p5);
    sensitive << ( tmp_V_1_reg_1281_pp0_iter4_reg );
    sensitive << ( f_x_msb_3_V_reg_1329_pp0_iter4_reg );

    SC_METHOD(thread_select_ln1315_fu_1097_p3);
    sensitive << ( xor_ln1315_fu_1092_p2 );

    SC_METHOD(thread_shl_ln_fu_913_p4);
    sensitive << ( tmp_46_reg_1302_pp0_iter4_reg );
    sensitive << ( tmp_45_reg_1323_pp0_iter4_reg );

    SC_METHOD(thread_tmp_141_fu_1161_p4);
    sensitive << ( y_V_fu_1137_p2 );

    SC_METHOD(thread_tmp_142_fu_1177_p3);
    sensitive << ( add_ln703_35_fu_1155_p2 );

    SC_METHOD(thread_tmp_143_fu_1191_p4);
    sensitive << ( add_ln703_34_fu_1149_p2 );

    SC_METHOD(thread_tmp_144_fu_1213_p4);
    sensitive << ( add_ln703_33_fu_1143_p2 );

    SC_METHOD(thread_tmp_47_fu_1241_p4);
    sensitive << ( add_ln700_fu_1235_p2 );

    SC_METHOD(thread_tmp_V_1_fu_586_p1);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( x_V );

    SC_METHOD(thread_tmp_V_1_fu_586_p4);
    sensitive << ( tmp_V_1_fu_586_p1 );

    SC_METHOD(thread_tmp_V_2_fu_596_p1);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( x_V );

    SC_METHOD(thread_tmp_V_2_fu_596_p4);
    sensitive << ( tmp_V_2_fu_596_p1 );

    SC_METHOD(thread_tmp_V_fu_576_p1);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( x_V );

    SC_METHOD(thread_tmp_fu_292_p1);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( x_V );

    SC_METHOD(thread_tmp_fu_292_p3);
    sensitive << ( tmp_fu_292_p1 );

    SC_METHOD(thread_trunc_ln5_fu_1082_p4);
    sensitive << ( y_l_V_fu_1077_p2 );

    SC_METHOD(thread_trunc_ln612_1_fu_960_p1);
    sensitive << ( f_x_msb_2_table_V_q0 );

    SC_METHOD(thread_trunc_ln612_fu_280_p0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( x_V );

    SC_METHOD(thread_trunc_ln612_fu_280_p1);
    sensitive << ( trunc_ln612_fu_280_p0 );

    SC_METHOD(thread_trunc_ln703_1_fu_1121_p1);
    sensitive << ( p_Val2_84_fu_1109_p3 );

    SC_METHOD(thread_trunc_ln703_2_fu_1125_p1);
    sensitive << ( p_Val2_84_fu_1109_p3 );

    SC_METHOD(thread_trunc_ln703_3_fu_1129_p1);
    sensitive << ( p_Val2_84_fu_1109_p3 );

    SC_METHOD(thread_trunc_ln703_4_fu_1133_p1);
    sensitive << ( p_Val2_84_fu_1109_p3 );

    SC_METHOD(thread_trunc_ln703_fu_266_p0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( x_V );

    SC_METHOD(thread_trunc_ln703_fu_266_p1);
    sensitive << ( trunc_ln703_fu_266_p0 );

    SC_METHOD(thread_trunc_ln708_fu_611_p0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( x_V );

    SC_METHOD(thread_trunc_ln708_fu_611_p1);
    sensitive << ( trunc_ln708_fu_611_p0 );

    SC_METHOD(thread_x_l_V_fu_262_p0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( x_V );

    SC_METHOD(thread_x_l_V_fu_262_p1);
    sensitive << ( x_l_V_fu_262_p0 );

    SC_METHOD(thread_x_msb_4_5_lsb_V_fu_798_p3);
    sensitive << ( trunc_ln703_reg_1259 );

    SC_METHOD(thread_x_msb_5_lsb_V_fu_615_p3);
    sensitive << ( trunc_ln708_fu_611_p1 );

    SC_METHOD(thread_xor_ln1311_10_fu_448_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_10_fu_440_p3 );

    SC_METHOD(thread_xor_ln1311_11_fu_462_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_s_85_fu_454_p3 );

    SC_METHOD(thread_xor_ln1311_12_fu_476_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_11_fu_468_p3 );

    SC_METHOD(thread_xor_ln1311_13_fu_490_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_12_fu_482_p3 );

    SC_METHOD(thread_xor_ln1311_14_fu_504_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_13_fu_496_p3 );

    SC_METHOD(thread_xor_ln1311_15_fu_518_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_14_fu_510_p3 );

    SC_METHOD(thread_xor_ln1311_16_fu_532_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_15_fu_524_p3 );

    SC_METHOD(thread_xor_ln1311_17_fu_546_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_16_fu_538_p3 );

    SC_METHOD(thread_xor_ln1311_18_fu_560_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_17_fu_552_p3 );

    SC_METHOD(thread_xor_ln1311_1_fu_322_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_1_fu_314_p3 );

    SC_METHOD(thread_xor_ln1311_2_fu_336_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_2_fu_328_p3 );

    SC_METHOD(thread_xor_ln1311_3_fu_350_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_3_fu_342_p3 );

    SC_METHOD(thread_xor_ln1311_4_fu_364_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_4_fu_356_p3 );

    SC_METHOD(thread_xor_ln1311_5_fu_378_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_5_fu_370_p3 );

    SC_METHOD(thread_xor_ln1311_6_fu_392_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_6_fu_384_p3 );

    SC_METHOD(thread_xor_ln1311_7_fu_406_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_7_fu_398_p3 );

    SC_METHOD(thread_xor_ln1311_8_fu_420_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_8_fu_412_p3 );

    SC_METHOD(thread_xor_ln1311_9_fu_434_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_9_fu_426_p3 );

    SC_METHOD(thread_xor_ln1311_fu_308_p2);
    sensitive << ( tmp_fu_292_p3 );
    sensitive << ( p_Result_s_fu_300_p3 );

    SC_METHOD(thread_xor_ln1315_fu_1092_p2);
    sensitive << ( tmp_reg_1264_pp0_iter14_reg );

    SC_METHOD(thread_y_V_fu_1137_p2);
    sensitive << ( zext_ln1314_fu_1117_p1 );

    SC_METHOD(thread_y_l_V_fu_1077_p2);
    sensitive << ( exp_x_msb_1_V_reg_1397_pp0_iter14_reg );
    sensitive << ( zext_ln703_8_fu_1074_p1 );

    SC_METHOD(thread_zext_ln1192_fu_921_p1);
    sensitive << ( shl_ln_fu_913_p4 );

    SC_METHOD(thread_zext_ln1314_fu_1117_p1);
    sensitive << ( p_Val2_84_fu_1109_p3 );

    SC_METHOD(thread_zext_ln544_1_fu_606_p1);
    sensitive << ( tmp_V_2_fu_596_p4 );

    SC_METHOD(thread_zext_ln544_2_fu_667_p1);
    sensitive << ( tmp_V_1_fu_586_p4 );

    SC_METHOD(thread_zext_ln544_3_fu_881_p1);
    sensitive << ( tmp_V_reg_1275_pp0_iter3_reg );

    SC_METHOD(thread_zext_ln544_4_fu_1007_p1);
    sensitive << ( p_Result_31_fu_991_p3 );

    SC_METHOD(thread_zext_ln703_2_fu_808_p1);
    sensitive << ( f_x_msb_4_table_V_q0 );

    SC_METHOD(thread_zext_ln703_7_fu_1033_p1);
    sensitive << ( exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter9_reg );

    SC_METHOD(thread_zext_ln703_8_fu_1074_p1);
    sensitive << ( y_lo_s_V_reg_1413 );

    SC_METHOD(thread_zext_ln703_fu_831_p1);
    sensitive << ( x_msb_4_5_lsb_V_fu_798_p3 );

    SC_METHOD(thread_zext_ln728_8_fu_909_p1);
    sensitive << ( rhs_V_fu_899_p5 );

    SC_METHOD(thread_zext_ln728_9_fu_1023_p1);
    sensitive << ( rhs_V_9_fu_1015_p4 );

    SC_METHOD(thread_zext_ln728_fu_827_p1);
    sensitive << ( lhs_V_fu_818_p4 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_reset_idle_pp0 );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "1";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter8 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter9 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter10 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter11 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter12 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter13 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter14 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter15 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "monte_sim_dev_exp_core_32_16_50_s_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, x_V, "(port)x_V");
    sc_trace(mVcdFile, ap_return, "(port)ap_return");
    sc_trace(mVcdFile, ap_ext_blocking_n, "(port)ap_ext_blocking_n");
    sc_trace(mVcdFile, ap_str_blocking_n, "(port)ap_str_blocking_n");
    sc_trace(mVcdFile, ap_int_blocking_n, "(port)ap_int_blocking_n");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter6, "ap_enable_reg_pp0_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter7, "ap_enable_reg_pp0_iter7");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter8, "ap_enable_reg_pp0_iter8");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter9, "ap_enable_reg_pp0_iter9");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter10, "ap_enable_reg_pp0_iter10");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter11, "ap_enable_reg_pp0_iter11");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter12, "ap_enable_reg_pp0_iter12");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter13, "ap_enable_reg_pp0_iter13");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter14, "ap_enable_reg_pp0_iter14");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter15, "ap_enable_reg_pp0_iter15");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_block_state1_pp0_stage0_iter0, "ap_block_state1_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter1, "ap_block_state2_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter2, "ap_block_state3_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter3, "ap_block_state4_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter4, "ap_block_state5_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter5, "ap_block_state6_pp0_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter6, "ap_block_state7_pp0_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter7, "ap_block_state8_pp0_stage0_iter7");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage0_iter8, "ap_block_state9_pp0_stage0_iter8");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage0_iter9, "ap_block_state10_pp0_stage0_iter9");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage0_iter10, "ap_block_state11_pp0_stage0_iter10");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage0_iter11, "ap_block_state12_pp0_stage0_iter11");
    sc_trace(mVcdFile, ap_block_state13_pp0_stage0_iter12, "ap_block_state13_pp0_stage0_iter12");
    sc_trace(mVcdFile, ap_block_state14_pp0_stage0_iter13, "ap_block_state14_pp0_stage0_iter13");
    sc_trace(mVcdFile, ap_block_state15_pp0_stage0_iter14, "ap_block_state15_pp0_stage0_iter14");
    sc_trace(mVcdFile, ap_block_state16_pp0_stage0_iter15, "ap_block_state16_pp0_stage0_iter15");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, f_x_msb_4_table_V_address0, "f_x_msb_4_table_V_address0");
    sc_trace(mVcdFile, f_x_msb_4_table_V_ce0, "f_x_msb_4_table_V_ce0");
    sc_trace(mVcdFile, f_x_msb_4_table_V_q0, "f_x_msb_4_table_V_q0");
    sc_trace(mVcdFile, f_x_msb_3_table_V_address0, "f_x_msb_3_table_V_address0");
    sc_trace(mVcdFile, f_x_msb_3_table_V_ce0, "f_x_msb_3_table_V_ce0");
    sc_trace(mVcdFile, f_x_msb_3_table_V_q0, "f_x_msb_3_table_V_q0");
    sc_trace(mVcdFile, f_x_msb_2_table_V_address0, "f_x_msb_2_table_V_address0");
    sc_trace(mVcdFile, f_x_msb_2_table_V_ce0, "f_x_msb_2_table_V_ce0");
    sc_trace(mVcdFile, f_x_msb_2_table_V_q0, "f_x_msb_2_table_V_q0");
    sc_trace(mVcdFile, exp_x_msb_1_table_V_address0, "exp_x_msb_1_table_V_address0");
    sc_trace(mVcdFile, exp_x_msb_1_table_V_ce0, "exp_x_msb_1_table_V_ce0");
    sc_trace(mVcdFile, exp_x_msb_1_table_V_q0, "exp_x_msb_1_table_V_q0");
    sc_trace(mVcdFile, trunc_ln703_fu_266_p1, "trunc_ln703_fu_266_p1");
    sc_trace(mVcdFile, trunc_ln703_reg_1259, "trunc_ln703_reg_1259");
    sc_trace(mVcdFile, tmp_fu_292_p3, "tmp_fu_292_p3");
    sc_trace(mVcdFile, tmp_reg_1264, "tmp_reg_1264");
    sc_trace(mVcdFile, tmp_reg_1264_pp0_iter1_reg, "tmp_reg_1264_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_reg_1264_pp0_iter2_reg, "tmp_reg_1264_pp0_iter2_reg");
    sc_trace(mVcdFile, tmp_reg_1264_pp0_iter3_reg, "tmp_reg_1264_pp0_iter3_reg");
    sc_trace(mVcdFile, tmp_reg_1264_pp0_iter4_reg, "tmp_reg_1264_pp0_iter4_reg");
    sc_trace(mVcdFile, tmp_reg_1264_pp0_iter5_reg, "tmp_reg_1264_pp0_iter5_reg");
    sc_trace(mVcdFile, tmp_reg_1264_pp0_iter6_reg, "tmp_reg_1264_pp0_iter6_reg");
    sc_trace(mVcdFile, tmp_reg_1264_pp0_iter7_reg, "tmp_reg_1264_pp0_iter7_reg");
    sc_trace(mVcdFile, tmp_reg_1264_pp0_iter8_reg, "tmp_reg_1264_pp0_iter8_reg");
    sc_trace(mVcdFile, tmp_reg_1264_pp0_iter9_reg, "tmp_reg_1264_pp0_iter9_reg");
    sc_trace(mVcdFile, tmp_reg_1264_pp0_iter10_reg, "tmp_reg_1264_pp0_iter10_reg");
    sc_trace(mVcdFile, tmp_reg_1264_pp0_iter11_reg, "tmp_reg_1264_pp0_iter11_reg");
    sc_trace(mVcdFile, tmp_reg_1264_pp0_iter12_reg, "tmp_reg_1264_pp0_iter12_reg");
    sc_trace(mVcdFile, tmp_reg_1264_pp0_iter13_reg, "tmp_reg_1264_pp0_iter13_reg");
    sc_trace(mVcdFile, tmp_reg_1264_pp0_iter14_reg, "tmp_reg_1264_pp0_iter14_reg");
    sc_trace(mVcdFile, p_Result_18_reg_1270, "p_Result_18_reg_1270");
    sc_trace(mVcdFile, p_Result_18_reg_1270_pp0_iter1_reg, "p_Result_18_reg_1270_pp0_iter1_reg");
    sc_trace(mVcdFile, p_Result_18_reg_1270_pp0_iter2_reg, "p_Result_18_reg_1270_pp0_iter2_reg");
    sc_trace(mVcdFile, p_Result_18_reg_1270_pp0_iter3_reg, "p_Result_18_reg_1270_pp0_iter3_reg");
    sc_trace(mVcdFile, p_Result_18_reg_1270_pp0_iter4_reg, "p_Result_18_reg_1270_pp0_iter4_reg");
    sc_trace(mVcdFile, p_Result_18_reg_1270_pp0_iter5_reg, "p_Result_18_reg_1270_pp0_iter5_reg");
    sc_trace(mVcdFile, p_Result_18_reg_1270_pp0_iter6_reg, "p_Result_18_reg_1270_pp0_iter6_reg");
    sc_trace(mVcdFile, p_Result_18_reg_1270_pp0_iter7_reg, "p_Result_18_reg_1270_pp0_iter7_reg");
    sc_trace(mVcdFile, p_Result_18_reg_1270_pp0_iter8_reg, "p_Result_18_reg_1270_pp0_iter8_reg");
    sc_trace(mVcdFile, tmp_V_reg_1275, "tmp_V_reg_1275");
    sc_trace(mVcdFile, tmp_V_reg_1275_pp0_iter1_reg, "tmp_V_reg_1275_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_V_reg_1275_pp0_iter2_reg, "tmp_V_reg_1275_pp0_iter2_reg");
    sc_trace(mVcdFile, tmp_V_reg_1275_pp0_iter3_reg, "tmp_V_reg_1275_pp0_iter3_reg");
    sc_trace(mVcdFile, tmp_V_reg_1275_pp0_iter4_reg, "tmp_V_reg_1275_pp0_iter4_reg");
    sc_trace(mVcdFile, tmp_V_1_fu_586_p4, "tmp_V_1_fu_586_p4");
    sc_trace(mVcdFile, tmp_V_1_reg_1281, "tmp_V_1_reg_1281");
    sc_trace(mVcdFile, tmp_V_1_reg_1281_pp0_iter1_reg, "tmp_V_1_reg_1281_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_V_1_reg_1281_pp0_iter2_reg, "tmp_V_1_reg_1281_pp0_iter2_reg");
    sc_trace(mVcdFile, tmp_V_1_reg_1281_pp0_iter3_reg, "tmp_V_1_reg_1281_pp0_iter3_reg");
    sc_trace(mVcdFile, tmp_V_1_reg_1281_pp0_iter4_reg, "tmp_V_1_reg_1281_pp0_iter4_reg");
    sc_trace(mVcdFile, tmp_s_reg_1292, "tmp_s_reg_1292");
    sc_trace(mVcdFile, tmp_44_reg_1297, "tmp_44_reg_1297");
    sc_trace(mVcdFile, tmp_46_reg_1302, "tmp_46_reg_1302");
    sc_trace(mVcdFile, tmp_46_reg_1302_pp0_iter1_reg, "tmp_46_reg_1302_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_46_reg_1302_pp0_iter2_reg, "tmp_46_reg_1302_pp0_iter2_reg");
    sc_trace(mVcdFile, tmp_46_reg_1302_pp0_iter3_reg, "tmp_46_reg_1302_pp0_iter3_reg");
    sc_trace(mVcdFile, tmp_46_reg_1302_pp0_iter4_reg, "tmp_46_reg_1302_pp0_iter4_reg");
    sc_trace(mVcdFile, or_ln1314_8_fu_738_p2, "or_ln1314_8_fu_738_p2");
    sc_trace(mVcdFile, or_ln1314_8_reg_1313, "or_ln1314_8_reg_1313");
    sc_trace(mVcdFile, or_ln1314_8_reg_1313_pp0_iter1_reg, "or_ln1314_8_reg_1313_pp0_iter1_reg");
    sc_trace(mVcdFile, or_ln1314_8_reg_1313_pp0_iter2_reg, "or_ln1314_8_reg_1313_pp0_iter2_reg");
    sc_trace(mVcdFile, or_ln1314_8_reg_1313_pp0_iter3_reg, "or_ln1314_8_reg_1313_pp0_iter3_reg");
    sc_trace(mVcdFile, or_ln1314_8_reg_1313_pp0_iter4_reg, "or_ln1314_8_reg_1313_pp0_iter4_reg");
    sc_trace(mVcdFile, or_ln1314_8_reg_1313_pp0_iter5_reg, "or_ln1314_8_reg_1313_pp0_iter5_reg");
    sc_trace(mVcdFile, or_ln1314_8_reg_1313_pp0_iter6_reg, "or_ln1314_8_reg_1313_pp0_iter6_reg");
    sc_trace(mVcdFile, or_ln1314_8_reg_1313_pp0_iter7_reg, "or_ln1314_8_reg_1313_pp0_iter7_reg");
    sc_trace(mVcdFile, or_ln1314_8_reg_1313_pp0_iter8_reg, "or_ln1314_8_reg_1313_pp0_iter8_reg");
    sc_trace(mVcdFile, or_ln1314_8_reg_1313_pp0_iter9_reg, "or_ln1314_8_reg_1313_pp0_iter9_reg");
    sc_trace(mVcdFile, or_ln1314_8_reg_1313_pp0_iter10_reg, "or_ln1314_8_reg_1313_pp0_iter10_reg");
    sc_trace(mVcdFile, or_ln1314_8_reg_1313_pp0_iter11_reg, "or_ln1314_8_reg_1313_pp0_iter11_reg");
    sc_trace(mVcdFile, or_ln1314_8_reg_1313_pp0_iter12_reg, "or_ln1314_8_reg_1313_pp0_iter12_reg");
    sc_trace(mVcdFile, or_ln1314_8_reg_1313_pp0_iter13_reg, "or_ln1314_8_reg_1313_pp0_iter13_reg");
    sc_trace(mVcdFile, or_ln1314_8_reg_1313_pp0_iter14_reg, "or_ln1314_8_reg_1313_pp0_iter14_reg");
    sc_trace(mVcdFile, or_ln1314_17_fu_792_p2, "or_ln1314_17_fu_792_p2");
    sc_trace(mVcdFile, or_ln1314_17_reg_1318, "or_ln1314_17_reg_1318");
    sc_trace(mVcdFile, or_ln1314_17_reg_1318_pp0_iter1_reg, "or_ln1314_17_reg_1318_pp0_iter1_reg");
    sc_trace(mVcdFile, or_ln1314_17_reg_1318_pp0_iter2_reg, "or_ln1314_17_reg_1318_pp0_iter2_reg");
    sc_trace(mVcdFile, or_ln1314_17_reg_1318_pp0_iter3_reg, "or_ln1314_17_reg_1318_pp0_iter3_reg");
    sc_trace(mVcdFile, or_ln1314_17_reg_1318_pp0_iter4_reg, "or_ln1314_17_reg_1318_pp0_iter4_reg");
    sc_trace(mVcdFile, or_ln1314_17_reg_1318_pp0_iter5_reg, "or_ln1314_17_reg_1318_pp0_iter5_reg");
    sc_trace(mVcdFile, or_ln1314_17_reg_1318_pp0_iter6_reg, "or_ln1314_17_reg_1318_pp0_iter6_reg");
    sc_trace(mVcdFile, or_ln1314_17_reg_1318_pp0_iter7_reg, "or_ln1314_17_reg_1318_pp0_iter7_reg");
    sc_trace(mVcdFile, or_ln1314_17_reg_1318_pp0_iter8_reg, "or_ln1314_17_reg_1318_pp0_iter8_reg");
    sc_trace(mVcdFile, or_ln1314_17_reg_1318_pp0_iter9_reg, "or_ln1314_17_reg_1318_pp0_iter9_reg");
    sc_trace(mVcdFile, or_ln1314_17_reg_1318_pp0_iter10_reg, "or_ln1314_17_reg_1318_pp0_iter10_reg");
    sc_trace(mVcdFile, or_ln1314_17_reg_1318_pp0_iter11_reg, "or_ln1314_17_reg_1318_pp0_iter11_reg");
    sc_trace(mVcdFile, or_ln1314_17_reg_1318_pp0_iter12_reg, "or_ln1314_17_reg_1318_pp0_iter12_reg");
    sc_trace(mVcdFile, or_ln1314_17_reg_1318_pp0_iter13_reg, "or_ln1314_17_reg_1318_pp0_iter13_reg");
    sc_trace(mVcdFile, or_ln1314_17_reg_1318_pp0_iter14_reg, "or_ln1314_17_reg_1318_pp0_iter14_reg");
    sc_trace(mVcdFile, tmp_45_reg_1323, "tmp_45_reg_1323");
    sc_trace(mVcdFile, tmp_45_reg_1323_pp0_iter2_reg, "tmp_45_reg_1323_pp0_iter2_reg");
    sc_trace(mVcdFile, tmp_45_reg_1323_pp0_iter3_reg, "tmp_45_reg_1323_pp0_iter3_reg");
    sc_trace(mVcdFile, tmp_45_reg_1323_pp0_iter4_reg, "tmp_45_reg_1323_pp0_iter4_reg");
    sc_trace(mVcdFile, f_x_msb_3_V_reg_1329, "f_x_msb_3_V_reg_1329");
    sc_trace(mVcdFile, f_x_msb_3_V_reg_1329_pp0_iter2_reg, "f_x_msb_3_V_reg_1329_pp0_iter2_reg");
    sc_trace(mVcdFile, f_x_msb_3_V_reg_1329_pp0_iter3_reg, "f_x_msb_3_V_reg_1329_pp0_iter3_reg");
    sc_trace(mVcdFile, f_x_msb_3_V_reg_1329_pp0_iter4_reg, "f_x_msb_3_V_reg_1329_pp0_iter4_reg");
    sc_trace(mVcdFile, add_ln731_fu_931_p2, "add_ln731_fu_931_p2");
    sc_trace(mVcdFile, add_ln731_reg_1350, "add_ln731_reg_1350");
    sc_trace(mVcdFile, ret_V_10_fu_954_p2, "ret_V_10_fu_954_p2");
    sc_trace(mVcdFile, ret_V_10_reg_1355, "ret_V_10_reg_1355");
    sc_trace(mVcdFile, ret_V_10_reg_1355_pp0_iter6_reg, "ret_V_10_reg_1355_pp0_iter6_reg");
    sc_trace(mVcdFile, ret_V_10_reg_1355_pp0_iter7_reg, "ret_V_10_reg_1355_pp0_iter7_reg");
    sc_trace(mVcdFile, ret_V_10_reg_1355_pp0_iter8_reg, "ret_V_10_reg_1355_pp0_iter8_reg");
    sc_trace(mVcdFile, ret_V_10_reg_1355_pp0_iter9_reg, "ret_V_10_reg_1355_pp0_iter9_reg");
    sc_trace(mVcdFile, trunc_ln612_1_fu_960_p1, "trunc_ln612_1_fu_960_p1");
    sc_trace(mVcdFile, trunc_ln612_1_reg_1361, "trunc_ln612_1_reg_1361");
    sc_trace(mVcdFile, trunc_ln612_1_reg_1361_pp0_iter6_reg, "trunc_ln612_1_reg_1361_pp0_iter6_reg");
    sc_trace(mVcdFile, trunc_ln612_1_reg_1361_pp0_iter7_reg, "trunc_ln612_1_reg_1361_pp0_iter7_reg");
    sc_trace(mVcdFile, trunc_ln612_1_reg_1361_pp0_iter8_reg, "trunc_ln612_1_reg_1361_pp0_iter8_reg");
    sc_trace(mVcdFile, trunc_ln612_1_reg_1361_pp0_iter9_reg, "trunc_ln612_1_reg_1361_pp0_iter9_reg");
    sc_trace(mVcdFile, exp_x_msb_3_4_lsb_m_1_V_fu_964_p3, "exp_x_msb_3_4_lsb_m_1_V_fu_964_p3");
    sc_trace(mVcdFile, exp_x_msb_3_4_lsb_m_1_V_reg_1367, "exp_x_msb_3_4_lsb_m_1_V_reg_1367");
    sc_trace(mVcdFile, exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter7_reg, "exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter7_reg");
    sc_trace(mVcdFile, exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter8_reg, "exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter8_reg");
    sc_trace(mVcdFile, exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter9_reg, "exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter9_reg");
    sc_trace(mVcdFile, f_x_msb_2_3_4_lsb_s_V_reg_1382, "f_x_msb_2_3_4_lsb_s_V_reg_1382");
    sc_trace(mVcdFile, exp_x_msb_2_3_4_lsb_m_1_V_reg_1392, "exp_x_msb_2_3_4_lsb_m_1_V_reg_1392");
    sc_trace(mVcdFile, exp_x_msb_1_V_reg_1397, "exp_x_msb_1_V_reg_1397");
    sc_trace(mVcdFile, exp_x_msb_1_V_reg_1397_pp0_iter11_reg, "exp_x_msb_1_V_reg_1397_pp0_iter11_reg");
    sc_trace(mVcdFile, exp_x_msb_1_V_reg_1397_pp0_iter12_reg, "exp_x_msb_1_V_reg_1397_pp0_iter12_reg");
    sc_trace(mVcdFile, exp_x_msb_1_V_reg_1397_pp0_iter13_reg, "exp_x_msb_1_V_reg_1397_pp0_iter13_reg");
    sc_trace(mVcdFile, exp_x_msb_1_V_reg_1397_pp0_iter14_reg, "exp_x_msb_1_V_reg_1397_pp0_iter14_reg");
    sc_trace(mVcdFile, y_lo_s_V_reg_1413, "y_lo_s_V_reg_1413");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, zext_ln544_1_fu_606_p1, "zext_ln544_1_fu_606_p1");
    sc_trace(mVcdFile, zext_ln544_2_fu_667_p1, "zext_ln544_2_fu_667_p1");
    sc_trace(mVcdFile, zext_ln544_3_fu_881_p1, "zext_ln544_3_fu_881_p1");
    sc_trace(mVcdFile, zext_ln544_4_fu_1007_p1, "zext_ln544_4_fu_1007_p1");
    sc_trace(mVcdFile, x_l_V_fu_262_p0, "x_l_V_fu_262_p0");
    sc_trace(mVcdFile, trunc_ln703_fu_266_p0, "trunc_ln703_fu_266_p0");
    sc_trace(mVcdFile, p_Result_29_fu_270_p1, "p_Result_29_fu_270_p1");
    sc_trace(mVcdFile, trunc_ln612_fu_280_p0, "trunc_ln612_fu_280_p0");
    sc_trace(mVcdFile, trunc_ln612_fu_280_p1, "trunc_ln612_fu_280_p1");
    sc_trace(mVcdFile, tmp_fu_292_p1, "tmp_fu_292_p1");
    sc_trace(mVcdFile, x_l_V_fu_262_p1, "x_l_V_fu_262_p1");
    sc_trace(mVcdFile, p_Result_s_fu_300_p3, "p_Result_s_fu_300_p3");
    sc_trace(mVcdFile, p_Result_1_fu_314_p3, "p_Result_1_fu_314_p3");
    sc_trace(mVcdFile, p_Result_2_fu_328_p3, "p_Result_2_fu_328_p3");
    sc_trace(mVcdFile, p_Result_3_fu_342_p3, "p_Result_3_fu_342_p3");
    sc_trace(mVcdFile, p_Result_4_fu_356_p3, "p_Result_4_fu_356_p3");
    sc_trace(mVcdFile, p_Result_5_fu_370_p3, "p_Result_5_fu_370_p3");
    sc_trace(mVcdFile, p_Result_6_fu_384_p3, "p_Result_6_fu_384_p3");
    sc_trace(mVcdFile, p_Result_7_fu_398_p3, "p_Result_7_fu_398_p3");
    sc_trace(mVcdFile, p_Result_8_fu_412_p3, "p_Result_8_fu_412_p3");
    sc_trace(mVcdFile, p_Result_9_fu_426_p3, "p_Result_9_fu_426_p3");
    sc_trace(mVcdFile, p_Result_10_fu_440_p3, "p_Result_10_fu_440_p3");
    sc_trace(mVcdFile, p_Result_s_85_fu_454_p3, "p_Result_s_85_fu_454_p3");
    sc_trace(mVcdFile, p_Result_11_fu_468_p3, "p_Result_11_fu_468_p3");
    sc_trace(mVcdFile, p_Result_12_fu_482_p3, "p_Result_12_fu_482_p3");
    sc_trace(mVcdFile, p_Result_13_fu_496_p3, "p_Result_13_fu_496_p3");
    sc_trace(mVcdFile, p_Result_14_fu_510_p3, "p_Result_14_fu_510_p3");
    sc_trace(mVcdFile, p_Result_15_fu_524_p3, "p_Result_15_fu_524_p3");
    sc_trace(mVcdFile, p_Result_16_fu_538_p3, "p_Result_16_fu_538_p3");
    sc_trace(mVcdFile, p_Result_17_fu_552_p3, "p_Result_17_fu_552_p3");
    sc_trace(mVcdFile, p_Result_18_fu_566_p1, "p_Result_18_fu_566_p1");
    sc_trace(mVcdFile, tmp_V_fu_576_p1, "tmp_V_fu_576_p1");
    sc_trace(mVcdFile, tmp_V_1_fu_586_p1, "tmp_V_1_fu_586_p1");
    sc_trace(mVcdFile, tmp_V_2_fu_596_p1, "tmp_V_2_fu_596_p1");
    sc_trace(mVcdFile, tmp_V_2_fu_596_p4, "tmp_V_2_fu_596_p4");
    sc_trace(mVcdFile, trunc_ln708_fu_611_p0, "trunc_ln708_fu_611_p0");
    sc_trace(mVcdFile, trunc_ln708_fu_611_p1, "trunc_ln708_fu_611_p1");
    sc_trace(mVcdFile, x_msb_5_lsb_V_fu_615_p3, "x_msb_5_lsb_V_fu_615_p3");
    sc_trace(mVcdFile, r_V_48_fu_631_p0, "r_V_48_fu_631_p0");
    sc_trace(mVcdFile, r_V_48_fu_631_p1, "r_V_48_fu_631_p1");
    sc_trace(mVcdFile, r_V_48_fu_631_p2, "r_V_48_fu_631_p2");
    sc_trace(mVcdFile, p_Result_29_fu_270_p4, "p_Result_29_fu_270_p4");
    sc_trace(mVcdFile, p_Result_30_fu_284_p3, "p_Result_30_fu_284_p3");
    sc_trace(mVcdFile, icmp_ln1314_1_fu_678_p2, "icmp_ln1314_1_fu_678_p2");
    sc_trace(mVcdFile, icmp_ln1314_fu_672_p2, "icmp_ln1314_fu_672_p2");
    sc_trace(mVcdFile, xor_ln1311_fu_308_p2, "xor_ln1311_fu_308_p2");
    sc_trace(mVcdFile, xor_ln1311_1_fu_322_p2, "xor_ln1311_1_fu_322_p2");
    sc_trace(mVcdFile, xor_ln1311_3_fu_350_p2, "xor_ln1311_3_fu_350_p2");
    sc_trace(mVcdFile, xor_ln1311_4_fu_364_p2, "xor_ln1311_4_fu_364_p2");
    sc_trace(mVcdFile, or_ln1314_1_fu_696_p2, "or_ln1314_1_fu_696_p2");
    sc_trace(mVcdFile, xor_ln1311_2_fu_336_p2, "xor_ln1311_2_fu_336_p2");
    sc_trace(mVcdFile, or_ln1314_2_fu_702_p2, "or_ln1314_2_fu_702_p2");
    sc_trace(mVcdFile, or_ln1314_fu_690_p2, "or_ln1314_fu_690_p2");
    sc_trace(mVcdFile, xor_ln1311_5_fu_378_p2, "xor_ln1311_5_fu_378_p2");
    sc_trace(mVcdFile, xor_ln1311_6_fu_392_p2, "xor_ln1311_6_fu_392_p2");
    sc_trace(mVcdFile, xor_ln1311_8_fu_420_p2, "xor_ln1311_8_fu_420_p2");
    sc_trace(mVcdFile, xor_ln1311_9_fu_434_p2, "xor_ln1311_9_fu_434_p2");
    sc_trace(mVcdFile, or_ln1314_5_fu_720_p2, "or_ln1314_5_fu_720_p2");
    sc_trace(mVcdFile, xor_ln1311_7_fu_406_p2, "xor_ln1311_7_fu_406_p2");
    sc_trace(mVcdFile, or_ln1314_6_fu_726_p2, "or_ln1314_6_fu_726_p2");
    sc_trace(mVcdFile, or_ln1314_4_fu_714_p2, "or_ln1314_4_fu_714_p2");
    sc_trace(mVcdFile, or_ln1314_7_fu_732_p2, "or_ln1314_7_fu_732_p2");
    sc_trace(mVcdFile, or_ln1314_3_fu_708_p2, "or_ln1314_3_fu_708_p2");
    sc_trace(mVcdFile, xor_ln1311_10_fu_448_p2, "xor_ln1311_10_fu_448_p2");
    sc_trace(mVcdFile, xor_ln1311_11_fu_462_p2, "xor_ln1311_11_fu_462_p2");
    sc_trace(mVcdFile, xor_ln1311_13_fu_490_p2, "xor_ln1311_13_fu_490_p2");
    sc_trace(mVcdFile, xor_ln1311_14_fu_504_p2, "xor_ln1311_14_fu_504_p2");
    sc_trace(mVcdFile, or_ln1314_10_fu_750_p2, "or_ln1314_10_fu_750_p2");
    sc_trace(mVcdFile, xor_ln1311_12_fu_476_p2, "xor_ln1311_12_fu_476_p2");
    sc_trace(mVcdFile, or_ln1314_11_fu_756_p2, "or_ln1314_11_fu_756_p2");
    sc_trace(mVcdFile, or_ln1314_9_fu_744_p2, "or_ln1314_9_fu_744_p2");
    sc_trace(mVcdFile, xor_ln1311_15_fu_518_p2, "xor_ln1311_15_fu_518_p2");
    sc_trace(mVcdFile, xor_ln1311_16_fu_532_p2, "xor_ln1311_16_fu_532_p2");
    sc_trace(mVcdFile, xor_ln1311_18_fu_560_p2, "xor_ln1311_18_fu_560_p2");
    sc_trace(mVcdFile, and_ln1314_fu_684_p2, "and_ln1314_fu_684_p2");
    sc_trace(mVcdFile, or_ln1314_14_fu_774_p2, "or_ln1314_14_fu_774_p2");
    sc_trace(mVcdFile, xor_ln1311_17_fu_546_p2, "xor_ln1311_17_fu_546_p2");
    sc_trace(mVcdFile, or_ln1314_15_fu_780_p2, "or_ln1314_15_fu_780_p2");
    sc_trace(mVcdFile, or_ln1314_13_fu_768_p2, "or_ln1314_13_fu_768_p2");
    sc_trace(mVcdFile, or_ln1314_16_fu_786_p2, "or_ln1314_16_fu_786_p2");
    sc_trace(mVcdFile, or_ln1314_12_fu_762_p2, "or_ln1314_12_fu_762_p2");
    sc_trace(mVcdFile, p_Result_32_fu_805_p1, "p_Result_32_fu_805_p1");
    sc_trace(mVcdFile, zext_ln703_2_fu_808_p1, "zext_ln703_2_fu_808_p1");
    sc_trace(mVcdFile, exp_x_msb_4_5_lsb_m_1_m5_s_V_fu_812_p2, "exp_x_msb_4_5_lsb_m_1_m5_s_V_fu_812_p2");
    sc_trace(mVcdFile, lhs_V_fu_818_p4, "lhs_V_fu_818_p4");
    sc_trace(mVcdFile, x_msb_4_5_lsb_V_fu_798_p3, "x_msb_4_5_lsb_V_fu_798_p3");
    sc_trace(mVcdFile, zext_ln703_fu_831_p1, "zext_ln703_fu_831_p1");
    sc_trace(mVcdFile, zext_ln728_fu_827_p1, "zext_ln728_fu_827_p1");
    sc_trace(mVcdFile, ret_V_fu_835_p2, "ret_V_fu_835_p2");
    sc_trace(mVcdFile, p_Result_34_fu_859_p4, "p_Result_34_fu_859_p4");
    sc_trace(mVcdFile, p_Result_33_fu_851_p4, "p_Result_33_fu_851_p4");
    sc_trace(mVcdFile, grp_fu_875_p0, "grp_fu_875_p0");
    sc_trace(mVcdFile, grp_fu_875_p1, "grp_fu_875_p1");
    sc_trace(mVcdFile, grp_fu_875_p2, "grp_fu_875_p2");
    sc_trace(mVcdFile, f_x_msb_3_4_lsb_s_V_fu_885_p4, "f_x_msb_3_4_lsb_s_V_fu_885_p4");
    sc_trace(mVcdFile, rhs_V_fu_899_p5, "rhs_V_fu_899_p5");
    sc_trace(mVcdFile, shl_ln_fu_913_p4, "shl_ln_fu_913_p4");
    sc_trace(mVcdFile, lhs_V_9_fu_895_p1, "lhs_V_9_fu_895_p1");
    sc_trace(mVcdFile, zext_ln728_8_fu_909_p1, "zext_ln728_8_fu_909_p1");
    sc_trace(mVcdFile, zext_ln1192_fu_921_p1, "zext_ln1192_fu_921_p1");
    sc_trace(mVcdFile, add_ln731_1_fu_925_p2, "add_ln731_1_fu_925_p2");
    sc_trace(mVcdFile, p_Result_35_fu_937_p4, "p_Result_35_fu_937_p4");
    sc_trace(mVcdFile, lhs_V_10_fu_947_p1, "lhs_V_10_fu_947_p1");
    sc_trace(mVcdFile, rhs_V_8_fu_951_p1, "rhs_V_8_fu_951_p1");
    sc_trace(mVcdFile, p_Result_36_fu_971_p3, "p_Result_36_fu_971_p3");
    sc_trace(mVcdFile, grp_fu_985_p0, "grp_fu_985_p0");
    sc_trace(mVcdFile, grp_fu_985_p1, "grp_fu_985_p1");
    sc_trace(mVcdFile, grp_fu_985_p2, "grp_fu_985_p2");
    sc_trace(mVcdFile, p_Result_31_fu_991_p3, "p_Result_31_fu_991_p3");
    sc_trace(mVcdFile, rhs_V_9_fu_1015_p4, "rhs_V_9_fu_1015_p4");
    sc_trace(mVcdFile, lhs_V_11_fu_1012_p1, "lhs_V_11_fu_1012_p1");
    sc_trace(mVcdFile, zext_ln728_9_fu_1023_p1, "zext_ln728_9_fu_1023_p1");
    sc_trace(mVcdFile, zext_ln703_7_fu_1033_p1, "zext_ln703_7_fu_1033_p1");
    sc_trace(mVcdFile, ret_V_11_fu_1027_p2, "ret_V_11_fu_1027_p2");
    sc_trace(mVcdFile, ret_V_12_fu_1036_p2, "ret_V_12_fu_1036_p2");
    sc_trace(mVcdFile, grp_fu_1058_p0, "grp_fu_1058_p0");
    sc_trace(mVcdFile, grp_fu_1058_p1, "grp_fu_1058_p1");
    sc_trace(mVcdFile, grp_fu_1058_p2, "grp_fu_1058_p2");
    sc_trace(mVcdFile, zext_ln703_8_fu_1074_p1, "zext_ln703_8_fu_1074_p1");
    sc_trace(mVcdFile, y_l_V_fu_1077_p2, "y_l_V_fu_1077_p2");
    sc_trace(mVcdFile, xor_ln1315_fu_1092_p2, "xor_ln1315_fu_1092_p2");
    sc_trace(mVcdFile, or_ln1314_18_fu_1105_p2, "or_ln1314_18_fu_1105_p2");
    sc_trace(mVcdFile, select_ln1315_fu_1097_p3, "select_ln1315_fu_1097_p3");
    sc_trace(mVcdFile, trunc_ln5_fu_1082_p4, "trunc_ln5_fu_1082_p4");
    sc_trace(mVcdFile, p_Val2_84_fu_1109_p3, "p_Val2_84_fu_1109_p3");
    sc_trace(mVcdFile, zext_ln1314_fu_1117_p1, "zext_ln1314_fu_1117_p1");
    sc_trace(mVcdFile, trunc_ln703_4_fu_1133_p1, "trunc_ln703_4_fu_1133_p1");
    sc_trace(mVcdFile, trunc_ln703_3_fu_1129_p1, "trunc_ln703_3_fu_1129_p1");
    sc_trace(mVcdFile, trunc_ln703_2_fu_1125_p1, "trunc_ln703_2_fu_1125_p1");
    sc_trace(mVcdFile, y_V_fu_1137_p2, "y_V_fu_1137_p2");
    sc_trace(mVcdFile, tmp_141_fu_1161_p4, "tmp_141_fu_1161_p4");
    sc_trace(mVcdFile, add_ln703_35_fu_1155_p2, "add_ln703_35_fu_1155_p2");
    sc_trace(mVcdFile, icmp_ln1513_fu_1171_p2, "icmp_ln1513_fu_1171_p2");
    sc_trace(mVcdFile, tmp_142_fu_1177_p3, "tmp_142_fu_1177_p3");
    sc_trace(mVcdFile, add_ln703_34_fu_1149_p2, "add_ln703_34_fu_1149_p2");
    sc_trace(mVcdFile, tmp_143_fu_1191_p4, "tmp_143_fu_1191_p4");
    sc_trace(mVcdFile, icmp_ln1513_1_fu_1201_p2, "icmp_ln1513_1_fu_1201_p2");
    sc_trace(mVcdFile, or_ln1513_fu_1185_p2, "or_ln1513_fu_1185_p2");
    sc_trace(mVcdFile, add_ln703_33_fu_1143_p2, "add_ln703_33_fu_1143_p2");
    sc_trace(mVcdFile, tmp_144_fu_1213_p4, "tmp_144_fu_1213_p4");
    sc_trace(mVcdFile, icmp_ln1513_2_fu_1223_p2, "icmp_ln1513_2_fu_1223_p2");
    sc_trace(mVcdFile, or_ln1513_1_fu_1207_p2, "or_ln1513_1_fu_1207_p2");
    sc_trace(mVcdFile, trunc_ln703_1_fu_1121_p1, "trunc_ln703_1_fu_1121_p1");
    sc_trace(mVcdFile, add_ln700_fu_1235_p2, "add_ln700_fu_1235_p2");
    sc_trace(mVcdFile, or_ln1513_2_fu_1229_p2, "or_ln1513_2_fu_1229_p2");
    sc_trace(mVcdFile, tmp_47_fu_1241_p4, "tmp_47_fu_1241_p4");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0_0to14, "ap_idle_pp0_0to14");
    sc_trace(mVcdFile, ap_reset_idle_pp0, "ap_reset_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_1058_p00, "grp_fu_1058_p00");
    sc_trace(mVcdFile, grp_fu_1058_p10, "grp_fu_1058_p10");
    sc_trace(mVcdFile, grp_fu_875_p00, "grp_fu_875_p00");
    sc_trace(mVcdFile, grp_fu_875_p10, "grp_fu_875_p10");
    sc_trace(mVcdFile, grp_fu_985_p00, "grp_fu_985_p00");
    sc_trace(mVcdFile, grp_fu_985_p10, "grp_fu_985_p10");
    sc_trace(mVcdFile, r_V_48_fu_631_p00, "r_V_48_fu_631_p00");
    sc_trace(mVcdFile, r_V_48_fu_631_p10, "r_V_48_fu_631_p10");
#endif

    }
}

monte_sim_dev_exp_core_32_16_50_s::~monte_sim_dev_exp_core_32_16_50_s() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete f_x_msb_4_table_V_U;
    delete f_x_msb_3_table_V_U;
    delete f_x_msb_2_table_V_U;
    delete exp_x_msb_1_table_V_U;
    delete monte_sim_dev_mul_36ns_44ns_80_4_1_U20;
    delete monte_sim_dev_mul_48ns_50ns_98_4_1_U21;
    delete monte_sim_dev_mul_50ns_50ns_100_4_1_U22;
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_pp0_stage0;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_start.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter10 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter10 = ap_enable_reg_pp0_iter9.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter11 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter11 = ap_enable_reg_pp0_iter10.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter12 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter12 = ap_enable_reg_pp0_iter11.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter13 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter13 = ap_enable_reg_pp0_iter12.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter14 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter14 = ap_enable_reg_pp0_iter13.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter15 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter15 = ap_enable_reg_pp0_iter14.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter6 = ap_enable_reg_pp0_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter7 = ap_enable_reg_pp0_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter8 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter8 = ap_enable_reg_pp0_iter7.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter9 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter9 = ap_enable_reg_pp0_iter8.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        add_ln731_reg_1350 = add_ln731_fu_931_p2.read();
        exp_x_msb_1_V_reg_1397 = exp_x_msb_1_table_V_q0.read();
        exp_x_msb_1_V_reg_1397_pp0_iter11_reg = exp_x_msb_1_V_reg_1397.read();
        exp_x_msb_1_V_reg_1397_pp0_iter12_reg = exp_x_msb_1_V_reg_1397_pp0_iter11_reg.read();
        exp_x_msb_1_V_reg_1397_pp0_iter13_reg = exp_x_msb_1_V_reg_1397_pp0_iter12_reg.read();
        exp_x_msb_1_V_reg_1397_pp0_iter14_reg = exp_x_msb_1_V_reg_1397_pp0_iter13_reg.read();
        exp_x_msb_2_3_4_lsb_m_1_V_reg_1392 = ret_V_12_fu_1036_p2.read().range(55, 6);
        exp_x_msb_3_4_lsb_m_1_V_reg_1367 = exp_x_msb_3_4_lsb_m_1_V_fu_964_p3.read();
        exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter7_reg = exp_x_msb_3_4_lsb_m_1_V_reg_1367.read();
        exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter8_reg = exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter7_reg.read();
        exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter9_reg = exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter8_reg.read();
        f_x_msb_2_3_4_lsb_s_V_reg_1382 = grp_fu_985_p2.read().range(97, 52);
        f_x_msb_3_V_reg_1329_pp0_iter2_reg = f_x_msb_3_V_reg_1329.read();
        f_x_msb_3_V_reg_1329_pp0_iter3_reg = f_x_msb_3_V_reg_1329_pp0_iter2_reg.read();
        f_x_msb_3_V_reg_1329_pp0_iter4_reg = f_x_msb_3_V_reg_1329_pp0_iter3_reg.read();
        or_ln1314_17_reg_1318_pp0_iter10_reg = or_ln1314_17_reg_1318_pp0_iter9_reg.read();
        or_ln1314_17_reg_1318_pp0_iter11_reg = or_ln1314_17_reg_1318_pp0_iter10_reg.read();
        or_ln1314_17_reg_1318_pp0_iter12_reg = or_ln1314_17_reg_1318_pp0_iter11_reg.read();
        or_ln1314_17_reg_1318_pp0_iter13_reg = or_ln1314_17_reg_1318_pp0_iter12_reg.read();
        or_ln1314_17_reg_1318_pp0_iter14_reg = or_ln1314_17_reg_1318_pp0_iter13_reg.read();
        or_ln1314_17_reg_1318_pp0_iter2_reg = or_ln1314_17_reg_1318_pp0_iter1_reg.read();
        or_ln1314_17_reg_1318_pp0_iter3_reg = or_ln1314_17_reg_1318_pp0_iter2_reg.read();
        or_ln1314_17_reg_1318_pp0_iter4_reg = or_ln1314_17_reg_1318_pp0_iter3_reg.read();
        or_ln1314_17_reg_1318_pp0_iter5_reg = or_ln1314_17_reg_1318_pp0_iter4_reg.read();
        or_ln1314_17_reg_1318_pp0_iter6_reg = or_ln1314_17_reg_1318_pp0_iter5_reg.read();
        or_ln1314_17_reg_1318_pp0_iter7_reg = or_ln1314_17_reg_1318_pp0_iter6_reg.read();
        or_ln1314_17_reg_1318_pp0_iter8_reg = or_ln1314_17_reg_1318_pp0_iter7_reg.read();
        or_ln1314_17_reg_1318_pp0_iter9_reg = or_ln1314_17_reg_1318_pp0_iter8_reg.read();
        or_ln1314_8_reg_1313_pp0_iter10_reg = or_ln1314_8_reg_1313_pp0_iter9_reg.read();
        or_ln1314_8_reg_1313_pp0_iter11_reg = or_ln1314_8_reg_1313_pp0_iter10_reg.read();
        or_ln1314_8_reg_1313_pp0_iter12_reg = or_ln1314_8_reg_1313_pp0_iter11_reg.read();
        or_ln1314_8_reg_1313_pp0_iter13_reg = or_ln1314_8_reg_1313_pp0_iter12_reg.read();
        or_ln1314_8_reg_1313_pp0_iter14_reg = or_ln1314_8_reg_1313_pp0_iter13_reg.read();
        or_ln1314_8_reg_1313_pp0_iter2_reg = or_ln1314_8_reg_1313_pp0_iter1_reg.read();
        or_ln1314_8_reg_1313_pp0_iter3_reg = or_ln1314_8_reg_1313_pp0_iter2_reg.read();
        or_ln1314_8_reg_1313_pp0_iter4_reg = or_ln1314_8_reg_1313_pp0_iter3_reg.read();
        or_ln1314_8_reg_1313_pp0_iter5_reg = or_ln1314_8_reg_1313_pp0_iter4_reg.read();
        or_ln1314_8_reg_1313_pp0_iter6_reg = or_ln1314_8_reg_1313_pp0_iter5_reg.read();
        or_ln1314_8_reg_1313_pp0_iter7_reg = or_ln1314_8_reg_1313_pp0_iter6_reg.read();
        or_ln1314_8_reg_1313_pp0_iter8_reg = or_ln1314_8_reg_1313_pp0_iter7_reg.read();
        or_ln1314_8_reg_1313_pp0_iter9_reg = or_ln1314_8_reg_1313_pp0_iter8_reg.read();
        p_Result_18_reg_1270_pp0_iter2_reg = p_Result_18_reg_1270_pp0_iter1_reg.read();
        p_Result_18_reg_1270_pp0_iter3_reg = p_Result_18_reg_1270_pp0_iter2_reg.read();
        p_Result_18_reg_1270_pp0_iter4_reg = p_Result_18_reg_1270_pp0_iter3_reg.read();
        p_Result_18_reg_1270_pp0_iter5_reg = p_Result_18_reg_1270_pp0_iter4_reg.read();
        p_Result_18_reg_1270_pp0_iter6_reg = p_Result_18_reg_1270_pp0_iter5_reg.read();
        p_Result_18_reg_1270_pp0_iter7_reg = p_Result_18_reg_1270_pp0_iter6_reg.read();
        p_Result_18_reg_1270_pp0_iter8_reg = p_Result_18_reg_1270_pp0_iter7_reg.read();
        ret_V_10_reg_1355 = ret_V_10_fu_954_p2.read();
        ret_V_10_reg_1355_pp0_iter6_reg = ret_V_10_reg_1355.read();
        ret_V_10_reg_1355_pp0_iter7_reg = ret_V_10_reg_1355_pp0_iter6_reg.read();
        ret_V_10_reg_1355_pp0_iter8_reg = ret_V_10_reg_1355_pp0_iter7_reg.read();
        ret_V_10_reg_1355_pp0_iter9_reg = ret_V_10_reg_1355_pp0_iter8_reg.read();
        tmp_45_reg_1323_pp0_iter2_reg = tmp_45_reg_1323.read();
        tmp_45_reg_1323_pp0_iter3_reg = tmp_45_reg_1323_pp0_iter2_reg.read();
        tmp_45_reg_1323_pp0_iter4_reg = tmp_45_reg_1323_pp0_iter3_reg.read();
        tmp_46_reg_1302_pp0_iter2_reg = tmp_46_reg_1302_pp0_iter1_reg.read();
        tmp_46_reg_1302_pp0_iter3_reg = tmp_46_reg_1302_pp0_iter2_reg.read();
        tmp_46_reg_1302_pp0_iter4_reg = tmp_46_reg_1302_pp0_iter3_reg.read();
        tmp_V_1_reg_1281_pp0_iter2_reg = tmp_V_1_reg_1281_pp0_iter1_reg.read();
        tmp_V_1_reg_1281_pp0_iter3_reg = tmp_V_1_reg_1281_pp0_iter2_reg.read();
        tmp_V_1_reg_1281_pp0_iter4_reg = tmp_V_1_reg_1281_pp0_iter3_reg.read();
        tmp_V_reg_1275_pp0_iter2_reg = tmp_V_reg_1275_pp0_iter1_reg.read();
        tmp_V_reg_1275_pp0_iter3_reg = tmp_V_reg_1275_pp0_iter2_reg.read();
        tmp_V_reg_1275_pp0_iter4_reg = tmp_V_reg_1275_pp0_iter3_reg.read();
        tmp_reg_1264_pp0_iter10_reg = tmp_reg_1264_pp0_iter9_reg.read();
        tmp_reg_1264_pp0_iter11_reg = tmp_reg_1264_pp0_iter10_reg.read();
        tmp_reg_1264_pp0_iter12_reg = tmp_reg_1264_pp0_iter11_reg.read();
        tmp_reg_1264_pp0_iter13_reg = tmp_reg_1264_pp0_iter12_reg.read();
        tmp_reg_1264_pp0_iter14_reg = tmp_reg_1264_pp0_iter13_reg.read();
        tmp_reg_1264_pp0_iter2_reg = tmp_reg_1264_pp0_iter1_reg.read();
        tmp_reg_1264_pp0_iter3_reg = tmp_reg_1264_pp0_iter2_reg.read();
        tmp_reg_1264_pp0_iter4_reg = tmp_reg_1264_pp0_iter3_reg.read();
        tmp_reg_1264_pp0_iter5_reg = tmp_reg_1264_pp0_iter4_reg.read();
        tmp_reg_1264_pp0_iter6_reg = tmp_reg_1264_pp0_iter5_reg.read();
        tmp_reg_1264_pp0_iter7_reg = tmp_reg_1264_pp0_iter6_reg.read();
        tmp_reg_1264_pp0_iter8_reg = tmp_reg_1264_pp0_iter7_reg.read();
        tmp_reg_1264_pp0_iter9_reg = tmp_reg_1264_pp0_iter8_reg.read();
        trunc_ln612_1_reg_1361 = trunc_ln612_1_fu_960_p1.read();
        trunc_ln612_1_reg_1361_pp0_iter6_reg = trunc_ln612_1_reg_1361.read();
        trunc_ln612_1_reg_1361_pp0_iter7_reg = trunc_ln612_1_reg_1361_pp0_iter6_reg.read();
        trunc_ln612_1_reg_1361_pp0_iter8_reg = trunc_ln612_1_reg_1361_pp0_iter7_reg.read();
        trunc_ln612_1_reg_1361_pp0_iter9_reg = trunc_ln612_1_reg_1361_pp0_iter8_reg.read();
        y_lo_s_V_reg_1413 = grp_fu_1058_p2.read().range(99, 52);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        f_x_msb_3_V_reg_1329 = f_x_msb_3_table_V_q0.read();
        or_ln1314_17_reg_1318 = or_ln1314_17_fu_792_p2.read();
        or_ln1314_17_reg_1318_pp0_iter1_reg = or_ln1314_17_reg_1318.read();
        or_ln1314_8_reg_1313 = or_ln1314_8_fu_738_p2.read();
        or_ln1314_8_reg_1313_pp0_iter1_reg = or_ln1314_8_reg_1313.read();
        p_Result_18_reg_1270 = p_Result_18_fu_566_p1.read().range(37, 31);
        p_Result_18_reg_1270_pp0_iter1_reg = p_Result_18_reg_1270.read();
        tmp_44_reg_1297 = r_V_48_fu_631_p2.read().range(12, 6);
        tmp_45_reg_1323 = ret_V_fu_835_p2.read().range(33, 2);
        tmp_46_reg_1302 = r_V_48_fu_631_p2.read().range(5, 3);
        tmp_46_reg_1302_pp0_iter1_reg = tmp_46_reg_1302.read();
        tmp_V_1_reg_1281 = tmp_V_1_fu_586_p1.read().range(22, 18);
        tmp_V_1_reg_1281_pp0_iter1_reg = tmp_V_1_reg_1281.read();
        tmp_V_reg_1275 = tmp_V_fu_576_p1.read().range(30, 23);
        tmp_V_reg_1275_pp0_iter1_reg = tmp_V_reg_1275.read();
        tmp_reg_1264 = tmp_fu_292_p1.read().range(41, 41);
        tmp_reg_1264_pp0_iter1_reg = tmp_reg_1264.read();
        tmp_s_reg_1292 = r_V_48_fu_631_p2.read().range(18, 13);
        trunc_ln703_reg_1259 = trunc_ln703_fu_266_p1.read();
    }
}

void monte_sim_dev_exp_core_32_16_50_s::thread_add_ln700_fu_1235_p2() {
    add_ln700_fu_1235_p2 = (!ap_const_lv39_40.is_01() || !trunc_ln703_1_fu_1121_p1.read().is_01())? sc_lv<39>(): (sc_biguint<39>(ap_const_lv39_40) + sc_biguint<39>(trunc_ln703_1_fu_1121_p1.read()));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_add_ln703_33_fu_1143_p2() {
    add_ln703_33_fu_1143_p2 = (!ap_const_lv42_40.is_01() || !trunc_ln703_4_fu_1133_p1.read().is_01())? sc_lv<42>(): (sc_biguint<42>(ap_const_lv42_40) + sc_biguint<42>(trunc_ln703_4_fu_1133_p1.read()));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_add_ln703_34_fu_1149_p2() {
    add_ln703_34_fu_1149_p2 = (!ap_const_lv44_40.is_01() || !trunc_ln703_3_fu_1129_p1.read().is_01())? sc_lv<44>(): (sc_biguint<44>(ap_const_lv44_40) + sc_biguint<44>(trunc_ln703_3_fu_1129_p1.read()));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_add_ln703_35_fu_1155_p2() {
    add_ln703_35_fu_1155_p2 = (!ap_const_lv45_40.is_01() || !trunc_ln703_2_fu_1125_p1.read().is_01())? sc_lv<45>(): (sc_biguint<45>(ap_const_lv45_40) + sc_biguint<45>(trunc_ln703_2_fu_1125_p1.read()));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_add_ln731_1_fu_925_p2() {
    add_ln731_1_fu_925_p2 = (!lhs_V_9_fu_895_p1.read().is_01() || !zext_ln728_8_fu_909_p1.read().is_01())? sc_lv<47>(): (sc_biguint<47>(lhs_V_9_fu_895_p1.read()) + sc_biguint<47>(zext_ln728_8_fu_909_p1.read()));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_add_ln731_fu_931_p2() {
    add_ln731_fu_931_p2 = (!zext_ln1192_fu_921_p1.read().is_01() || !add_ln731_1_fu_925_p2.read().is_01())? sc_lv<47>(): (sc_biguint<47>(zext_ln1192_fu_921_p1.read()) + sc_biguint<47>(add_ln731_1_fu_925_p2.read()));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_and_ln1314_fu_684_p2() {
    and_ln1314_fu_684_p2 = (icmp_ln1314_1_fu_678_p2.read() & icmp_ln1314_fu_672_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[0];
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state10_pp0_stage0_iter9() {
    ap_block_state10_pp0_stage0_iter9 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state11_pp0_stage0_iter10() {
    ap_block_state11_pp0_stage0_iter10 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state12_pp0_stage0_iter11() {
    ap_block_state12_pp0_stage0_iter11 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state13_pp0_stage0_iter12() {
    ap_block_state13_pp0_stage0_iter12 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state14_pp0_stage0_iter13() {
    ap_block_state14_pp0_stage0_iter13 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state15_pp0_stage0_iter14() {
    ap_block_state15_pp0_stage0_iter14 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state16_pp0_stage0_iter15() {
    ap_block_state16_pp0_stage0_iter15 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state1_pp0_stage0_iter0() {
    ap_block_state1_pp0_stage0_iter0 = esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state2_pp0_stage0_iter1() {
    ap_block_state2_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state3_pp0_stage0_iter2() {
    ap_block_state3_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state4_pp0_stage0_iter3() {
    ap_block_state4_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state5_pp0_stage0_iter4() {
    ap_block_state5_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state6_pp0_stage0_iter5() {
    ap_block_state6_pp0_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state7_pp0_stage0_iter6() {
    ap_block_state7_pp0_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state8_pp0_stage0_iter7() {
    ap_block_state8_pp0_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_block_state9_pp0_stage0_iter8() {
    ap_block_state9_pp0_stage0_iter8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter15.read())))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_enable_reg_pp0_iter0() {
    ap_enable_reg_pp0_iter0 = ap_start.read();
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_ext_blocking_n() {
    ap_ext_blocking_n = (ap_const_logic_1 & ap_const_logic_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_idle_pp0.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter9.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter10.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter11.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter13.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter14.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter15.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_idle_pp0_0to14() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter9.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter10.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter11.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter13.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter14.read()))) {
        ap_idle_pp0_0to14 = ap_const_logic_1;
    } else {
        ap_idle_pp0_0to14 = ap_const_logic_0;
    }
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_int_blocking_n() {
    ap_int_blocking_n = (ap_const_logic_1 & ap_const_logic_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_reset_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_idle_pp0_0to14.read()))) {
        ap_reset_idle_pp0 = ap_const_logic_1;
    } else {
        ap_reset_idle_pp0 = ap_const_logic_0;
    }
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_return() {
    ap_return = (!or_ln1513_2_fu_1229_p2.read()[0].is_01())? sc_lv<32>(): ((or_ln1513_2_fu_1229_p2.read()[0].to_bool())? ap_const_lv32_7FFFFFFF: tmp_47_fu_1241_p4.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_str_blocking_n() {
    ap_str_blocking_n = (ap_const_logic_1 & ap_const_logic_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_exp_x_msb_1_table_V_address0() {
    exp_x_msb_1_table_V_address0 =  (sc_lv<8>) (zext_ln544_4_fu_1007_p1.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_exp_x_msb_1_table_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter9.read()))) {
        exp_x_msb_1_table_V_ce0 = ap_const_logic_1;
    } else {
        exp_x_msb_1_table_V_ce0 = ap_const_logic_0;
    }
}

void monte_sim_dev_exp_core_32_16_50_s::thread_exp_x_msb_3_4_lsb_m_1_V_fu_964_p3() {
    exp_x_msb_3_4_lsb_m_1_V_fu_964_p3 = esl_concat<47,1>(add_ln731_reg_1350.read(), ap_const_lv1_0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_exp_x_msb_4_5_lsb_m_1_m5_s_V_fu_812_p2() {
    exp_x_msb_4_5_lsb_m_1_m5_s_V_fu_812_p2 = (!p_Result_32_fu_805_p1.read().is_01() || !zext_ln703_2_fu_808_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(p_Result_32_fu_805_p1.read()) + sc_biguint<8>(zext_ln703_2_fu_808_p1.read()));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_f_x_msb_2_table_V_address0() {
    f_x_msb_2_table_V_address0 =  (sc_lv<8>) (zext_ln544_3_fu_881_p1.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_f_x_msb_2_table_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()))) {
        f_x_msb_2_table_V_ce0 = ap_const_logic_1;
    } else {
        f_x_msb_2_table_V_ce0 = ap_const_logic_0;
    }
}

void monte_sim_dev_exp_core_32_16_50_s::thread_f_x_msb_3_4_lsb_s_V_fu_885_p4() {
    f_x_msb_3_4_lsb_s_V_fu_885_p4 = grp_fu_875_p2.read().range(79, 49);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_f_x_msb_3_table_V_address0() {
    f_x_msb_3_table_V_address0 =  (sc_lv<5>) (zext_ln544_2_fu_667_p1.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_f_x_msb_3_table_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        f_x_msb_3_table_V_ce0 = ap_const_logic_1;
    } else {
        f_x_msb_3_table_V_ce0 = ap_const_logic_0;
    }
}

void monte_sim_dev_exp_core_32_16_50_s::thread_f_x_msb_4_table_V_address0() {
    f_x_msb_4_table_V_address0 =  (sc_lv<3>) (zext_ln544_1_fu_606_p1.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_f_x_msb_4_table_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        f_x_msb_4_table_V_ce0 = ap_const_logic_1;
    } else {
        f_x_msb_4_table_V_ce0 = ap_const_logic_0;
    }
}

void monte_sim_dev_exp_core_32_16_50_s::thread_grp_fu_1058_p0() {
    grp_fu_1058_p0 =  (sc_lv<50>) (grp_fu_1058_p00.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_grp_fu_1058_p00() {
    grp_fu_1058_p00 = esl_zext<100,50>(exp_x_msb_1_V_reg_1397.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_grp_fu_1058_p1() {
    grp_fu_1058_p1 =  (sc_lv<50>) (grp_fu_1058_p10.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_grp_fu_1058_p10() {
    grp_fu_1058_p10 = esl_zext<100,50>(exp_x_msb_2_3_4_lsb_m_1_V_reg_1392.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_grp_fu_875_p0() {
    grp_fu_875_p0 =  (sc_lv<36>) (grp_fu_875_p00.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_grp_fu_875_p00() {
    grp_fu_875_p00 = esl_zext<80,36>(p_Result_33_fu_851_p4.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_grp_fu_875_p1() {
    grp_fu_875_p1 =  (sc_lv<44>) (grp_fu_875_p10.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_grp_fu_875_p10() {
    grp_fu_875_p10 = esl_zext<80,44>(p_Result_34_fu_859_p4.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_grp_fu_985_p0() {
    grp_fu_985_p0 =  (sc_lv<48>) (grp_fu_985_p00.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_grp_fu_985_p00() {
    grp_fu_985_p00 = esl_zext<98,48>(exp_x_msb_3_4_lsb_m_1_V_fu_964_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_grp_fu_985_p1() {
    grp_fu_985_p1 =  (sc_lv<50>) (grp_fu_985_p10.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_grp_fu_985_p10() {
    grp_fu_985_p10 = esl_zext<98,50>(p_Result_36_fu_971_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_icmp_ln1314_1_fu_678_p2() {
    icmp_ln1314_1_fu_678_p2 = (!p_Result_30_fu_284_p3.read().is_01() || !ap_const_lv49_1E2804E87B33E.is_01())? sc_lv<1>(): (sc_biguint<49>(p_Result_30_fu_284_p3.read()) > sc_biguint<49>(ap_const_lv49_1E2804E87B33E));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_icmp_ln1314_fu_672_p2() {
    icmp_ln1314_fu_672_p2 = (!p_Result_29_fu_270_p4.read().is_01() || !ap_const_lv5_F.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_29_fu_270_p4.read() == ap_const_lv5_F);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_icmp_ln1513_1_fu_1201_p2() {
    icmp_ln1513_1_fu_1201_p2 = (!tmp_143_fu_1191_p4.read().is_01() || !ap_const_lv2_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_143_fu_1191_p4.read() != ap_const_lv2_0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_icmp_ln1513_2_fu_1223_p2() {
    icmp_ln1513_2_fu_1223_p2 = (!tmp_144_fu_1213_p4.read().is_01() || !ap_const_lv4_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_144_fu_1213_p4.read() != ap_const_lv4_0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_icmp_ln1513_fu_1171_p2() {
    icmp_ln1513_fu_1171_p2 = (!tmp_141_fu_1161_p4.read().is_01() || !ap_const_lv2_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_141_fu_1161_p4.read() != ap_const_lv2_0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_lhs_V_10_fu_947_p1() {
    lhs_V_10_fu_947_p1 = esl_zext<9,5>(p_Result_35_fu_937_p4.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_lhs_V_11_fu_1012_p1() {
    lhs_V_11_fu_1012_p1 = esl_zext<57,46>(f_x_msb_2_3_4_lsb_s_V_reg_1382.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_lhs_V_9_fu_895_p1() {
    lhs_V_9_fu_895_p1 = esl_zext<47,31>(f_x_msb_3_4_lsb_s_V_fu_885_p4.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_lhs_V_fu_818_p4() {
    lhs_V_fu_818_p4 = esl_concat<15,2>(esl_concat<8,7>(exp_x_msb_4_5_lsb_m_1_m5_s_V_fu_812_p2.read(), tmp_44_reg_1297.read()), ap_const_lv2_0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_10_fu_750_p2() {
    or_ln1314_10_fu_750_p2 = (xor_ln1311_13_fu_490_p2.read() | xor_ln1311_14_fu_504_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_11_fu_756_p2() {
    or_ln1314_11_fu_756_p2 = (or_ln1314_10_fu_750_p2.read() | xor_ln1311_12_fu_476_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_12_fu_762_p2() {
    or_ln1314_12_fu_762_p2 = (or_ln1314_11_fu_756_p2.read() | or_ln1314_9_fu_744_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_13_fu_768_p2() {
    or_ln1314_13_fu_768_p2 = (xor_ln1311_15_fu_518_p2.read() | xor_ln1311_16_fu_532_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_14_fu_774_p2() {
    or_ln1314_14_fu_774_p2 = (xor_ln1311_18_fu_560_p2.read() | and_ln1314_fu_684_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_15_fu_780_p2() {
    or_ln1314_15_fu_780_p2 = (or_ln1314_14_fu_774_p2.read() | xor_ln1311_17_fu_546_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_16_fu_786_p2() {
    or_ln1314_16_fu_786_p2 = (or_ln1314_15_fu_780_p2.read() | or_ln1314_13_fu_768_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_17_fu_792_p2() {
    or_ln1314_17_fu_792_p2 = (or_ln1314_16_fu_786_p2.read() | or_ln1314_12_fu_762_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_18_fu_1105_p2() {
    or_ln1314_18_fu_1105_p2 = (or_ln1314_17_reg_1318_pp0_iter14_reg.read() | or_ln1314_8_reg_1313_pp0_iter14_reg.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_1_fu_696_p2() {
    or_ln1314_1_fu_696_p2 = (xor_ln1311_3_fu_350_p2.read() | xor_ln1311_4_fu_364_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_2_fu_702_p2() {
    or_ln1314_2_fu_702_p2 = (or_ln1314_1_fu_696_p2.read() | xor_ln1311_2_fu_336_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_3_fu_708_p2() {
    or_ln1314_3_fu_708_p2 = (or_ln1314_2_fu_702_p2.read() | or_ln1314_fu_690_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_4_fu_714_p2() {
    or_ln1314_4_fu_714_p2 = (xor_ln1311_5_fu_378_p2.read() | xor_ln1311_6_fu_392_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_5_fu_720_p2() {
    or_ln1314_5_fu_720_p2 = (xor_ln1311_8_fu_420_p2.read() | xor_ln1311_9_fu_434_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_6_fu_726_p2() {
    or_ln1314_6_fu_726_p2 = (or_ln1314_5_fu_720_p2.read() | xor_ln1311_7_fu_406_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_7_fu_732_p2() {
    or_ln1314_7_fu_732_p2 = (or_ln1314_6_fu_726_p2.read() | or_ln1314_4_fu_714_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_8_fu_738_p2() {
    or_ln1314_8_fu_738_p2 = (or_ln1314_7_fu_732_p2.read() | or_ln1314_3_fu_708_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_9_fu_744_p2() {
    or_ln1314_9_fu_744_p2 = (xor_ln1311_10_fu_448_p2.read() | xor_ln1311_11_fu_462_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1314_fu_690_p2() {
    or_ln1314_fu_690_p2 = (xor_ln1311_fu_308_p2.read() | xor_ln1311_1_fu_322_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1513_1_fu_1207_p2() {
    or_ln1513_1_fu_1207_p2 = (icmp_ln1513_1_fu_1201_p2.read() | or_ln1513_fu_1185_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1513_2_fu_1229_p2() {
    or_ln1513_2_fu_1229_p2 = (icmp_ln1513_2_fu_1223_p2.read() | or_ln1513_1_fu_1207_p2.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_or_ln1513_fu_1185_p2() {
    or_ln1513_fu_1185_p2 = (icmp_ln1513_fu_1171_p2.read() | tmp_142_fu_1177_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_10_fu_440_p3() {
    p_Result_10_fu_440_p3 = x_l_V_fu_262_p1.read().range(48, 48);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_11_fu_468_p3() {
    p_Result_11_fu_468_p3 = x_l_V_fu_262_p1.read().range(50, 50);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_12_fu_482_p3() {
    p_Result_12_fu_482_p3 = x_l_V_fu_262_p1.read().range(51, 51);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_13_fu_496_p3() {
    p_Result_13_fu_496_p3 = x_l_V_fu_262_p1.read().range(52, 52);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_14_fu_510_p3() {
    p_Result_14_fu_510_p3 = x_l_V_fu_262_p1.read().range(53, 53);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_15_fu_524_p3() {
    p_Result_15_fu_524_p3 = x_l_V_fu_262_p1.read().range(54, 54);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_16_fu_538_p3() {
    p_Result_16_fu_538_p3 = x_l_V_fu_262_p1.read().range(55, 55);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_17_fu_552_p3() {
    p_Result_17_fu_552_p3 = x_l_V_fu_262_p1.read().range(56, 56);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_18_fu_566_p1() {
    p_Result_18_fu_566_p1 = x_V.read();
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_1_fu_314_p3() {
    p_Result_1_fu_314_p3 = x_l_V_fu_262_p1.read().range(39, 39);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_29_fu_270_p1() {
    p_Result_29_fu_270_p1 = x_V.read();
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_29_fu_270_p4() {
    p_Result_29_fu_270_p4 = p_Result_29_fu_270_p1.read().range(38, 34);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_2_fu_328_p3() {
    p_Result_2_fu_328_p3 = x_l_V_fu_262_p1.read().range(40, 40);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_30_fu_284_p3() {
    p_Result_30_fu_284_p3 = esl_concat<34,15>(trunc_ln612_fu_280_p1.read(), ap_const_lv15_0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_31_fu_991_p3() {
    p_Result_31_fu_991_p3 = esl_concat<1,7>(tmp_reg_1264_pp0_iter8_reg.read(), p_Result_18_reg_1270_pp0_iter8_reg.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_32_fu_805_p1() {
    p_Result_32_fu_805_p1 = esl_zext<8,6>(tmp_s_reg_1292.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_33_fu_851_p4() {
    p_Result_33_fu_851_p4 = esl_concat<35,1>(esl_concat<32,3>(tmp_45_reg_1323.read(), tmp_46_reg_1302_pp0_iter1_reg.read()), ap_const_lv1_0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_34_fu_859_p4() {
    p_Result_34_fu_859_p4 = esl_concat<12,32>(esl_concat<5,7>(tmp_V_1_reg_1281_pp0_iter1_reg.read(), ap_const_lv7_0), f_x_msb_3_V_reg_1329.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_35_fu_937_p4() {
    p_Result_35_fu_937_p4 = f_x_msb_2_table_V_q0.read().range(45, 41);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_36_fu_971_p3() {
    p_Result_36_fu_971_p3 = esl_concat<9,41>(ret_V_10_reg_1355.read(), trunc_ln612_1_reg_1361.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_3_fu_342_p3() {
    p_Result_3_fu_342_p3 = x_l_V_fu_262_p1.read().range(41, 41);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_4_fu_356_p3() {
    p_Result_4_fu_356_p3 = x_l_V_fu_262_p1.read().range(42, 42);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_5_fu_370_p3() {
    p_Result_5_fu_370_p3 = x_l_V_fu_262_p1.read().range(43, 43);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_6_fu_384_p3() {
    p_Result_6_fu_384_p3 = x_l_V_fu_262_p1.read().range(44, 44);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_7_fu_398_p3() {
    p_Result_7_fu_398_p3 = x_l_V_fu_262_p1.read().range(45, 45);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_8_fu_412_p3() {
    p_Result_8_fu_412_p3 = x_l_V_fu_262_p1.read().range(46, 46);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_9_fu_426_p3() {
    p_Result_9_fu_426_p3 = x_l_V_fu_262_p1.read().range(47, 47);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_s_85_fu_454_p3() {
    p_Result_s_85_fu_454_p3 = x_l_V_fu_262_p1.read().range(49, 49);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Result_s_fu_300_p3() {
    p_Result_s_fu_300_p3 = x_l_V_fu_262_p1.read().range(38, 38);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_p_Val2_84_fu_1109_p3() {
    p_Val2_84_fu_1109_p3 = (!or_ln1314_18_fu_1105_p2.read()[0].is_01())? sc_lv<46>(): ((or_ln1314_18_fu_1105_p2.read()[0].to_bool())? select_ln1315_fu_1097_p3.read(): trunc_ln5_fu_1082_p4.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_r_V_48_fu_631_p0() {
    r_V_48_fu_631_p0 =  (sc_lv<3>) (r_V_48_fu_631_p00.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_r_V_48_fu_631_p00() {
    r_V_48_fu_631_p00 = esl_zext<19,3>(tmp_V_2_fu_596_p4.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_r_V_48_fu_631_p1() {
    r_V_48_fu_631_p1 =  (sc_lv<16>) (r_V_48_fu_631_p10.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_r_V_48_fu_631_p10() {
    r_V_48_fu_631_p10 = esl_zext<19,16>(x_msb_5_lsb_V_fu_615_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_r_V_48_fu_631_p2() {
    r_V_48_fu_631_p2 = (!r_V_48_fu_631_p0.read().is_01() || !r_V_48_fu_631_p1.read().is_01())? sc_lv<19>(): sc_biguint<3>(r_V_48_fu_631_p0.read()) * sc_biguint<16>(r_V_48_fu_631_p1.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ret_V_10_fu_954_p2() {
    ret_V_10_fu_954_p2 = (!lhs_V_10_fu_947_p1.read().is_01() || !rhs_V_8_fu_951_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(lhs_V_10_fu_947_p1.read()) + sc_biguint<9>(rhs_V_8_fu_951_p1.read()));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ret_V_11_fu_1027_p2() {
    ret_V_11_fu_1027_p2 = (!lhs_V_11_fu_1012_p1.read().is_01() || !zext_ln728_9_fu_1023_p1.read().is_01())? sc_lv<57>(): (sc_biguint<57>(lhs_V_11_fu_1012_p1.read()) + sc_biguint<57>(zext_ln728_9_fu_1023_p1.read()));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ret_V_12_fu_1036_p2() {
    ret_V_12_fu_1036_p2 = (!zext_ln703_7_fu_1033_p1.read().is_01() || !ret_V_11_fu_1027_p2.read().is_01())? sc_lv<57>(): (sc_biguint<57>(zext_ln703_7_fu_1033_p1.read()) + sc_biguint<57>(ret_V_11_fu_1027_p2.read()));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ret_V_fu_835_p2() {
    ret_V_fu_835_p2 = (!zext_ln703_fu_831_p1.read().is_01() || !zext_ln728_fu_827_p1.read().is_01())? sc_lv<34>(): (sc_biguint<34>(zext_ln703_fu_831_p1.read()) + sc_biguint<34>(zext_ln728_fu_827_p1.read()));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_rhs_V_8_fu_951_p1() {
    rhs_V_8_fu_951_p1 = esl_zext<9,8>(tmp_V_reg_1275_pp0_iter4_reg.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_rhs_V_9_fu_1015_p4() {
    rhs_V_9_fu_1015_p4 = esl_concat<50,6>(esl_concat<9,41>(ret_V_10_reg_1355_pp0_iter9_reg.read(), trunc_ln612_1_reg_1361_pp0_iter9_reg.read()), ap_const_lv6_0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_rhs_V_fu_899_p5() {
    rhs_V_fu_899_p5 = esl_concat<44,2>(esl_concat<12,32>(esl_concat<5,7>(tmp_V_1_reg_1281_pp0_iter4_reg.read(), ap_const_lv7_0), f_x_msb_3_V_reg_1329_pp0_iter4_reg.read()), ap_const_lv2_0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_select_ln1315_fu_1097_p3() {
    select_ln1315_fu_1097_p3 = (!xor_ln1315_fu_1092_p2.read()[0].is_01())? sc_lv<46>(): ((xor_ln1315_fu_1092_p2.read()[0].to_bool())? ap_const_lv46_3FFFFFFFFFFF: ap_const_lv46_0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_shl_ln_fu_913_p4() {
    shl_ln_fu_913_p4 = esl_concat<35,7>(esl_concat<32,3>(tmp_45_reg_1323_pp0_iter4_reg.read(), tmp_46_reg_1302_pp0_iter4_reg.read()), ap_const_lv7_0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_tmp_141_fu_1161_p4() {
    tmp_141_fu_1161_p4 = y_V_fu_1137_p2.read().range(46, 45);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_tmp_142_fu_1177_p3() {
    tmp_142_fu_1177_p3 = add_ln703_35_fu_1155_p2.read().range(44, 44);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_tmp_143_fu_1191_p4() {
    tmp_143_fu_1191_p4 = add_ln703_34_fu_1149_p2.read().range(43, 42);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_tmp_144_fu_1213_p4() {
    tmp_144_fu_1213_p4 = add_ln703_33_fu_1143_p2.read().range(41, 38);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_tmp_47_fu_1241_p4() {
    tmp_47_fu_1241_p4 = add_ln700_fu_1235_p2.read().range(38, 7);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_tmp_V_1_fu_586_p1() {
    tmp_V_1_fu_586_p1 = x_V.read();
}

void monte_sim_dev_exp_core_32_16_50_s::thread_tmp_V_1_fu_586_p4() {
    tmp_V_1_fu_586_p4 = tmp_V_1_fu_586_p1.read().range(22, 18);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_tmp_V_2_fu_596_p1() {
    tmp_V_2_fu_596_p1 = x_V.read();
}

void monte_sim_dev_exp_core_32_16_50_s::thread_tmp_V_2_fu_596_p4() {
    tmp_V_2_fu_596_p4 = tmp_V_2_fu_596_p1.read().range(17, 15);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_tmp_V_fu_576_p1() {
    tmp_V_fu_576_p1 = x_V.read();
}

void monte_sim_dev_exp_core_32_16_50_s::thread_tmp_fu_292_p1() {
    tmp_fu_292_p1 = x_V.read();
}

void monte_sim_dev_exp_core_32_16_50_s::thread_tmp_fu_292_p3() {
    tmp_fu_292_p3 = tmp_fu_292_p1.read().range(41, 41);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_trunc_ln5_fu_1082_p4() {
    trunc_ln5_fu_1082_p4 = y_l_V_fu_1077_p2.read().range(49, 4);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_trunc_ln612_1_fu_960_p1() {
    trunc_ln612_1_fu_960_p1 = f_x_msb_2_table_V_q0.read().range(41-1, 0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_trunc_ln612_fu_280_p0() {
    trunc_ln612_fu_280_p0 = x_V.read();
}

void monte_sim_dev_exp_core_32_16_50_s::thread_trunc_ln612_fu_280_p1() {
    trunc_ln612_fu_280_p1 = trunc_ln612_fu_280_p0.read().range(34-1, 0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_trunc_ln703_1_fu_1121_p1() {
    trunc_ln703_1_fu_1121_p1 = p_Val2_84_fu_1109_p3.read().range(39-1, 0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_trunc_ln703_2_fu_1125_p1() {
    trunc_ln703_2_fu_1125_p1 = p_Val2_84_fu_1109_p3.read().range(45-1, 0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_trunc_ln703_3_fu_1129_p1() {
    trunc_ln703_3_fu_1129_p1 = p_Val2_84_fu_1109_p3.read().range(44-1, 0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_trunc_ln703_4_fu_1133_p1() {
    trunc_ln703_4_fu_1133_p1 = p_Val2_84_fu_1109_p3.read().range(42-1, 0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_trunc_ln703_fu_266_p0() {
    trunc_ln703_fu_266_p0 = x_V.read();
}

void monte_sim_dev_exp_core_32_16_50_s::thread_trunc_ln703_fu_266_p1() {
    trunc_ln703_fu_266_p1 = trunc_ln703_fu_266_p0.read().range(18-1, 0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_trunc_ln708_fu_611_p0() {
    trunc_ln708_fu_611_p0 = x_V.read();
}

void monte_sim_dev_exp_core_32_16_50_s::thread_trunc_ln708_fu_611_p1() {
    trunc_ln708_fu_611_p1 = trunc_ln708_fu_611_p0.read().range(15-1, 0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_x_l_V_fu_262_p0() {
    x_l_V_fu_262_p0 = x_V.read();
}

void monte_sim_dev_exp_core_32_16_50_s::thread_x_l_V_fu_262_p1() {
    x_l_V_fu_262_p1 = esl_sext<73,42>(x_l_V_fu_262_p0.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_x_msb_4_5_lsb_V_fu_798_p3() {
    x_msb_4_5_lsb_V_fu_798_p3 = esl_concat<18,15>(trunc_ln703_reg_1259.read(), ap_const_lv15_0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_x_msb_5_lsb_V_fu_615_p3() {
    x_msb_5_lsb_V_fu_615_p3 = esl_concat<15,1>(trunc_ln708_fu_611_p1.read(), ap_const_lv1_0);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_10_fu_448_p2() {
    xor_ln1311_10_fu_448_p2 = (tmp_fu_292_p3.read() ^ p_Result_10_fu_440_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_11_fu_462_p2() {
    xor_ln1311_11_fu_462_p2 = (tmp_fu_292_p3.read() ^ p_Result_s_85_fu_454_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_12_fu_476_p2() {
    xor_ln1311_12_fu_476_p2 = (tmp_fu_292_p3.read() ^ p_Result_11_fu_468_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_13_fu_490_p2() {
    xor_ln1311_13_fu_490_p2 = (tmp_fu_292_p3.read() ^ p_Result_12_fu_482_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_14_fu_504_p2() {
    xor_ln1311_14_fu_504_p2 = (tmp_fu_292_p3.read() ^ p_Result_13_fu_496_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_15_fu_518_p2() {
    xor_ln1311_15_fu_518_p2 = (tmp_fu_292_p3.read() ^ p_Result_14_fu_510_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_16_fu_532_p2() {
    xor_ln1311_16_fu_532_p2 = (tmp_fu_292_p3.read() ^ p_Result_15_fu_524_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_17_fu_546_p2() {
    xor_ln1311_17_fu_546_p2 = (tmp_fu_292_p3.read() ^ p_Result_16_fu_538_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_18_fu_560_p2() {
    xor_ln1311_18_fu_560_p2 = (tmp_fu_292_p3.read() ^ p_Result_17_fu_552_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_1_fu_322_p2() {
    xor_ln1311_1_fu_322_p2 = (tmp_fu_292_p3.read() ^ p_Result_1_fu_314_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_2_fu_336_p2() {
    xor_ln1311_2_fu_336_p2 = (tmp_fu_292_p3.read() ^ p_Result_2_fu_328_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_3_fu_350_p2() {
    xor_ln1311_3_fu_350_p2 = (tmp_fu_292_p3.read() ^ p_Result_3_fu_342_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_4_fu_364_p2() {
    xor_ln1311_4_fu_364_p2 = (tmp_fu_292_p3.read() ^ p_Result_4_fu_356_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_5_fu_378_p2() {
    xor_ln1311_5_fu_378_p2 = (tmp_fu_292_p3.read() ^ p_Result_5_fu_370_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_6_fu_392_p2() {
    xor_ln1311_6_fu_392_p2 = (tmp_fu_292_p3.read() ^ p_Result_6_fu_384_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_7_fu_406_p2() {
    xor_ln1311_7_fu_406_p2 = (tmp_fu_292_p3.read() ^ p_Result_7_fu_398_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_8_fu_420_p2() {
    xor_ln1311_8_fu_420_p2 = (tmp_fu_292_p3.read() ^ p_Result_8_fu_412_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_9_fu_434_p2() {
    xor_ln1311_9_fu_434_p2 = (tmp_fu_292_p3.read() ^ p_Result_9_fu_426_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1311_fu_308_p2() {
    xor_ln1311_fu_308_p2 = (tmp_fu_292_p3.read() ^ p_Result_s_fu_300_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_xor_ln1315_fu_1092_p2() {
    xor_ln1315_fu_1092_p2 = (tmp_reg_1264_pp0_iter14_reg.read() ^ ap_const_lv1_1);
}

void monte_sim_dev_exp_core_32_16_50_s::thread_y_V_fu_1137_p2() {
    y_V_fu_1137_p2 = (!ap_const_lv47_40.is_01() || !zext_ln1314_fu_1117_p1.read().is_01())? sc_lv<47>(): (sc_biguint<47>(ap_const_lv47_40) + sc_biguint<47>(zext_ln1314_fu_1117_p1.read()));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_y_l_V_fu_1077_p2() {
    y_l_V_fu_1077_p2 = (!zext_ln703_8_fu_1074_p1.read().is_01() || !exp_x_msb_1_V_reg_1397_pp0_iter14_reg.read().is_01())? sc_lv<50>(): (sc_biguint<50>(zext_ln703_8_fu_1074_p1.read()) + sc_biguint<50>(exp_x_msb_1_V_reg_1397_pp0_iter14_reg.read()));
}

void monte_sim_dev_exp_core_32_16_50_s::thread_zext_ln1192_fu_921_p1() {
    zext_ln1192_fu_921_p1 = esl_zext<47,42>(shl_ln_fu_913_p4.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_zext_ln1314_fu_1117_p1() {
    zext_ln1314_fu_1117_p1 = esl_zext<47,46>(p_Val2_84_fu_1109_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_zext_ln544_1_fu_606_p1() {
    zext_ln544_1_fu_606_p1 = esl_zext<64,3>(tmp_V_2_fu_596_p4.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_zext_ln544_2_fu_667_p1() {
    zext_ln544_2_fu_667_p1 = esl_zext<64,5>(tmp_V_1_fu_586_p4.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_zext_ln544_3_fu_881_p1() {
    zext_ln544_3_fu_881_p1 = esl_zext<64,8>(tmp_V_reg_1275_pp0_iter3_reg.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_zext_ln544_4_fu_1007_p1() {
    zext_ln544_4_fu_1007_p1 = esl_zext<64,8>(p_Result_31_fu_991_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_zext_ln703_2_fu_808_p1() {
    zext_ln703_2_fu_808_p1 = esl_zext<8,7>(f_x_msb_4_table_V_q0.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_zext_ln703_7_fu_1033_p1() {
    zext_ln703_7_fu_1033_p1 = esl_zext<57,48>(exp_x_msb_3_4_lsb_m_1_V_reg_1367_pp0_iter9_reg.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_zext_ln703_8_fu_1074_p1() {
    zext_ln703_8_fu_1074_p1 = esl_zext<50,48>(y_lo_s_V_reg_1413.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_zext_ln703_fu_831_p1() {
    zext_ln703_fu_831_p1 = esl_zext<34,33>(x_msb_4_5_lsb_V_fu_798_p3.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_zext_ln728_8_fu_909_p1() {
    zext_ln728_8_fu_909_p1 = esl_zext<47,46>(rhs_V_fu_899_p5.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_zext_ln728_9_fu_1023_p1() {
    zext_ln728_9_fu_1023_p1 = esl_zext<57,56>(rhs_V_9_fu_1015_p4.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_zext_ln728_fu_827_p1() {
    zext_ln728_fu_827_p1 = esl_zext<34,17>(lhs_V_fu_818_p4.read());
}

void monte_sim_dev_exp_core_32_16_50_s::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
break;
        default : 
            ap_NS_fsm = "X";
            break;
    }
}

}

