// Seed: 119066913
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    output wire id_5
);
  wire [-1 : -1] id_7;
  wor id_8 = 1'b0;
  assign module_1.id_1 = 0;
  assign id_8 = id_7 - id_7;
endmodule
module module_1 (
    output tri1  id_0,
    input  wand  id_1,
    output tri   id_2,
    input  tri   id_3,
    input  tri0  id_4,
    input  wire  id_5,
    output wire  id_6,
    input  tri   id_7,
    input  tri0  id_8,
    output logic id_9,
    input  tri   id_10,
    output uwire id_11
);
  integer [-1 : 1 'b0] id_13;
  ;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_6,
      id_11,
      id_8,
      id_2
  );
  parameter id_14 = -1;
  assign id_6 = 1'b0;
  always @(posedge id_1 or posedge id_10) begin : LABEL_0
    fork
      id_15(id_10, id_13, id_15);
    join_any
    id_9 = -1 ==? 1'b0;
    if ((-1) + -1) id_15 <= -1;
  end
endmodule
