{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475094620624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475094620624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 28 13:30:20 2016 " "Processing started: Wed Sep 28 13:30:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475094620624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475094620624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475094620624 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1475094621608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "VHDL/vga_pll.v" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN311/Lab 2/Task2_3_4/VHDL/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475094621670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475094621670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VHDL/vga_controller.v" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN311/Lab 2/Task2_3_4/VHDL/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475094621670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475094621670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "VHDL/vga_address_translator.v" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN311/Lab 2/Task2_3_4/VHDL/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475094621686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475094621686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "VHDL/vga_adapter.v" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN311/Lab 2/Task2_3_4/VHDL/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475094621686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475094621686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/task2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/task2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 task2-rtl " "Found design unit 1: task2-rtl" {  } { { "VHDL/task2.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN311/Lab 2/Task2_3_4/VHDL/task2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475094622374 ""} { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Found entity 1: task2" {  } { { "VHDL/task2.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN311/Lab 2/Task2_3_4/VHDL/task2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475094622374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475094622374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xaxis_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xaxis_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xaxis_controller-behaviorial " "Found design unit 1: xaxis_controller-behaviorial" {  } { { "xaxis_controller.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN311/Lab 2/Task2_3_4/xaxis_controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475094622374 ""} { "Info" "ISGN_ENTITY_NAME" "1 xaxis_controller " "Found entity 1: xaxis_controller" {  } { { "xaxis_controller.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN311/Lab 2/Task2_3_4/xaxis_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475094622374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475094622374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yaxis_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file yaxis_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 yaxis_controller-behaviorial " "Found design unit 1: yaxis_controller-behaviorial" {  } { { "yaxis_controller.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN311/Lab 2/Task2_3_4/yaxis_controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475094622374 ""} { "Info" "ISGN_ENTITY_NAME" "1 yaxis_controller " "Found entity 1: yaxis_controller" {  } { { "yaxis_controller.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN311/Lab 2/Task2_3_4/yaxis_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475094622374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475094622374 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out ydone task2.vhd(113) " "VHDL error at task2.vhd(113): cannot associate formal port \"ydone\" of mode \"out\" with an expression" {  } { { "VHDL/task2.vhd" "" { Text "C:/Users/Henry Kao/Documents/School/CPEN311/Lab 2/Task2_3_4/VHDL/task2.vhd" 113 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1475094622374 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475094622545 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 28 13:30:22 2016 " "Processing ended: Wed Sep 28 13:30:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475094622545 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475094622545 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475094622545 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475094622545 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475094623170 ""}
