 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 5
Design : fir
Version: R-2020.09-SP5
Date   : Tue Mar 11 06:50:25 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: arready_tmp_reg
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: awready_tmp_reg
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  arready_tmp_reg/CK (DFFRHQX1)            0.00       0.50 r
  arready_tmp_reg/Q (DFFRHQX1)             0.16       0.66 f
  U2199/Y (AOI2BB2XL)                      0.11       0.78 f
  awready_tmp_reg/D (DFFRQXL)              0.00       0.78 f
  data arrival time                                   0.78

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  awready_tmp_reg/CK (DFFRQXL)             0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: arready_tmp_reg
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: wready_tmp_reg
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  arready_tmp_reg/CK (DFFRHQX1)            0.00       0.50 r
  arready_tmp_reg/Q (DFFRHQX1)             0.16       0.66 f
  U2198/Y (AOI2BB2XL)                      0.11       0.78 f
  wready_tmp_reg/D (DFFRQXL)               0.00       0.78 f
  data arrival time                                   0.78

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  wready_tmp_reg/CK (DFFRQXL)              0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ss_tready_reg
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: ss_tready_reg
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  ss_tready_reg/CK (DFFRQXL)               0.00       0.50 r
  ss_tready_reg/Q (DFFRQXL)                0.23       0.73 r
  U420/Y (NOR4BXL)                         0.05       0.78 f
  ss_tready_reg/D (DFFRQXL)                0.00       0.78 f
  data arrival time                                   0.78

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  ss_tready_reg/CK (DFFRQXL)               0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: arready_tmp_reg
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: rvalid_tmp_reg
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  arready_tmp_reg/CK (DFFRHQX1)            0.00       0.50 r
  arready_tmp_reg/Q (DFFRHQX1)             0.16       0.66 f
  U1133/Y (AND2XL)                         0.13       0.79 f
  rvalid_tmp_reg/D (DFFRQXL)               0.00       0.79 f
  data arrival time                                   0.79

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  rvalid_tmp_reg/CK (DFFRQXL)              0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: arready_tmp_reg
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: arready_tmp_reg
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  arready_tmp_reg/CK (DFFRHQX1)            0.00       0.50 r
  arready_tmp_reg/Q (DFFRHQX1)             0.16       0.66 r
  U1134/Y (AOI2BB1XL)                      0.11       0.77 r
  arready_tmp_reg/D (DFFRHQX1)             0.00       0.77 r
  data arrival time                                   0.77

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  arready_tmp_reg/CK (DFFRHQX1)            0.00       0.60 r
  library hold time                       -0.03       0.57
  data required time                                  0.57
  -----------------------------------------------------------
  data required time                                  0.57
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.20


1
