#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Sep 01 10:42:10 2017
# Process ID: 6232
# Current directory: C:/Users/Van/CMPE_140/Lab 1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5800 C:\Users\Van\CMPE_140\Lab 1\Lab 1.xpr
# Log file: C:/Users/Van/CMPE_140/Lab 1/vivado.log
# Journal file: C:/Users/Van/CMPE_140/Lab 1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Van/CMPE_140/Lab 1/Lab 1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Harmander/CMPE_140/Lab 1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 765.238 ; gain = 107.047
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/modules.v} {C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/bcd_to_7seg.v} {C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/led_mux.v} {C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/factorial_machine_fpga.v} {C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/debounce2.v} {C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/factorial_CU_DP_wrap.v} {C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/factorial_CU.v} {C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/factorial_DP.v} {C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/clk_gen.v}}
WARNING: [filemgmt 56-12] File 'C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/modules.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/factorial_DP.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {{C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/factorial_machine_fpga.xdc}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sim_1/new/register_tb.v} {C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sim_1/new/factorial_CU_DP_wrap_tb.v} {C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sim_1/new/factorial_CU_tb.v} {C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sim_1/new/factorial_DP_tb.v} {C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sim_1/new/cnt_down_tb.v}}
WARNING: [filemgmt 56-12] File 'C:/Users/Van/CMPE_140/Lab 1/Lab 1.srcs/sim_1/new/cnt_down_tb.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sim_1
