
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _132_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: an[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.28 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.28 ^ _132_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.65 ^ _132_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display.digit_select[0] (net)
                  0.11    0.00    0.65 ^ _066_/A (sky130_fd_sc_hd__inv_2)
     4    0.01    0.03    0.05    0.70 v _066_/Y (sky130_fd_sc_hd__inv_2)
                                         _031_ (net)
                  0.03    0.00    0.70 v _067_/A (sky130_fd_sc_hd__or3_1)
     1    0.00    0.06    0.37    1.07 v _067_/X (sky130_fd_sc_hd__or3_1)
                                         _032_ (net)
                  0.06    0.00    1.07 v _068_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.16 v _068_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.02    0.00    1.16 v output2/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    1.34 v output2/X (sky130_fd_sc_hd__buf_2)
                                         an[1] (net)
                  0.09    0.00    1.34 v an[1] (out)
                                  1.34   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  6.41   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 193 unannotated drivers.
 clk
 control
 rst
 TopModule_10/HI
 TopModule_10/LO
 TopModule_11/HI
 TopModule_11/LO
 TopModule_12/HI
 TopModule_12/LO
 TopModule_13/HI
 TopModule_13/LO
 TopModule_14/HI
 TopModule_14/LO
 TopModule_15/HI
 TopModule_15/LO
 TopModule_16/HI
 TopModule_16/LO
 TopModule_17/HI
 TopModule_17/LO
 TopModule_18/HI
 TopModule_18/LO
 TopModule_19/HI
 TopModule_19/LO
 TopModule_20/HI
 TopModule_20/LO
 TopModule_21/HI
 TopModule_21/LO
 TopModule_22/HI
 TopModule_22/LO
 TopModule_23/HI
 TopModule_23/LO
 TopModule_24/HI
 TopModule_24/LO
 TopModule_25/HI
 TopModule_25/LO
 TopModule_26/HI
 TopModule_26/LO
 TopModule_27/HI
 TopModule_27/LO
 TopModule_28/HI
 TopModule_28/LO
 TopModule_29/HI
 TopModule_29/LO
 TopModule_30/HI
 TopModule_30/LO
 TopModule_31/HI
 TopModule_31/LO
 TopModule_32/HI
 TopModule_32/LO
 TopModule_33/HI
 TopModule_33/LO
 TopModule_34/HI
 TopModule_34/LO
 TopModule_35/HI
 TopModule_35/LO
 TopModule_36/HI
 TopModule_36/LO
 TopModule_37/HI
 TopModule_37/LO
 TopModule_38/HI
 TopModule_38/LO
 TopModule_39/HI
 TopModule_39/LO
 TopModule_40/HI
 TopModule_40/LO
 TopModule_41/HI
 TopModule_41/LO
 TopModule_42/HI
 TopModule_42/LO
 TopModule_43/HI
 TopModule_43/LO
 TopModule_5/HI
 TopModule_5/LO
 TopModule_6/HI
 TopModule_6/LO
 TopModule_7/HI
 TopModule_7/LO
 TopModule_8/HI
 TopModule_8/LO
 TopModule_9/HI
 TopModule_9/LO
 _064_/X
 _065_/X
 _066_/Y
 _067_/X
 _068_/X
 _069_/X
 _070_/X
 _071_/Y
 _072_/X
 _073_/X
 _074_/Y
 _075_/Y
 _076_/X
 _077_/X
 _078_/X
 _079_/Y
 _080_/X
 _081_/X
 _082_/X
 _083_/X
 _084_/X
 _085_/X
 _086_/Y
 _087_/Y
 _088_/X
 _089_/X
 _090_/X
 _091_/X
 _092_/Y
 _093_/X
 _094_/X
 _095_/Y
 _096_/X
 _097_/X
 _098_/X
 _099_/X
 _100_/X
 _101_/X
 _102_/X
 _103_/X
 _104_/X
 _105_/X
 _106_/X
 _107_/Y
 _108_/Y
 _109_/Y
 _110_/X
 _111_/Y
 _112_/X
 _113_/X
 _114_/X
 _115_/X
 _116_/X
 _117_/X
 _118_/X
 _119_/X
 _120_/X
 _121_/X
 _122_/X
 _123_/X
 _124_/X
 _125_/Y
 _126_/X
 _127_/X
 _128_/X
 _129_/X
 _130_/X
 _131_/Y
 _132_/Q
 _133_/Q
 _134_/Q
 _135_/Q
 _136_/Q
 _137_/Q
 _138_/Q
 _139_/Q
 _140_/Q
 _141_/Q
 _142_/Q
 _143_/Q
 _144_/Q
 _145_/Q
 _146_/Q
 _147_/Q
 _148_/Q
 _149_/Q
 _150_/Q
 _151_/Q
 clkbuf_0_clk/X
 clkbuf_1_0__f_clk/X
 clkbuf_1_1__f_clk/X
 hold1/X
 hold10/X
 hold11/X
 hold12/X
 hold13/X
 hold14/X
 hold15/X
 hold16/X
 hold17/X
 hold2/X
 hold3/X
 hold4/X
 hold5/X
 hold6/X
 hold7/X
 hold8/X
 hold9/X
 output1/X
 output2/X
 output3/X
 output4/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 39 unconstrained endpoints.
  Result[0]
  Result[10]
  Result[11]
  Result[12]
  Result[13]
  Result[14]
  Result[15]
  Result[16]
  Result[17]
  Result[18]
  Result[19]
  Result[1]
  Result[20]
  Result[21]
  Result[22]
  Result[23]
  Result[24]
  Result[25]
  Result[26]
  Result[27]
  Result[28]
  Result[29]
  Result[2]
  Result[30]
  Result[31]
  Result[3]
  Result[4]
  Result[5]
  Result[6]
  Result[7]
  Result[8]
  Result[9]
  seg[0]
  seg[1]
  seg[2]
  seg[3]
  seg[4]
  seg[5]
  seg[6]
