
*** Running vivado
    with args -log mfp_nexys4_ddr.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mfp_nexys4_ddr.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mfp_nexys4_ddr.tcl -notrace
Command: synth_design -top mfp_nexys4_ddr -part xc7a100tcsg324-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP 'clk_wiz_0' has a read-only file:
   '/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/ip/clk_wiz_0.xcix'
IP is write protected. * IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 90096
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2291.492 ; gain = 0.000 ; free physical = 145 ; free virtual = 7642
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mfp_nexys4_ddr' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/mfp_nexys4_ddr.v:18]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.runs/synth_1/.Xil/Vivado-90061-parrot/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.runs/synth_1/.Xil/Vivado-90061-parrot/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'sc_interrupt_sys' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/sc_interrupt.v:7]
	Parameter IMEM_FILE bound to: /home/mr-robot/Documents/arch/module01/mips-cpu/Software/Assembly/scintcode7segment/imem.mem - type: string 
	Parameter DMEM_FILE bound to: /home/mr-robot/Documents/arch/module01/mips-cpu/Software/Assembly/scintcode7segment/dmem.mem - type: string 
INFO: [Synth 8-6157] synthesizing module 'sccpu_intr' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/sccpu_intr.v:6]
	Parameter BASE bound to: 8 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sccu_intr' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/sccu_intr.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sccu_intr' (4#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/sccu_intr.v:6]
INFO: [Synth 8-6157] synthesizing module 'dff32' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/dff32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dff32' (5#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/dff32.v:6]
INFO: [Synth 8-6157] synthesizing module 'cla32' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/cla32.v:6]
INFO: [Synth 8-6157] synthesizing module 'cla_32' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/cla_32.v:6]
INFO: [Synth 8-6157] synthesizing module 'cla_16' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/cla_16.v:6]
INFO: [Synth 8-6157] synthesizing module 'cla_8' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/cla_8.v:6]
INFO: [Synth 8-6157] synthesizing module 'cla_4' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/cla_4.v:6]
INFO: [Synth 8-6157] synthesizing module 'cla_2' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/cla_2.v:6]
INFO: [Synth 8-6157] synthesizing module 'add' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/add.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add' (6#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/add.v:6]
INFO: [Synth 8-6157] synthesizing module 'gp' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/gp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gp' (7#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/gp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cla_2' (8#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/cla_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cla_4' (9#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/cla_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cla_8' (10#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/cla_8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cla_16' (11#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/cla_16.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cla_32' (12#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/cla_32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cla32' (13#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/cla32.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux2x32' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/mux2x32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux2x32' (14#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/mux2x32.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux2x5' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/mux2x5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux2x5' (15#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/mux2x5.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x32' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/mux4x32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x32' (16#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/mux4x32.v:6]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/regfile.v:6]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (17#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/regfile.v:6]
INFO: [Synth 8-6157] synthesizing module 'alu_ov' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/alu_ov.v:6]
INFO: [Synth 8-6157] synthesizing module 'addsub32' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/addsub32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'addsub32' (18#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/addsub32.v:6]
INFO: [Synth 8-6157] synthesizing module 'shift' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/shift.v:6]
INFO: [Synth 8-6155] done synthesizing module 'shift' (19#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/shift.v:6]
INFO: [Synth 8-6155] done synthesizing module 'alu_ov' (20#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/alu_ov.v:6]
INFO: [Synth 8-6157] synthesizing module 'dffe32' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/dffe32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dffe32' (21#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/dffe32.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/sccpu_intr.v:109]
INFO: [Synth 8-6157] synthesizing module 'mips_bad_inst_det' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/mips_bad_inst_det.v:11]
INFO: [Synth 8-251] WARNING: Instruction 0xxxxxxxxx is unrecognized by the simulation unimplemented instruction detector [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/mips_bad_inst_det.v:65]
INFO: [Synth 8-6155] done synthesizing module 'mips_bad_inst_det' (22#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/mips_bad_inst_det.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sccpu_intr' (23#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/sccpu_intr.v:6]
INFO: [Synth 8-6157] synthesizing module 'sccomp_decoder' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/sccomp_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sccomp_decoder' (24#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/sccomp_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'uram' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/uram.v:2]
	Parameter A_WIDTH bound to: 9 - type: integer 
	Parameter INIT_FILE bound to: /home/mr-robot/Documents/arch/module01/mips-cpu/Software/Assembly/scintcode7segment/dmem.mem - type: string 
	Parameter READ_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/mr-robot/Documents/arch/module01/mips-cpu/Software/Assembly/scintcode7segment/dmem.mem' is read successfully [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/uram.v:38]
INFO: [Synth 8-6155] done synthesizing module 'uram' (25#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/uram.v:2]
INFO: [Synth 8-6157] synthesizing module 'uram__parameterized0' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/uram.v:2]
	Parameter A_WIDTH bound to: 9 - type: integer 
	Parameter INIT_FILE bound to: /home/mr-robot/Documents/arch/module01/mips-cpu/Software/Assembly/scintcode7segment/imem.mem - type: string 
	Parameter READ_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/mr-robot/Documents/arch/module01/mips-cpu/Software/Assembly/scintcode7segment/imem.mem' is read successfully [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/uram.v:38]
INFO: [Synth 8-6155] done synthesizing module 'uram__parameterized0' (25#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/uram.v:2]
INFO: [Synth 8-6157] synthesizing module 'cpugpio' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/cpugpio.v:9]
INFO: [Synth 8-6157] synthesizing module 'milliscounter' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/milliscounter.v:7]
INFO: [Synth 8-6155] done synthesizing module 'milliscounter' (26#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/milliscounter.v:7]
INFO: [Synth 8-6157] synthesizing module 'buzzer' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/buzzer.v:7]
INFO: [Synth 8-6157] synthesizing module 'regR' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/buzzer.v:66]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regR' (27#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/buzzer.v:66]
INFO: [Synth 8-6157] synthesizing module 'microsCounter' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/buzzer.v:30]
INFO: [Synth 8-6155] done synthesizing module 'microsCounter' (28#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/buzzer.v:30]
INFO: [Synth 8-6157] synthesizing module 'toggleBuzz' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/buzzer.v:51]
INFO: [Synth 8-6155] done synthesizing module 'toggleBuzz' (29#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/buzzer.v:51]
INFO: [Synth 8-6155] done synthesizing module 'buzzer' (30#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/buzzer.v:7]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/SPI_Master.v:56]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (31#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/SPI_Master.v:56]
INFO: [Synth 8-6157] synthesizing module 'pmod_als_spi_receiver' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pmod_als_spi_receiver' (32#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v:1]
INFO: [Synth 8-6157] synthesizing module 'sevensegtimer' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/sevensegtimer.v:7]
INFO: [Synth 8-6157] synthesizing module 'sevensegdec' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/sevensegdec.v:7]
INFO: [Synth 8-226] default block is never used [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/sevensegdec.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdec' (33#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/sevensegdec.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/sevensegtimer.v:51]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (34#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/sevensegtimer.v:51]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/sevensegtimer.v:51]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (34#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/sevensegtimer.v:51]
INFO: [Synth 8-6157] synthesizing module 'mux8' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/sevensegtimer.v:64]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/sevensegtimer.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (35#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/sevensegtimer.v:64]
INFO: [Synth 8-6157] synthesizing module 'mux8__parameterized0' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/sevensegtimer.v:64]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/sevensegtimer.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux8__parameterized0' (35#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/sevensegtimer.v:64]
INFO: [Synth 8-6155] done synthesizing module 'sevensegtimer' (36#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/sevensegtimer.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/cpugpio.v:153]
INFO: [Synth 8-6155] done synthesizing module 'cpugpio' (37#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/io/cpugpio.v:9]
WARNING: [Synth 8-7071] port 'dataout_ready' of module 'cpugpio' is unconnected for instance 'gpio' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/sc_interrupt.v:93]
WARNING: [Synth 8-7023] instance 'gpio' of module 'cpugpio' has 24 connections declared, but only 23 given [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/sc_interrupt.v:93]
INFO: [Synth 8-6157] synthesizing module 'debug_control' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/3rd Party IP/examples/debug_control.v:1]
	Parameter CLKS_PER_BIT bound to: 434 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmdproc' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v:22]
	Parameter CLKS_PER_BIT bound to: 434 - type: integer 
	Parameter CHAR_CR bound to: 8'b00001101 
	Parameter CHAR_LF bound to: 8'b00001010 
	Parameter CHAR_SP bound to: 8'b00100000 
	Parameter CHAR_0 bound to: 8'b00110000 
	Parameter CHAR_1 bound to: 8'b00110001 
	Parameter CHAR_2 bound to: 8'b00110010 
	Parameter CHAR_3 bound to: 8'b00110011 
	Parameter CHAR_4 bound to: 8'b00110100 
	Parameter CHAR_5 bound to: 8'b00110101 
	Parameter CHAR_6 bound to: 8'b00110110 
	Parameter CHAR_7 bound to: 8'b00110111 
	Parameter CHAR_8 bound to: 8'b00111000 
	Parameter CHAR_9 bound to: 8'b00111001 
	Parameter CHAR_QM bound to: 8'b00111111 
	Parameter CHAR_A bound to: 8'b01000001 
	Parameter CHAR_B bound to: 8'b01000010 
	Parameter CHAR_C bound to: 8'b01000011 
	Parameter CHAR_D bound to: 8'b01000100 
	Parameter CHAR_E bound to: 8'b01000101 
	Parameter CHAR_F bound to: 8'b01000110 
	Parameter CHAR_G bound to: 8'b01000111 
	Parameter CHAR_H bound to: 8'b01001000 
	Parameter CHAR_I bound to: 8'b01001001 
	Parameter CHAR_J bound to: 8'b01001010 
	Parameter CHAR_K bound to: 8'b01001011 
	Parameter CHAR_L bound to: 8'b01001100 
	Parameter CHAR_M bound to: 8'b01001101 
	Parameter CHAR_N bound to: 8'b01001110 
	Parameter CHAR_O bound to: 8'b01001111 
	Parameter CHAR_P bound to: 8'b01010000 
	Parameter CHAR_Q bound to: 8'b01010001 
	Parameter CHAR_R bound to: 8'b01010010 
	Parameter CHAR_S bound to: 8'b01010011 
	Parameter CHAR_T bound to: 8'b01010100 
	Parameter CHAR_U bound to: 8'b01010101 
	Parameter CHAR_V bound to: 8'b01010110 
	Parameter CHAR_W bound to: 8'b01010111 
	Parameter CHAR_X bound to: 8'b01011000 
	Parameter CHAR_Y bound to: 8'b01011001 
	Parameter CHAR_Z bound to: 8'b01011010 
	Parameter CHAR_a bound to: 8'b01100001 
	Parameter CHAR_b bound to: 8'b01100010 
	Parameter CHAR_c bound to: 8'b01100011 
	Parameter CHAR_d bound to: 8'b01100100 
	Parameter CHAR_e bound to: 8'b01100101 
	Parameter CHAR_f bound to: 8'b01100110 
	Parameter CHAR_g bound to: 8'b01100111 
	Parameter CHAR_h bound to: 8'b01101000 
	Parameter CHAR_i bound to: 8'b01101001 
	Parameter CHAR_j bound to: 8'b01101010 
	Parameter CHAR_k bound to: 8'b01101011 
	Parameter CHAR_l bound to: 8'b01101100 
	Parameter CHAR_m bound to: 8'b01101101 
	Parameter CHAR_n bound to: 8'b01101110 
	Parameter CHAR_o bound to: 8'b01101111 
	Parameter CHAR_p bound to: 8'b01110000 
	Parameter CHAR_q bound to: 8'b01110001 
	Parameter CHAR_r bound to: 8'b01110010 
	Parameter CHAR_s bound to: 8'b01110011 
	Parameter CHAR_t bound to: 8'b01110100 
	Parameter CHAR_u bound to: 8'b01110101 
	Parameter CHAR_v bound to: 8'b01110110 
	Parameter CHAR_w bound to: 8'b01110111 
	Parameter CHAR_x bound to: 8'b01111000 
	Parameter CHAR_y bound to: 8'b01111001 
	Parameter CHAR_z bound to: 8'b01111010 
	Parameter STATE_UART_RX bound to: 0 - type: integer 
	Parameter STATE_PROCESS bound to: 1 - type: integer 
	Parameter STATE_STRING_BUILD bound to: 2 - type: integer 
	Parameter STATE_UART_TX bound to: 3 - type: integer 
	Parameter CMD_NONE bound to: 0 - type: integer 
	Parameter CMD_HALT bound to: 1 - type: integer 
	Parameter CMD_RESET bound to: 2 - type: integer 
	Parameter CMD_STEP bound to: 3 - type: integer 
	Parameter CMD_GO bound to: 4 - type: integer 
	Parameter CMD_ADDR bound to: 5 - type: integer 
	Parameter CMD_WRITE bound to: 6 - type: integer 
	Parameter CMD_READ bound to: 7 - type: integer 
	Parameter CMD_IMEM bound to: 8 - type: integer 
	Parameter CMD_DMEM bound to: 9 - type: integer 
	Parameter CMD_EXTRESET bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'UART_TX' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:14]
	Parameter CLKS_PER_BIT bound to: 434 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter TX_START_BIT bound to: 3'b001 
	Parameter TX_DATA_BITS bound to: 3'b010 
	Parameter TX_STOP_BIT bound to: 3'b011 
	Parameter CLEANUP bound to: 3'b100 
	Parameter TX_FRAMING bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'UART_TX' (38#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:14]
INFO: [Synth 8-6157] synthesizing module 'UART_RX' [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v:15]
	Parameter CLKS_PER_BIT bound to: 434 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter RX_START_BIT bound to: 3'b001 
	Parameter RX_DATA_BITS bound to: 3'b010 
	Parameter RX_STOP_BIT bound to: 3'b011 
	Parameter CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'UART_RX' (39#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v:15]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v:279]
INFO: [Synth 8-6155] done synthesizing module 'cmdproc' (40#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'debug_control' (41#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/3rd Party IP/examples/debug_control.v:1]
WARNING: [Synth 8-6104] Input port 'JB' has an internal driver [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/sc_interrupt.v:117]
INFO: [Synth 8-6155] done synthesizing module 'sc_interrupt_sys' (42#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/sc_interrupt.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mfp_nexys4_ddr' (43#1) [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.srcs/sources_1/imports/sccompintFPGA/mfp_nexys4_ddr.v:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2291.492 ; gain = 0.000 ; free physical = 716 ; free virtual = 7625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2291.492 ; gain = 0.000 ; free physical = 730 ; free virtual = 7685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2291.492 ; gain = 0.000 ; free physical = 730 ; free virtual = 7685
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2291.492 ; gain = 0.000 ; free physical = 687 ; free virtual = 7676
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.runs/synth_1/.Xil/Vivado-90061-parrot/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Finished Parsing XDC File [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.runs/synth_1/.Xil/Vivado-90061-parrot/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Parsing XDC File [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/mfp_nexys4_ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'DP'. [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/mfp_nexys4_ddr.xdc:68]
WARNING: [Vivado 12-508] No pins matched 'clk_wiz_0/inst/plle2_adv_inst/CLKOUT0'. [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/mfp_nexys4_ddr.xdc:254]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/mfp_nexys4_ddr.xdc:256]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/mfp_nexys4_ddr.xdc:260]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'JB[4]' is not supported, ignoring it [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/mfp_nexys4_ddr.xdc:285]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'JB[4]' is not supported, ignoring it [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/mfp_nexys4_ddr.xdc:286]
Finished Parsing XDC File [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/mfp_nexys4_ddr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/mfp_nexys4_ddr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mfp_nexys4_ddr_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/Common/mfp_nexys4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mfp_nexys4_ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mfp_nexys4_ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.379 ; gain = 0.000 ; free physical = 408 ; free virtual = 7581
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2323.379 ; gain = 0.000 ; free physical = 400 ; free virtual = 7581
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2323.379 ; gain = 31.887 ; free physical = 451 ; free virtual = 7657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2323.379 ; gain = 31.887 ; free physical = 451 ; free virtual = 7657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  {/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.runs/synth_1/.Xil/Vivado-90061-parrot/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  {/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.runs/synth_1/.Xil/Vivado-90061-parrot/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2323.379 ; gain = 31.887 ; free physical = 451 ; free virtual = 7657
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_TX'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmdproc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
            TX_START_BIT |                              001 |                              001
            TX_DATA_BITS |                              010 |                              010
             TX_STOP_BIT |                              011 |                              011
              TX_FRAMING |                              100 |                              110
                 CLEANUP |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           STATE_UART_RX |                               00 |                               00
           STATE_PROCESS |                               01 |                               01
      STATE_STRING_BUILD |                               10 |                               10
           STATE_UART_TX |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cmdproc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2323.379 ; gain = 31.887 ; free physical = 372 ; free virtual = 7647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 6     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 96    
+---Registers : 
	               32 Bit    Registers := 42    
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 7     
	                1 Bit    Registers := 30    
+---RAMs : 
	              16K Bit	(512 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 21    
	   4 Input   32 Bit        Muxes := 4     
	   6 Input   32 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   6 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 20    
	   6 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 8     
	   7 Input    8 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 10    
	  10 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 12    
	   3 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 95    
	  11 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 2323.379 ; gain = 31.887 ; free physical = 305 ; free virtual = 7619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------+------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object             | Inference | Size (Depth x Width) | Primitives      | 
+---------------+------------------------+-----------+----------------------+-----------------+
|mfp_nexys4_ddr | scint_sys/dmem/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64	 | 
|mfp_nexys4_ddr | scint_sys/imem/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64	 | 
+---------------+------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 2323.379 ; gain = 31.887 ; free physical = 169 ; free virtual = 7502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:40 . Memory (MB): peak = 2367.402 ; gain = 75.910 ; free physical = 134 ; free virtual = 7457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+---------------+------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object             | Inference | Size (Depth x Width) | Primitives      | 
+---------------+------------------------+-----------+----------------------+-----------------+
|mfp_nexys4_ddr | scint_sys/dmem/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64	 | 
|mfp_nexys4_ddr | scint_sys/imem/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64	 | 
+---------------+------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 2394.410 ; gain = 102.918 ; free physical = 176 ; free virtual = 7450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:01:56 . Memory (MB): peak = 2406.285 ; gain = 114.793 ; free physical = 175 ; free virtual = 7450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:01:56 . Memory (MB): peak = 2406.285 ; gain = 114.793 ; free physical = 175 ; free virtual = 7450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:01:56 . Memory (MB): peak = 2406.285 ; gain = 114.793 ; free physical = 175 ; free virtual = 7450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:01:56 . Memory (MB): peak = 2406.285 ; gain = 114.793 ; free physical = 175 ; free virtual = 7450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:01:56 . Memory (MB): peak = 2406.285 ; gain = 114.793 ; free physical = 175 ; free virtual = 7450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:01:56 . Memory (MB): peak = 2406.285 ; gain = 114.793 ; free physical = 175 ; free virtual = 7450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz   |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |    22|
|4     |LUT1      |     8|
|5     |LUT2      |   174|
|6     |LUT3      |   229|
|7     |LUT4      |   238|
|8     |LUT5      |   394|
|9     |LUT6      |  1410|
|10    |MUXF7     |   267|
|11    |MUXF8     |    72|
|12    |RAM256X1S |   128|
|13    |FDCE      |  1512|
|14    |FDPE      |    47|
|15    |FDRE      |    78|
|16    |IBUF      |    25|
|17    |OBUF      |    41|
|18    |OBUFT     |     7|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:01:56 . Memory (MB): peak = 2406.285 ; gain = 114.793 ; free physical = 175 ; free virtual = 7450
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:01:53 . Memory (MB): peak = 2406.285 ; gain = 82.906 ; free physical = 229 ; free virtual = 7504
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:01:57 . Memory (MB): peak = 2406.293 ; gain = 114.793 ; free physical = 229 ; free virtual = 7504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2406.293 ; gain = 0.000 ; free physical = 196 ; free virtual = 7591
INFO: [Netlist 29-17] Analyzing 489 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2406.293 ; gain = 0.000 ; free physical = 136 ; free virtual = 7533
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 2406.293 ; gain = 114.930 ; free physical = 311 ; free virtual = 7710
INFO: [Common 17-1381] The checkpoint '/home/mr-robot/Documents/arch/module01/mips-cpu/RTL/CPUs/Single Cycle with Interrupts/sccompintFPGA.runs/synth_1/mfp_nexys4_ddr.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mfp_nexys4_ddr_utilization_synth.rpt -pb mfp_nexys4_ddr_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 26 18:55:02 2021...
