#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2001610 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20017a0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2015ef0 .functor NOT 1, L_0x2043100, C4<0>, C4<0>, C4<0>;
L_0x2042eb0 .functor XOR 1, L_0x2042d50, L_0x2042e10, C4<0>, C4<0>;
L_0x2042ff0 .functor XOR 1, L_0x2042eb0, L_0x2042f20, C4<0>, C4<0>;
v0x203dcf0_0 .net *"_ivl_10", 0 0, L_0x2042f20;  1 drivers
v0x203ddf0_0 .net *"_ivl_12", 0 0, L_0x2042ff0;  1 drivers
v0x203ded0_0 .net *"_ivl_2", 0 0, L_0x2040a50;  1 drivers
v0x203df90_0 .net *"_ivl_4", 0 0, L_0x2042d50;  1 drivers
v0x203e070_0 .net *"_ivl_6", 0 0, L_0x2042e10;  1 drivers
v0x203e1a0_0 .net *"_ivl_8", 0 0, L_0x2042eb0;  1 drivers
v0x203e280_0 .net "a", 0 0, v0x2039ca0_0;  1 drivers
v0x203e320_0 .net "b", 0 0, v0x2039d40_0;  1 drivers
v0x203e450_0 .net "c", 0 0, v0x2039de0_0;  1 drivers
v0x203e610_0 .var "clk", 0 0;
v0x203e6b0_0 .net "d", 0 0, v0x2039f50_0;  1 drivers
v0x203e7e0_0 .net "out_dut", 0 0, L_0x2042c40;  1 drivers
v0x203e880_0 .net "out_ref", 0 0, L_0x203f5d0;  1 drivers
v0x203e920_0 .var/2u "stats1", 159 0;
v0x203e9c0_0 .var/2u "strobe", 0 0;
v0x203ea80_0 .net "tb_match", 0 0, L_0x2043100;  1 drivers
v0x203eb40_0 .net "tb_mismatch", 0 0, L_0x2015ef0;  1 drivers
v0x203ec00_0 .net "wavedrom_enable", 0 0, v0x203a040_0;  1 drivers
v0x203eca0_0 .net "wavedrom_title", 511 0, v0x203a0e0_0;  1 drivers
L_0x2040a50 .concat [ 1 0 0 0], L_0x203f5d0;
L_0x2042d50 .concat [ 1 0 0 0], L_0x203f5d0;
L_0x2042e10 .concat [ 1 0 0 0], L_0x2042c40;
L_0x2042f20 .concat [ 1 0 0 0], L_0x203f5d0;
L_0x2043100 .cmp/eeq 1, L_0x2040a50, L_0x2042ff0;
S_0x2001930 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x20017a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x20063f0 .functor NOT 1, v0x2039de0_0, C4<0>, C4<0>, C4<0>;
L_0x20167b0 .functor NOT 1, v0x2039d40_0, C4<0>, C4<0>, C4<0>;
L_0x203edf0 .functor AND 1, L_0x20063f0, L_0x20167b0, C4<1>, C4<1>;
L_0x203ee90 .functor NOT 1, v0x2039f50_0, C4<0>, C4<0>, C4<0>;
L_0x203ef30 .functor NOT 1, v0x2039ca0_0, C4<0>, C4<0>, C4<0>;
L_0x203efa0 .functor AND 1, L_0x203ee90, L_0x203ef30, C4<1>, C4<1>;
L_0x203f080 .functor OR 1, L_0x203edf0, L_0x203efa0, C4<0>, C4<0>;
L_0x203f190 .functor AND 1, v0x2039ca0_0, v0x2039de0_0, C4<1>, C4<1>;
L_0x203f250 .functor AND 1, L_0x203f190, v0x2039f50_0, C4<1>, C4<1>;
L_0x203f310 .functor OR 1, L_0x203f080, L_0x203f250, C4<0>, C4<0>;
L_0x203f480 .functor AND 1, v0x2039d40_0, v0x2039de0_0, C4<1>, C4<1>;
L_0x203f4f0 .functor AND 1, L_0x203f480, v0x2039f50_0, C4<1>, C4<1>;
L_0x203f5d0 .functor OR 1, L_0x203f310, L_0x203f4f0, C4<0>, C4<0>;
v0x2016160_0 .net *"_ivl_0", 0 0, L_0x20063f0;  1 drivers
v0x2016200_0 .net *"_ivl_10", 0 0, L_0x203efa0;  1 drivers
v0x2038490_0 .net *"_ivl_12", 0 0, L_0x203f080;  1 drivers
v0x2038550_0 .net *"_ivl_14", 0 0, L_0x203f190;  1 drivers
v0x2038630_0 .net *"_ivl_16", 0 0, L_0x203f250;  1 drivers
v0x2038760_0 .net *"_ivl_18", 0 0, L_0x203f310;  1 drivers
v0x2038840_0 .net *"_ivl_2", 0 0, L_0x20167b0;  1 drivers
v0x2038920_0 .net *"_ivl_20", 0 0, L_0x203f480;  1 drivers
v0x2038a00_0 .net *"_ivl_22", 0 0, L_0x203f4f0;  1 drivers
v0x2038ae0_0 .net *"_ivl_4", 0 0, L_0x203edf0;  1 drivers
v0x2038bc0_0 .net *"_ivl_6", 0 0, L_0x203ee90;  1 drivers
v0x2038ca0_0 .net *"_ivl_8", 0 0, L_0x203ef30;  1 drivers
v0x2038d80_0 .net "a", 0 0, v0x2039ca0_0;  alias, 1 drivers
v0x2038e40_0 .net "b", 0 0, v0x2039d40_0;  alias, 1 drivers
v0x2038f00_0 .net "c", 0 0, v0x2039de0_0;  alias, 1 drivers
v0x2038fc0_0 .net "d", 0 0, v0x2039f50_0;  alias, 1 drivers
v0x2039080_0 .net "out", 0 0, L_0x203f5d0;  alias, 1 drivers
S_0x20391e0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x20017a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2039ca0_0 .var "a", 0 0;
v0x2039d40_0 .var "b", 0 0;
v0x2039de0_0 .var "c", 0 0;
v0x2039eb0_0 .net "clk", 0 0, v0x203e610_0;  1 drivers
v0x2039f50_0 .var "d", 0 0;
v0x203a040_0 .var "wavedrom_enable", 0 0;
v0x203a0e0_0 .var "wavedrom_title", 511 0;
S_0x2039480 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x20391e0;
 .timescale -12 -12;
v0x20396e0_0 .var/2s "count", 31 0;
E_0x1fd78b0/0 .event negedge, v0x2039eb0_0;
E_0x1fd78b0/1 .event posedge, v0x2039eb0_0;
E_0x1fd78b0 .event/or E_0x1fd78b0/0, E_0x1fd78b0/1;
E_0x1fd7ad0 .event negedge, v0x2039eb0_0;
E_0x1fe89f0 .event posedge, v0x2039eb0_0;
S_0x20397e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x20391e0;
 .timescale -12 -12;
v0x20399e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2039ac0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x20391e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x203a240 .scope module, "top_module1" "top_module" 3 106, 4 12 0, S_0x20017a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
v0x203d6e0_0 .net "a", 0 0, v0x2039ca0_0;  alias, 1 drivers
v0x203d7a0_0 .net "b", 0 0, v0x2039d40_0;  alias, 1 drivers
v0x203d860_0 .net "c", 0 0, v0x2039de0_0;  alias, 1 drivers
v0x203d900_0 .net "d", 0 0, v0x2039f50_0;  alias, 1 drivers
v0x203d9a0_0 .net "out", 0 0, L_0x2042c40;  alias, 1 drivers
S_0x203a530 .scope module, "kmap" "kmap_module" 4 21, 4 1 0, S_0x203a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x203f730 .functor NOT 1, v0x2039d40_0, C4<0>, C4<0>, C4<0>;
L_0x203f7a0 .functor AND 1, v0x2039ca0_0, L_0x203f730, C4<1>, C4<1>;
L_0x203f880 .functor NOT 1, v0x2039de0_0, C4<0>, C4<0>, C4<0>;
L_0x203fa00 .functor AND 1, L_0x203f7a0, L_0x203f880, C4<1>, C4<1>;
L_0x203fb40 .functor NOT 1, v0x2039f50_0, C4<0>, C4<0>, C4<0>;
L_0x203fcc0 .functor AND 1, L_0x203fa00, L_0x203fb40, C4<1>, C4<1>;
L_0x203fe10 .functor NOT 1, v0x2039d40_0, C4<0>, C4<0>, C4<0>;
L_0x203ff90 .functor AND 1, v0x2039ca0_0, L_0x203fe10, C4<1>, C4<1>;
L_0x20401b0 .functor AND 1, L_0x203ff90, v0x2039de0_0, C4<1>, C4<1>;
L_0x2040270 .functor NOT 1, v0x2039f50_0, C4<0>, C4<0>, C4<0>;
L_0x2040340 .functor AND 1, L_0x20401b0, L_0x2040270, C4<1>, C4<1>;
L_0x2040400 .functor OR 1, L_0x203fcc0, L_0x2040340, C4<0>, C4<0>;
L_0x2040580 .functor NOT 1, v0x2039ca0_0, C4<0>, C4<0>, C4<0>;
L_0x20405f0 .functor NOT 1, v0x2039d40_0, C4<0>, C4<0>, C4<0>;
L_0x2040510 .functor AND 1, L_0x2040580, L_0x20405f0, C4<1>, C4<1>;
L_0x2040780 .functor AND 1, L_0x2040510, v0x2039de0_0, C4<1>, C4<1>;
L_0x20408d0 .functor NOT 1, v0x2039f50_0, C4<0>, C4<0>, C4<0>;
L_0x2040940 .functor AND 1, L_0x2040780, L_0x20408d0, C4<1>, C4<1>;
L_0x2040af0 .functor OR 1, L_0x2040400, L_0x2040940, C4<0>, C4<0>;
L_0x2040c00 .functor AND 1, v0x2039ca0_0, v0x2039d40_0, C4<1>, C4<1>;
L_0x2040d20 .functor NOT 1, v0x2039de0_0, C4<0>, C4<0>, C4<0>;
L_0x2040d90 .functor AND 1, L_0x2040c00, L_0x2040d20, C4<1>, C4<1>;
L_0x2040f60 .functor AND 1, L_0x2040d90, v0x2039f50_0, C4<1>, C4<1>;
L_0x2041020 .functor OR 1, L_0x2040af0, L_0x2040f60, C4<0>, C4<0>;
L_0x2041200 .functor AND 1, v0x2039ca0_0, v0x2039d40_0, C4<1>, C4<1>;
L_0x2041270 .functor AND 1, L_0x2041200, v0x2039de0_0, C4<1>, C4<1>;
L_0x2041410 .functor AND 1, L_0x2041270, v0x2039f50_0, C4<1>, C4<1>;
L_0x20414d0 .functor OR 1, L_0x2041020, L_0x2041410, C4<0>, C4<0>;
L_0x20416d0 .functor NOT 1, v0x2039ca0_0, C4<0>, C4<0>, C4<0>;
L_0x2041740 .functor AND 1, L_0x20416d0, v0x2039d40_0, C4<1>, C4<1>;
L_0x2041900 .functor AND 1, L_0x2041740, v0x2039de0_0, C4<1>, C4<1>;
L_0x20419c0 .functor NOT 1, v0x2039f50_0, C4<0>, C4<0>, C4<0>;
L_0x2041b40 .functor AND 1, L_0x2041900, L_0x20419c0, C4<1>, C4<1>;
L_0x2041c50 .functor OR 1, L_0x20414d0, L_0x2041b40, C4<0>, C4<0>;
L_0x2041e80 .functor NOT 1, v0x2039d40_0, C4<0>, C4<0>, C4<0>;
L_0x2041ef0 .functor AND 1, v0x2039ca0_0, L_0x2041e80, C4<1>, C4<1>;
L_0x20420e0 .functor AND 1, L_0x2041ef0, v0x2039de0_0, C4<1>, C4<1>;
L_0x20421a0 .functor AND 1, L_0x20420e0, v0x2039f50_0, C4<1>, C4<1>;
L_0x20423a0 .functor OR 1, L_0x2041c50, L_0x20421a0, C4<0>, C4<0>;
L_0x20424b0 .functor NOT 1, v0x2039ca0_0, C4<0>, C4<0>, C4<0>;
L_0x2042670 .functor AND 1, L_0x20424b0, v0x2039d40_0, C4<1>, C4<1>;
L_0x2042730 .functor NOT 1, v0x2039de0_0, C4<0>, C4<0>, C4<0>;
L_0x2042900 .functor AND 1, L_0x2042670, L_0x2042730, C4<1>, C4<1>;
L_0x2042a10 .functor AND 1, L_0x2042900, v0x2039f50_0, C4<1>, C4<1>;
L_0x2042c40 .functor OR 1, L_0x20423a0, L_0x2042a10, C4<0>, C4<0>;
v0x203a7f0_0 .net *"_ivl_0", 0 0, L_0x203f730;  1 drivers
v0x203a8f0_0 .net *"_ivl_10", 0 0, L_0x203fcc0;  1 drivers
v0x203a9d0_0 .net *"_ivl_12", 0 0, L_0x203fe10;  1 drivers
v0x203aac0_0 .net *"_ivl_14", 0 0, L_0x203ff90;  1 drivers
v0x203aba0_0 .net *"_ivl_16", 0 0, L_0x20401b0;  1 drivers
v0x203acd0_0 .net *"_ivl_18", 0 0, L_0x2040270;  1 drivers
v0x203adb0_0 .net *"_ivl_2", 0 0, L_0x203f7a0;  1 drivers
v0x203ae90_0 .net *"_ivl_20", 0 0, L_0x2040340;  1 drivers
v0x203af70_0 .net *"_ivl_22", 0 0, L_0x2040400;  1 drivers
v0x203b050_0 .net *"_ivl_24", 0 0, L_0x2040580;  1 drivers
v0x203b130_0 .net *"_ivl_26", 0 0, L_0x20405f0;  1 drivers
v0x203b210_0 .net *"_ivl_28", 0 0, L_0x2040510;  1 drivers
v0x203b2f0_0 .net *"_ivl_30", 0 0, L_0x2040780;  1 drivers
v0x203b3d0_0 .net *"_ivl_32", 0 0, L_0x20408d0;  1 drivers
v0x203b4b0_0 .net *"_ivl_34", 0 0, L_0x2040940;  1 drivers
v0x203b590_0 .net *"_ivl_36", 0 0, L_0x2040af0;  1 drivers
v0x203b670_0 .net *"_ivl_38", 0 0, L_0x2040c00;  1 drivers
v0x203b860_0 .net *"_ivl_4", 0 0, L_0x203f880;  1 drivers
v0x203b940_0 .net *"_ivl_40", 0 0, L_0x2040d20;  1 drivers
v0x203ba20_0 .net *"_ivl_42", 0 0, L_0x2040d90;  1 drivers
v0x203bb00_0 .net *"_ivl_44", 0 0, L_0x2040f60;  1 drivers
v0x203bbe0_0 .net *"_ivl_46", 0 0, L_0x2041020;  1 drivers
v0x203bcc0_0 .net *"_ivl_48", 0 0, L_0x2041200;  1 drivers
v0x203bda0_0 .net *"_ivl_50", 0 0, L_0x2041270;  1 drivers
v0x203be80_0 .net *"_ivl_52", 0 0, L_0x2041410;  1 drivers
v0x203bf60_0 .net *"_ivl_54", 0 0, L_0x20414d0;  1 drivers
v0x203c040_0 .net *"_ivl_56", 0 0, L_0x20416d0;  1 drivers
v0x203c120_0 .net *"_ivl_58", 0 0, L_0x2041740;  1 drivers
v0x203c200_0 .net *"_ivl_6", 0 0, L_0x203fa00;  1 drivers
v0x203c2e0_0 .net *"_ivl_60", 0 0, L_0x2041900;  1 drivers
v0x203c3c0_0 .net *"_ivl_62", 0 0, L_0x20419c0;  1 drivers
v0x203c4a0_0 .net *"_ivl_64", 0 0, L_0x2041b40;  1 drivers
v0x203c580_0 .net *"_ivl_66", 0 0, L_0x2041c50;  1 drivers
v0x203c870_0 .net *"_ivl_68", 0 0, L_0x2041e80;  1 drivers
v0x203c950_0 .net *"_ivl_70", 0 0, L_0x2041ef0;  1 drivers
v0x203ca30_0 .net *"_ivl_72", 0 0, L_0x20420e0;  1 drivers
v0x203cb10_0 .net *"_ivl_74", 0 0, L_0x20421a0;  1 drivers
v0x203cbf0_0 .net *"_ivl_76", 0 0, L_0x20423a0;  1 drivers
v0x203ccd0_0 .net *"_ivl_78", 0 0, L_0x20424b0;  1 drivers
v0x203cdb0_0 .net *"_ivl_8", 0 0, L_0x203fb40;  1 drivers
v0x203ce90_0 .net *"_ivl_80", 0 0, L_0x2042670;  1 drivers
v0x203cf70_0 .net *"_ivl_82", 0 0, L_0x2042730;  1 drivers
v0x203d050_0 .net *"_ivl_84", 0 0, L_0x2042900;  1 drivers
v0x203d130_0 .net *"_ivl_86", 0 0, L_0x2042a10;  1 drivers
v0x203d210_0 .net "a", 0 0, v0x2039ca0_0;  alias, 1 drivers
v0x203d2b0_0 .net "b", 0 0, v0x2039d40_0;  alias, 1 drivers
v0x203d3a0_0 .net "c", 0 0, v0x2039de0_0;  alias, 1 drivers
v0x203d490_0 .net "d", 0 0, v0x2039f50_0;  alias, 1 drivers
v0x203d580_0 .net "out", 0 0, L_0x2042c40;  alias, 1 drivers
S_0x203dad0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x20017a0;
 .timescale -12 -12;
E_0x1fd7790 .event anyedge, v0x203e9c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x203e9c0_0;
    %nor/r;
    %assign/vec4 v0x203e9c0_0, 0;
    %wait E_0x1fd7790;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20391e0;
T_3 ;
    %fork t_1, S_0x2039480;
    %jmp t_0;
    .scope S_0x2039480;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20396e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2039f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2039de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2039d40_0, 0;
    %assign/vec4 v0x2039ca0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fe89f0;
    %load/vec4 v0x20396e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x20396e0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2039f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2039de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2039d40_0, 0;
    %assign/vec4 v0x2039ca0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1fd7ad0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2039ac0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd78b0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2039ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2039d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2039de0_0, 0;
    %assign/vec4 v0x2039f50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x20391e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x20017a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x203e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x203e9c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x20017a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x203e610_0;
    %inv;
    %store/vec4 v0x203e610_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x20017a0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2039eb0_0, v0x203eb40_0, v0x203e280_0, v0x203e320_0, v0x203e450_0, v0x203e6b0_0, v0x203e880_0, v0x203e7e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x20017a0;
T_7 ;
    %load/vec4 v0x203e920_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x203e920_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x203e920_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x203e920_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x203e920_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x203e920_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x203e920_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x20017a0;
T_8 ;
    %wait E_0x1fd78b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x203e920_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203e920_0, 4, 32;
    %load/vec4 v0x203ea80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x203e920_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203e920_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x203e920_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203e920_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x203e880_0;
    %load/vec4 v0x203e880_0;
    %load/vec4 v0x203e7e0_0;
    %xor;
    %load/vec4 v0x203e880_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x203e920_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203e920_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x203e920_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203e920_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/kmap2/iter3/response2/top_module.sv";
