

// Feedback calculation
assign feedback_value = r_reg[4] ^ r_reg[2];

// Next state calculation
always @ (posedge clk or posedge reset) begin
  if (reset) begin
    r_reg <= 5'b1;
  end else begin
    r_reg <= {r_reg[3:0], feedback_value};
  end
end

// Output assignment
assign q = r_reg;

endmodule