{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481263299436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481263299437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 00:01:39 2016 " "Processing started: Fri Dec 09 00:01:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481263299437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481263299437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481263299437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1481263299700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/comparator.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.sv 2 2 " "Found 2 design units, including 2 entities, in source file subtract.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtract " "Found entity 1: subtract" {  } { { "subtract.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/subtract.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308086 ""} { "Info" "ISGN_ENTITY_NAME" "2 subtract2 " "Found entity 2: subtract2" {  } { { "subtract.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/subtract.sv" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_add.sv 3 3 " "Found 3 design units, including 3 entities, in source file multiply_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_add " "Found entity 1: multiply_add" {  } { { "multiply_add.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/multiply_add.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308088 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_add_stage1 " "Found entity 2: mult_add_stage1" {  } { { "multiply_add.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/multiply_add.sv" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308088 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult_add_stage2 " "Found entity 3: mult_add_stage2" {  } { { "multiply_add.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/multiply_add.sv" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_acc.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_acc " "Found entity 1: mult_acc" {  } { { "mult_acc.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/mult_acc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_digit.sv 1 1 " "Found 1 design units, including 1 entities, in source file max_digit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max_digit " "Found entity 1: max_digit" {  } { { "max_digit.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/max_digit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix " "Found entity 1: matrix" {  } { { "matrix.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/matrix.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_color_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_color_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_color_out " "Found entity 1: vga_color_out" {  } { { "vga_color_out.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/vga_color_out.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_4x_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file stack_4x_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_4X_RAM " "Found entity 1: Stack_4X_RAM" {  } { { "Stack_4X_RAM.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Stack_4X_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb_4x.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb_4x.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_4X " "Found entity 1: RAW2RGB_4X" {  } { { "RAW2RGB_4X.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/RAW2RGB_4X.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col_4x.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror_col_4x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col_4X " "Found entity 1: Mirror_Col_4X" {  } { { "Mirror_Col_4X.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Mirror_Col_4X.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file stack_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_RAM " "Found entity 1: Stack_RAM" {  } { { "Stack_RAM.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Stack_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_ccd.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_ccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_CCD " "Found entity 1: DE2_CCD" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/I2C_CCD_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308135 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1481263308137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "RAW2RGB.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/RAW2RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "CCD_Capture.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/CCD_Capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col " "Found entity 1: Mirror_Col" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Mirror_Col.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Line_Buffer " "Found entity 1: my_Line_Buffer" {  } { { "my_Line_Buffer.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/my_Line_Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_stack_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file my_stack_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Stack_RAM " "Found entity 1: my_Stack_RAM" {  } { { "my_Stack_RAM.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/my_Stack_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_RD_FIFO " "Found entity 1: my_Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_WR_FIFO " "Found entity 1: my_Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_PLL " "Found entity 1: my_Sdram_PLL" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_clip.sv 1 1 " "Found 1 design units, including 1 entities, in source file sample_clip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sample_clip " "Found entity 1: sample_clip" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/sample_clip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bw_pixl.v 1 1 " "Found 1 design units, including 1 entities, in source file bw_pixl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bw_Pixl " "Found entity 1: Bw_Pixl" {  } { { "Bw_Pixl.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Bw_Pixl.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb2gray.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb2gray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2gray " "Found entity 1: rgb2gray" {  } { { "rgb2gray.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/rgb2gray.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray2bw.sv 1 1 " "Found 1 design units, including 1 entities, in source file gray2bw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gray2bw " "Found entity 1: gray2bw" {  } { { "gray2bw.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/gray2bw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speck_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file speck_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 special_clock " "Found entity 1: special_clock" {  } { { "speck_clock.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/speck_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdbw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rdbw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rdbw " "Found entity 1: rdbw" {  } { { "rdbw.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/rdbw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file read_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_ram " "Found entity 1: read_ram" {  } { { "read_ram.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/read_ram.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_wraddress.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_wraddress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_wraddress " "Found entity 1: sram_wraddress" {  } { { "sram_wraddress.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/sram_wraddress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "sram_controller.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/sram_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ready READY ready_sig.sv(5) " "Verilog HDL Declaration information at ready_sig.sv(5): object \"ready\" differs only in case from object \"READY\" in the same scope" {  } { { "ready_sig.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/ready_sig.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481263308171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready_sig.sv 1 1 " "Found 1 design units, including 1 entities, in source file ready_sig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ready_sig " "Found entity 1: ready_sig" {  } { { "ready_sig.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/ready_sig.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processed_image.sv 1 1 " "Found 1 design units, including 1 entities, in source file processed_image.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processed_image " "Found entity 1: processed_image" {  } { { "processed_image.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/processed_image.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bw_rdaddr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bw_rdaddr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bw_rdaddr_mux " "Found entity 1: bw_rdaddr_mux" {  } { { "bw_rdaddr_mux.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/bw_rdaddr_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_lcd " "Found entity 1: testbench_lcd" {  } { { "testbench_lcd.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/testbench_lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_comparator " "Found entity 1: testbench_comparator" {  } { { "testbench_comparator.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/testbench_comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "release_pixl.sv 1 1 " "Found 1 design units, including 1 entities, in source file release_pixl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 release_pixl " "Found entity 1: release_pixl" {  } { { "release_pixl.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/release_pixl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_icol_con testbench.sv(23) " "Verilog HDL Implicit Net warning at testbench.sv(23): created implicit net for \"d_icol_con\"" {  } { { "testbench.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/testbench.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263308178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bw_wren DE2_CCD.v(601) " "Verilog HDL Implicit Net warning at DE2_CCD.v(601): created implicit net for \"bw_wren\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 601 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263308179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sample_area sample_clip.sv(32) " "Verilog HDL Implicit Net warning at sample_clip.sv(32): created implicit net for \"sample_area\"" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/sample_clip.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263308179 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col_4X.v(56) " "Verilog HDL Instantiation warning at Mirror_Col_4X.v(56): instance has no name" {  } { { "Mirror_Col_4X.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Mirror_Col_4X.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1481263308194 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col_4X.v(63) " "Verilog HDL Instantiation warning at Mirror_Col_4X.v(63): instance has no name" {  } { { "Mirror_Col_4X.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Mirror_Col_4X.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1481263308194 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col_4X.v(70) " "Verilog HDL Instantiation warning at Mirror_Col_4X.v(70): instance has no name" {  } { { "Mirror_Col_4X.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Mirror_Col_4X.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1481263308194 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(76) " "Verilog HDL Instantiation warning at Mirror_Col.v(76): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Mirror_Col.v" 76 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1481263308201 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(84) " "Verilog HDL Instantiation warning at Mirror_Col.v(84): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Mirror_Col.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1481263308202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(92) " "Verilog HDL Instantiation warning at Mirror_Col.v(92): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Mirror_Col.v" 92 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1481263308202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_CCD " "Elaborating entity \"DE2_CCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481263308224 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Full\[3..2\] 0 DE2_CCD.v(386) " "Net \"Full\[3..2\]\" at DE2_CCD.v(386) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 386 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..14\] DE2_CCD.v(195) " "Output port \"LEDR\[17..14\]\" at DE2_CCD.v(195) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3..0\] DE2_CCD.v(195) " "Output port \"LEDR\[3..0\]\" at DE2_CCD.v(195) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_CCD.v(217) " "Output port \"FL_ADDR\" at DE2_CCD.v(217) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_CCD.v(232) " "Output port \"OTG_ADDR\" at DE2_CCD.v(232) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 232 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_CCD.v(197) " "Output port \"UART_TXD\" at DE2_CCD.v(197) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE2_CCD.v(200) " "Output port \"IRDA_TXD\" at DE2_CCD.v(200) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_CCD.v(218) " "Output port \"FL_WE_N\" at DE2_CCD.v(218) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_CCD.v(219) " "Output port \"FL_RST_N\" at DE2_CCD.v(219) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_CCD.v(220) " "Output port \"FL_OE_N\" at DE2_CCD.v(220) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_CCD.v(221) " "Output port \"FL_CE_N\" at DE2_CCD.v(221) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_CCD.v(233) " "Output port \"OTG_CS_N\" at DE2_CCD.v(233) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_CCD.v(234) " "Output port \"OTG_RD_N\" at DE2_CCD.v(234) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_CCD.v(235) " "Output port \"OTG_WR_N\" at DE2_CCD.v(235) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_CCD.v(236) " "Output port \"OTG_RST_N\" at DE2_CCD.v(236) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED DE2_CCD.v(237) " "Output port \"OTG_FSPEED\" at DE2_CCD.v(237) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED DE2_CCD.v(238) " "Output port \"OTG_LSPEED\" at DE2_CCD.v(238) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N DE2_CCD.v(243) " "Output port \"OTG_DACK0_N\" at DE2_CCD.v(243) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N DE2_CCD.v(244) " "Output port \"OTG_DACK1_N\" at DE2_CCD.v(244) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_CCD.v(250) " "Output port \"SD_CLK\" at DE2_CCD.v(250) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE2_CCD.v(261) " "Output port \"TDO\" at DE2_CCD.v(261) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308233 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_CCD.v(253) " "Output port \"I2C_SCLK\" at DE2_CCD.v(253) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308234 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD DE2_CCD.v(273) " "Output port \"ENET_CMD\" at DE2_CCD.v(273) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308234 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N DE2_CCD.v(274) " "Output port \"ENET_CS_N\" at DE2_CCD.v(274) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308234 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N DE2_CCD.v(275) " "Output port \"ENET_WR_N\" at DE2_CCD.v(275) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308234 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N DE2_CCD.v(276) " "Output port \"ENET_RD_N\" at DE2_CCD.v(276) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308234 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N DE2_CCD.v(277) " "Output port \"ENET_RST_N\" at DE2_CCD.v(277) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308234 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK DE2_CCD.v(279) " "Output port \"ENET_CLK\" at DE2_CCD.v(279) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308234 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_CCD.v(284) " "Output port \"AUD_DACDAT\" at DE2_CCD.v(284) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308234 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_CCD.v(286) " "Output port \"AUD_XCK\" at DE2_CCD.v(286) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 286 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308234 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_D_Cn DE2_CCD.v(300) " "Output port \"LCD_D_Cn\" at DE2_CCD.v(300) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 300 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308234 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_WEn DE2_CCD.v(301) " "Output port \"LCD_WEn\" at DE2_CCD.v(301) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308234 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_CSn DE2_CCD.v(302) " "Output port \"LCD_CSn\" at DE2_CCD.v(302) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 302 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481263308234 "|DE2_CCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_controller sram_controller:u16 " "Elaborating entity \"sram_controller\" for hierarchy \"sram_controller:u16\"" {  } { { "DE2_CCD.v" "u16" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdbw rdbw:u13 " "Elaborating entity \"rdbw\" for hierarchy \"rdbw:u13\"" {  } { { "DE2_CCD.v" "u13" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rdbw.sv(16) " "Verilog HDL assignment warning at rdbw.sv(16): truncated value with size 32 to match size of target (10)" {  } { { "rdbw.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/rdbw.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308270 "|DE2_CCD|rdbw:u13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:u14 " "Elaborating entity \"tristate\" for hierarchy \"tristate:u14\"" {  } { { "DE2_CCD.v" "u14" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_CCD.v" "u1" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(58) " "Verilog HDL assignment warning at VGA_Controller.v(58): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/VGA_Controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308293 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(61) " "Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/VGA_Controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308293 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(64) " "Verilog HDL assignment warning at VGA_Controller.v(64): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/VGA_Controller.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308294 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(116) " "Verilog HDL assignment warning at VGA_Controller.v(116): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/VGA_Controller.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308294 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(142) " "Verilog HDL assignment warning at VGA_Controller.v(142): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/VGA_Controller.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308294 "|DE2_CCD|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_color_out vga_color_out:u1_1 " "Elaborating entity \"vga_color_out\" for hierarchy \"vga_color_out:u1_1\"" {  } { { "DE2_CCD.v" "u1_1" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga_color_out.sv(70) " "Verilog HDL assignment warning at vga_color_out.sv(70): truncated value with size 32 to match size of target (2)" {  } { { "vga_color_out.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/vga_color_out.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308309 "|DE2_CCD|vga_color_out:u1_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_color_out.sv(80) " "Verilog HDL Case Statement information at vga_color_out.sv(80): all case item expressions in this case statement are onehot" {  } { { "vga_color_out.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/vga_color_out.sv" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1481263308309 "|DE2_CCD|vga_color_out:u1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb2gray vga_color_out:u1_1\|rgb2gray:u1 " "Elaborating entity \"rgb2gray\" for hierarchy \"vga_color_out:u1_1\|rgb2gray:u1\"" {  } { { "vga_color_out.sv" "u1" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/vga_color_out.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 rgb2gray.sv(9) " "Verilog HDL assignment warning at rgb2gray.sv(9): truncated value with size 12 to match size of target (10)" {  } { { "rgb2gray.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/rgb2gray.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308322 "|DE2_CCD|vga_color_out:u1_1|rgb2gray:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray2bw vga_color_out:u1_1\|gray2bw:u2 " "Elaborating entity \"gray2bw\" for hierarchy \"vga_color_out:u1_1\|gray2bw:u2\"" {  } { { "vga_color_out.sv" "u2" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/vga_color_out.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "DE2_CCD.v" "u2" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308341 "|DE2_CCD|Reset_Delay:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "DE2_CCD.v" "u3" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308351 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(79) " "Verilog HDL assignment warning at CCD_Capture.v(79): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/CCD_Capture.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308352 "|DE2_CCD|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(83) " "Verilog HDL assignment warning at CCD_Capture.v(83): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/CCD_Capture.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308352 "|DE2_CCD|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "DE2_CCD.v" "u4" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Line_Buffer RAW2RGB:u4\|my_Line_Buffer:u0 " "Elaborating entity \"my_Line_Buffer\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\"" {  } { { "RAW2RGB.v" "u0" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/RAW2RGB.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "my_Line_Buffer.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/my_Line_Buffer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "my_Line_Buffer.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/my_Line_Buffer.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263308445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308447 ""}  } { { "my_Line_Buffer.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/my_Line_Buffer.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481263308447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1uv " "Found entity 1: shift_taps_1uv" {  } { { "db/shift_taps_1uv.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/shift_taps_1uv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_1uv RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated " "Elaborating entity \"shift_taps_1uv\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jma1 " "Found entity 1: altsyncram_jma1" {  } { { "db/altsyncram_jma1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_jma1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jma1 RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|altsyncram_jma1:altsyncram2 " "Elaborating entity \"altsyncram_jma1\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|altsyncram_jma1:altsyncram2\"" {  } { { "db/shift_taps_1uv.tdf" "altsyncram2" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/shift_taps_1uv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lvf " "Found entity 1: cntr_lvf" {  } { { "db/cntr_lvf.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/cntr_lvf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lvf RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1 " "Elaborating entity \"cntr_lvf\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1\"" {  } { { "db/shift_taps_1uv.tdf" "cntr1" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/shift_taps_1uv.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8ic " "Found entity 1: cmpr_8ic" {  } { { "db/cmpr_8ic.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/cmpr_8ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8ic RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4 " "Elaborating entity \"cmpr_8ic\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4\"" {  } { { "db/cntr_lvf.tdf" "cmpr4" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/cntr_lvf.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "DE2_CCD.v" "u5" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/SEG7_LUT_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bw_Pixl Bw_Pixl:u11 " "Elaborating entity \"Bw_Pixl\" for hierarchy \"Bw_Pixl:u11\"" {  } { { "DE2_CCD.v" "u11" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Bw_Pixl:u11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Bw_Pixl:u11\|altsyncram:altsyncram_component\"" {  } { { "Bw_Pixl.v" "altsyncram_component" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Bw_Pixl.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bw_Pixl:u11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Bw_Pixl:u11\|altsyncram:altsyncram_component\"" {  } { { "Bw_Pixl.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Bw_Pixl.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263308735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bw_Pixl:u11\|altsyncram:altsyncram_component " "Instantiated megafunction \"Bw_Pixl:u11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 784 " "Parameter \"numwords_a\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 784 " "Parameter \"numwords_b\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308738 ""}  } { { "Bw_Pixl.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Bw_Pixl.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481263308738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ein1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ein1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ein1 " "Found entity 1: altsyncram_ein1" {  } { { "db/altsyncram_ein1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_ein1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263308775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263308775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ein1 Bw_Pixl:u11\|altsyncram:altsyncram_component\|altsyncram_ein1:auto_generated " "Elaborating entity \"altsyncram_ein1\" for hierarchy \"Bw_Pixl:u11\|altsyncram:altsyncram_component\|altsyncram_ein1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bw_rdaddr_mux bw_rdaddr_mux:u20 " "Elaborating entity \"bw_rdaddr_mux\" for hierarchy \"bw_rdaddr_mux:u20\"" {  } { { "DE2_CCD.v" "u20" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready_sig ready_sig:u18 " "Elaborating entity \"ready_sig\" for hierarchy \"ready_sig:u18\"" {  } { { "DE2_CCD.v" "u18" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ready_sig.sv(30) " "Verilog HDL assignment warning at ready_sig.sv(30): truncated value with size 32 to match size of target (20)" {  } { { "ready_sig.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/ready_sig.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308798 "|DE2_CCD|ready_sig:u18"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ready_sig.sv(41) " "Verilog HDL Case Statement information at ready_sig.sv(41): all case item expressions in this case statement are onehot" {  } { { "ready_sig.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/ready_sig.sv" 41 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1481263308798 "|DE2_CCD|ready_sig:u18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "special_clock special_clock:u12 " "Elaborating entity \"special_clock\" for hierarchy \"special_clock:u12\"" {  } { { "DE2_CCD.v" "u12" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 speck_clock.sv(13) " "Verilog HDL assignment warning at speck_clock.sv(13): truncated value with size 32 to match size of target (21)" {  } { { "speck_clock.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/speck_clock.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308810 "|DE2_CCD|special_clock:u12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_clip sample_clip:u10 " "Elaborating entity \"sample_clip\" for hierarchy \"sample_clip:u10\"" {  } { { "DE2_CCD.v" "u10" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sample_clip.sv(32) " "Verilog HDL assignment warning at sample_clip.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/sample_clip.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308820 "|DE2_CCD|sample_clip:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sample_clip.sv(34) " "Verilog HDL assignment warning at sample_clip.sv(34): truncated value with size 32 to match size of target (10)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/sample_clip.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308820 "|DE2_CCD|sample_clip:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sample_clip.sv(65) " "Verilog HDL assignment warning at sample_clip.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/sample_clip.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308821 "|DE2_CCD|sample_clip:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 sample_clip.sv(76) " "Verilog HDL assignment warning at sample_clip.sv(76): truncated value with size 10 to match size of target (9)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/sample_clip.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308821 "|DE2_CCD|sample_clip:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sample_clip.sv(82) " "Verilog HDL assignment warning at sample_clip.sv(82): truncated value with size 32 to match size of target (9)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/sample_clip.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308821 "|DE2_CCD|sample_clip:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sample_clip.sv(95) " "Verilog HDL assignment warning at sample_clip.sv(95): truncated value with size 32 to match size of target (4)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/sample_clip.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308822 "|DE2_CCD|sample_clip:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sample_clip.sv(111) " "Verilog HDL assignment warning at sample_clip.sv(111): truncated value with size 32 to match size of target (5)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/sample_clip.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308822 "|DE2_CCD|sample_clip:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sample_clip.sv(130) " "Verilog HDL assignment warning at sample_clip.sv(130): truncated value with size 32 to match size of target (5)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/sample_clip.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308822 "|DE2_CCD|sample_clip:u10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "DE2_CCD.v" "u6" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(532) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(532): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263308841 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481263308845 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481263308845 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR3_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rWR3_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481263308845 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR4_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rWR4_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481263308845 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481263308846 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481263308846 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD3_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rRD3_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481263308846 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD4_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rRD4_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481263308846 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308859 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308860 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308860 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308860 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308860 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308860 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308860 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308860 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308860 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308860 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308860 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308860 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308860 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308860 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308860 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308861 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308861 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308861 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308861 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308861 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308861 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308861 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308861 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308861 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308861 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308861 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308862 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308863 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308863 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308863 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308863 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308863 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308863 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308863 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308863 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308863 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308864 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308865 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308865 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308865 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308865 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308865 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308865 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308865 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308865 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308865 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308865 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308865 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308865 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308866 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308866 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308866 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308866 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308866 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308866 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308866 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308866 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308866 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308866 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308866 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308867 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308868 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308868 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308868 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308868 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308868 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308868 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308868 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308868 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308868 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308868 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308869 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308870 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308870 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308870 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308870 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308870 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308870 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308870 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308870 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308870 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308871 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308872 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308872 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308872 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308872 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308872 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308872 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308872 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308872 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308872 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308872 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308873 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308873 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308873 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308873 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308873 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308873 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308873 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308873 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308873 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308873 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308873 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308873 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481263308873 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_PLL Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1 " "Elaborating entity \"my_Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "altpll_component" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_PLL.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_PLL.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263308973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -6000 " "Parameter \"clk1_phase_shift\" = \"-6000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_Sdram_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_Sdram_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263308977 ""}  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_PLL.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481263308977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_PLL_altpll " "Found entity 1: my_Sdram_PLL_altpll" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/my_sdram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_PLL_altpll Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated " "Elaborating entity \"my_Sdram_PLL_altpll\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263309027 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263309027 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263309028 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309046 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481263309048 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481263309048 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481263309049 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263309064 "|DE2_CCD|Sdram_Control_4Port:u6|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_WR_FIFO Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"my_Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263309149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309151 ""}  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481263309151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_klp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_klp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_klp1 " "Found entity 1: dcfifo_klp1" {  } { { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_klp1 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated " "Elaborating entity \"dcfifo_klp1\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/a_gray2bin_6ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_klp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/a_graycounter_577.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_klp1.tdf" "rdptr_g1p" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_klp1.tdf" "wrptr_g1p" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rf51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rf51 " "Found entity 1: altsyncram_rf51" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rf51 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram " "Elaborating entity \"altsyncram_rf51\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\"" {  } { { "db/dcfifo_klp1.tdf" "fifo_ram" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_klp1.tdf" "rs_brp" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/alt_synch_pipe_sld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_sld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\"" {  } { { "db/dcfifo_klp1.tdf" "rs_dgwp" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe6 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe6\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe6" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/alt_synch_pipe_sld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tld " "Found entity 1: alt_synch_pipe_tld" {  } { { "db/alt_synch_pipe_tld.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/alt_synch_pipe_tld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tld Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_tld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tld\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\"" {  } { { "db/dcfifo_klp1.tdf" "ws_dgrp" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_se9:dffpipe9 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_se9:dffpipe9\"" {  } { { "db/alt_synch_pipe_tld.tdf" "dffpipe9" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/alt_synch_pipe_tld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_klp1.tdf" "rdempty_eq_comp" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_RD_FIFO Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"my_Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "dcfifo_component" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263309755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309757 ""}  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481263309757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ssp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ssp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ssp1 " "Found entity 1: dcfifo_ssp1" {  } { { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_ssp1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ssp1 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated " "Elaborating entity \"dcfifo_ssp1\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/a_gray2bin_7ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ssp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_ssp1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_ssp1.tdf" "rdptr_g1p" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_ssp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/a_graycounter_2lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_ssp1.tdf" "wrptr_g1p" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_ssp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bi51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bi51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bi51 " "Found entity 1: altsyncram_bi51" {  } { { "db/altsyncram_bi51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_bi51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bi51 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram " "Elaborating entity \"altsyncram_bi51\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\"" {  } { { "db/dcfifo_ssp1.tdf" "fifo_ram" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_ssp1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|dffpipe_ve9:rs_brp " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|dffpipe_ve9:rs_brp\"" {  } { { "db/dcfifo_ssp1.tdf" "rs_brp" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_ssp1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0md " "Found entity 1: alt_synch_pipe_0md" {  } { { "db/alt_synch_pipe_0md.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/alt_synch_pipe_0md.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263309986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263309986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0md Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_0md:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0md\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_0md:rs_dgwp\"" {  } { { "db/dcfifo_ssp1.tdf" "rs_dgwp" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_ssp1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263309987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263310000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263310000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_0md:rs_dgwp\|dffpipe_0f9:dffpipe13 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_0md:rs_dgwp\|dffpipe_0f9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0md.tdf" "dffpipe13" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/alt_synch_pipe_0md.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1md " "Found entity 1: alt_synch_pipe_1md" {  } { { "db/alt_synch_pipe_1md.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/alt_synch_pipe_1md.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263310016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263310016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1md Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_1md:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1md\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_1md:ws_dgrp\"" {  } { { "db/dcfifo_ssp1.tdf" "ws_dgrp" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_ssp1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263310032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263310032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_1md:ws_dgrp\|dffpipe_1f9:dffpipe16 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_1md:ws_dgrp\|dffpipe_1f9:dffpipe16\"" {  } { { "db/alt_synch_pipe_1md.tdf" "dffpipe16" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/alt_synch_pipe_1md.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263310077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263310077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_ssp1.tdf" "rdempty_eq_comp" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_ssp1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u7 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u7\"" {  } { { "DE2_CCD.v" "u7" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(43) " "Verilog HDL assignment warning at I2C_CCD_Config.v(43): truncated value with size 32 to match size of target (16)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/I2C_CCD_Config.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263310246 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(91) " "Verilog HDL assignment warning at I2C_CCD_Config.v(91): truncated value with size 32 to match size of target (6)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/I2C_CCD_Config.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263310246 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u7\|I2C_Controller:u0\"" {  } { { "I2C_CCD_Config.v" "u0" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/I2C_CCD_Config.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263310262 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263310262 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263310262 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mirror_Col Mirror_Col:u8 " "Elaborating entity \"Mirror_Col\" for hierarchy \"Mirror_Col:u8\"" {  } { { "DE2_CCD.v" "u8" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Stack_RAM Mirror_Col:u8\|my_Stack_RAM:comb_62 " "Elaborating entity \"my_Stack_RAM\" for hierarchy \"Mirror_Col:u8\|my_Stack_RAM:comb_62\"" {  } { { "Mirror_Col.v" "comb_62" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Mirror_Col.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "my_Stack_RAM.v" "altsyncram_component" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/my_Stack_RAM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "my_Stack_RAM.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/my_Stack_RAM.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263310326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Instantiated megafunction \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310328 ""}  } { { "my_Stack_RAM.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/my_Stack_RAM.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481263310328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgp1 " "Found entity 1: altsyncram_pgp1" {  } { { "db/altsyncram_pgp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_pgp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263310368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263310368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgp1 Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_pgp1:auto_generated " "Elaborating entity \"altsyncram_pgp1\" for hierarchy \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_pgp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "release_pixl release_pixl:u23 " "Elaborating entity \"release_pixl\" for hierarchy \"release_pixl:u23\"" {  } { { "DE2_CCD.v" "u23" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 release_pixl.sv(16) " "Verilog HDL assignment warning at release_pixl.sv(16): truncated value with size 32 to match size of target (10)" {  } { { "release_pixl.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/release_pixl.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481263310400 "|DE2_CCD|release_pixl:u23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:LCD0 " "Elaborating entity \"LCD\" for hierarchy \"LCD:LCD0\"" {  } { { "DE2_CCD.v" "LCD0" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply_add LCD:LCD0\|multiply_add:multadd " "Elaborating entity \"multiply_add\" for hierarchy \"LCD:LCD0\|multiply_add:multadd\"" {  } { { "LCD.sv" "multadd" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/LCD.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310423 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiply_add.sv(46) " "Verilog HDL Case Statement information at multiply_add.sv(46): all case item expressions in this case statement are onehot" {  } { { "multiply_add.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/multiply_add.sv" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1481263310448 "|DE2_CCD|LCD:LCD0|multiply_add:multadd"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiply_add.sv(64) " "Verilog HDL Case Statement information at multiply_add.sv(64): all case item expressions in this case statement are onehot" {  } { { "multiply_add.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/multiply_add.sv" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1481263310449 "|DE2_CCD|LCD:LCD0|multiply_add:multadd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix LCD:LCD0\|multiply_add:multadd\|matrix:matrix0 " "Elaborating entity \"matrix\" for hierarchy \"LCD:LCD0\|multiply_add:multadd\|matrix:matrix0\"" {  } { { "multiply_add.sv" "matrix0" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/multiply_add.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263310535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_stage1 LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1 " "Elaborating entity \"mult_add_stage1\" for hierarchy \"LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\"" {  } { { "multiply_add.sv" "mult_add1" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/multiply_add.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263311759 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiply_add.sv(184) " "Verilog HDL Case Statement information at multiply_add.sv(184): all case item expressions in this case statement are onehot" {  } { { "multiply_add.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/multiply_add.sv" 184 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1481263311765 "|DE2_CCD|LCD:LCD0|multiply_add:multadd|mult_add_stage1:mult_add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|subtract:subtract0 " "Elaborating entity \"subtract\" for hierarchy \"LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|subtract:subtract0\"" {  } { { "multiply_add.sv" "subtract0" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/multiply_add.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263311902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_acc LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0 " "Elaborating entity \"mult_acc\" for hierarchy \"LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\"" {  } { { "multiply_add.sv" "mult_acc0" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/multiply_add.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_accum LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component " "Elaborating entity \"altmult_accum\" for hierarchy \"LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\"" {  } { { "mult_acc.v" "altmult_accum_component" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/mult_acc.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component " "Elaborated megafunction instantiation \"LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\"" {  } { { "mult_acc.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/mult_acc.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263312552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component " "Instantiated megafunction \"LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_aclr ACLR3 " "Parameter \"addnsub_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_pipeline_aclr ACLR3 " "Parameter \"addnsub_pipeline_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_pipeline_reg CLOCK0 " "Parameter \"addnsub_pipeline_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_reg CLOCK0 " "Parameter \"addnsub_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a ACLR3 " "Parameter \"input_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b ACLR3 " "Parameter \"input_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_reg_a CLOCK0 " "Parameter \"input_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_reg_b CLOCK0 " "Parameter \"input_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a DATAA " "Parameter \"input_source_a\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b DATAB " "Parameter \"input_source_b\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_accum " "Parameter \"lpm_type\" = \"altmult_accum\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr ACLR3 " "Parameter \"multiplier_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_reg CLOCK0 " "Parameter \"multiplier_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR3 " "Parameter \"output_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_reg CLOCK0 " "Parameter \"output_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub PORT_UNUSED " "Parameter \"port_addnsub\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_aclr_a ACLR3 " "Parameter \"sign_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_aclr_b ACLR3 " "Parameter \"sign_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_aclr_a ACLR3 " "Parameter \"sign_pipeline_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_aclr_b ACLR3 " "Parameter \"sign_pipeline_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_reg_a CLOCK0 " "Parameter \"sign_pipeline_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_reg_b CLOCK0 " "Parameter \"sign_pipeline_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_reg_a CLOCK0 " "Parameter \"sign_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_reg_b CLOCK0 " "Parameter \"sign_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312555 ""}  } { { "mult_acc.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/mult_acc.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481263312555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_accum_b6o2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_accum_b6o2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_accum_b6o2 " "Found entity 1: mult_accum_b6o2" {  } { { "db/mult_accum_b6o2.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/mult_accum_b6o2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263312636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263312636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_accum_b6o2 LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated " "Elaborating entity \"mult_accum_b6o2\" for hierarchy \"LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\"" {  } { { "altmult_accum.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altmult_accum.tdf" 207 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_1a81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_1a81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_1a81 " "Found entity 1: ded_mult_1a81" {  } { { "db/ded_mult_1a81.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/ded_mult_1a81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263312655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263312655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_1a81 LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1 " "Elaborating entity \"ded_mult_1a81\" for hierarchy \"LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1\"" {  } { { "db/mult_accum_b6o2.tdf" "ded_mult1" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/mult_accum_b6o2.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dffpipe_93c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263312734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263312734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_1a81.tdf" "pre_result" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/ded_mult_1a81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/zaccum_p6k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/zaccum_p6k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 zaccum_p6k " "Found entity 1: zaccum_p6k" {  } { { "db/zaccum_p6k.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/zaccum_p6k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263312795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263312795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zaccum_p6k LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2 " "Elaborating entity \"zaccum_p6k\" for hierarchy \"LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2\"" {  } { { "db/mult_accum_b6o2.tdf" "zaccum2" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/mult_accum_b6o2.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/accum_rgk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/accum_rgk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 accum_rgk " "Found entity 1: accum_rgk" {  } { { "db/accum_rgk.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/accum_rgk.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263312884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263312884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum_rgk LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2\|accum_rgk:accum " "Elaborating entity \"accum_rgk\" for hierarchy \"LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2\|accum_rgk:accum\"" {  } { { "db/zaccum_p6k.tdf" "accum" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/zaccum_p6k.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263312885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_stage2 LCD:LCD0\|multiply_add:multadd\|mult_add_stage2:mult_add2 " "Elaborating entity \"mult_add_stage2\" for hierarchy \"LCD:LCD0\|multiply_add:multadd\|mult_add_stage2:mult_add2\"" {  } { { "multiply_add.sv" "mult_add2" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/multiply_add.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263315578 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiply_add.sv(394) " "Verilog HDL Case Statement information at multiply_add.sv(394): all case item expressions in this case statement are onehot" {  } { { "multiply_add.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/multiply_add.sv" 394 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1481263315581 "|DE2_CCD|LCD:LCD0|multiply_add:multadd|mult_add_stage2:mult_add2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract2 LCD:LCD0\|multiply_add:multadd\|mult_add_stage2:mult_add2\|subtract2:subtract02 " "Elaborating entity \"subtract2\" for hierarchy \"LCD:LCD0\|multiply_add:multadd\|mult_add_stage2:mult_add2\|subtract2:subtract02\"" {  } { { "multiply_add.sv" "subtract02" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/multiply_add.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263315635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_digit LCD:LCD0\|max_digit:max_digit0 " "Elaborating entity \"max_digit\" for hierarchy \"LCD:LCD0\|max_digit:max_digit0\"" {  } { { "LCD.sv" "max_digit0" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/LCD.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263315931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator LCD:LCD0\|max_digit:max_digit0\|comparator:compare_0 " "Elaborating entity \"comparator\" for hierarchy \"LCD:LCD0\|max_digit:max_digit0\|comparator:compare_0\"" {  } { { "max_digit.sv" "compare_0" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/max_digit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263315958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare LCD:LCD0\|max_digit:max_digit0\|comparator:compare_0\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"LCD:LCD0\|max_digit:max_digit0\|comparator:compare_0\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comparator.v" "LPM_COMPARE_component" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/comparator.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263315980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD:LCD0\|max_digit:max_digit0\|comparator:compare_0\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"LCD:LCD0\|max_digit:max_digit0\|comparator:compare_0\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comparator.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/comparator.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263315992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD:LCD0\|max_digit:max_digit0\|comparator:compare_0\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"LCD:LCD0\|max_digit:max_digit0\|comparator:compare_0\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263315993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263315993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263315993 ""}  } { { "comparator.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/comparator.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481263315993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_igg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_igg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_igg " "Found entity 1: cmpr_igg" {  } { { "db/cmpr_igg.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/cmpr_igg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481263316028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481263316028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_igg LCD:LCD0\|max_digit:max_digit0\|comparator:compare_0\|lpm_compare:LPM_COMPARE_component\|cmpr_igg:auto_generated " "Elaborating entity \"cmpr_igg\" for hierarchy \"LCD:LCD0\|max_digit:max_digit0\|comparator:compare_0\|lpm_compare:LPM_COMPARE_component\|cmpr_igg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481263316028 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_bi51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_bi51.tdf" 522 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_ssp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263318778 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_bi51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_bi51.tdf" 522 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_ssp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263318778 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_bi51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_bi51.tdf" 522 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_ssp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 438 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263318778 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_bi51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_bi51.tdf" 522 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_ssp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 424 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263318778 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1481263318778 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1481263318778 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 42 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 74 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 106 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 138 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 170 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 202 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 234 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 266 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 298 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 330 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 362 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 394 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 426 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 458 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 490 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 522 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323176 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1481263323176 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1481263323176 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 42 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 74 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 106 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 138 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 170 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 202 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 234 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 266 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 298 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 330 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 362 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 394 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 426 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 458 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 490 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 522 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263323471 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1481263323471 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1481263323471 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1481263429906 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1481263430159 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1481263430159 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "bidirectional pin \"SD_DAT3\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481263430159 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1481263430159 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_color_out.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/vga_color_out.sv" 69 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/a_graycounter_677.tdf" 33 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/a_graycounter_1lc.tdf" 33 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/I2C_Controller.v" 72 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/a_graycounter_677.tdf" 47 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/a_graycounter_1lc.tdf" 46 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/a_graycounter_2lc.tdf" 33 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/I2C_Controller.v" 68 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/a_graycounter_577.tdf" 33 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/a_graycounter_2lc.tdf" 47 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/I2C_Controller.v" 63 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/a_graycounter_577.tdf" 46 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1481263430331 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1481263430331 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[0\]~synth " "Node \"tristate:u14\|Data\[0\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[1\]~synth " "Node \"tristate:u14\|Data\[1\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[2\]~synth " "Node \"tristate:u14\|Data\[2\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[3\]~synth " "Node \"tristate:u14\|Data\[3\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[4\]~synth " "Node \"tristate:u14\|Data\[4\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[5\]~synth " "Node \"tristate:u14\|Data\[5\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[6\]~synth " "Node \"tristate:u14\|Data\[6\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[7\]~synth " "Node \"tristate:u14\|Data\[7\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[8\]~synth " "Node \"tristate:u14\|Data\[8\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[9\]~synth " "Node \"tristate:u14\|Data\[9\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[10\]~synth " "Node \"tristate:u14\|Data\[10\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[11\]~synth " "Node \"tristate:u14\|Data\[11\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[12\]~synth " "Node \"tristate:u14\|Data\[12\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[13\]~synth " "Node \"tristate:u14\|Data\[13\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[14\]~synth " "Node \"tristate:u14\|Data\[14\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[15\]~synth " "Node \"tristate:u14\|Data\[15\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 294 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263439866 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1481263439866 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N VCC " "Pin \"SRAM_OE_N\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED GND " "Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_LSPEED GND " "Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|OTG_LSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET VCC " "Pin \"TD_RESET\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|TD_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_D_Cn GND " "Pin \"LCD_D_Cn\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|LCD_D_Cn"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_WEn GND " "Pin \"LCD_WEn\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|LCD_WEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_CSn GND " "Pin \"LCD_CSn\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481263439875 "|DE2_CCD|LCD_CSn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1481263439875 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1849 " "1849 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1481263616197 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263616313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LCD_test " "Ignored assignments for entity \"LCD_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LCD_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481263616863 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1481263616863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.map.smsg " "Generated suppressed messages file C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1481263617569 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481263619246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263619246 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619676 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619676 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619676 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619677 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619677 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619677 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619677 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619678 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619678 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619678 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619678 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619679 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619679 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619679 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619679 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1481263619680 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 198 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 201 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 240 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 258 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 256 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 282 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 289 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/final_proj_not_working/DE2_CCD.v" 290 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481263620914 "|DE2_CCD|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1481263620914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31544 " "Implemented 31544 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481263620917 ""} { "Info" "ICUT_CUT_TM_OPINS" "221 " "Implemented 221 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481263620917 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "115 " "Implemented 115 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1481263620917 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30782 " "Implemented 30782 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481263620917 ""} { "Info" "ICUT_CUT_TM_RAMS" "159 " "Implemented 159 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1481263620917 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1481263620917 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "220 " "Implemented 220 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1481263620917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481263620917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 353 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 353 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "853 " "Peak virtual memory: 853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481263621148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 00:07:01 2016 " "Processing ended: Fri Dec 09 00:07:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481263621148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:22 " "Elapsed time: 00:05:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481263621148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:33 " "Total CPU time (on all processors): 00:05:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481263621148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481263621148 ""}
