# 1 "arch/arm/boot/dts/rk3288-box.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/rk3288-box.dts"

/dts-v1/;

# 1 "arch/arm/boot/dts/rk3288.dtsi" 1
# 41 "arch/arm/boot/dts/rk3288.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 42 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 43 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 44 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/rockchip.h" 1
# 45 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/rk3288-cru.h" 1
# 46 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 47 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/rk3288-power.h" 1
# 48 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/rockchip,boot-mode.h" 1
# 49 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/suspend/rockchip-rk3288.h" 1
# 50 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/display/drm_mipi_dsi.h" 1
# 51 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "arch/arm/boot/dts/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 52 "arch/arm/boot/dts/rk3288.dtsi" 2

/ {
 compatible = "rockchip,rk3288";

 interrupt-parent = <&gic>;

 aliases {
  ethernet0 = &gmac;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  mshc0 = &emmc;
  mshc1 = &sdmmc;
  mshc2 = &sdio0;
  mshc3 = &sdio1;
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
  serial4 = &uart4;
  spi0 = &spi0;
  spi1 = &spi1;
  spi2 = &spi2;
  dsi0 = &dsi0;
  dsi1 = &dsi1;
 };

 arm-pmu {
  compatible = "arm,cortex-a12-pmu";
  interrupts = <0 151 4>,
        <0 152 4>,
        <0 153 4>,
        <0 154 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "rockchip,rk3066-smp";
  rockchip,pmu = <&pmu>;

  cpu0: cpu@500 {
   device_type = "cpu";
   compatible = "arm,cortex-a12";
   reg = <0x500>;
   resets = <&cru 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   #cooling-cells = <2>;
   dynamic-power-coefficient = <322>;
   clocks = <&cru 6>;
  };
  cpu1: cpu@501 {
   device_type = "cpu";
   compatible = "arm,cortex-a12";
   reg = <0x501>;
   resets = <&cru 1>;
   operating-points-v2 = <&cpu0_opp_table>;
  };
  cpu2: cpu@502 {
   device_type = "cpu";
   compatible = "arm,cortex-a12";
   reg = <0x502>;
   resets = <&cru 2>;
   operating-points-v2 = <&cpu0_opp_table>;
  };
  cpu3: cpu@503 {
   device_type = "cpu";
   compatible = "arm,cortex-a12";
   reg = <0x503>;
   resets = <&cru 3>;
   operating-points-v2 = <&cpu0_opp_table>;
  };
 };

 cpu0_opp_table: opp_table0 {
  compatible = "operating-points-v2";
  opp-shared;

  clocks = <&cru 1>;
  rockchip,avs-scale = <17>;
  rockchip,max-volt = <1350000>;
  nvmem-cells = <&cpu_leakage>, <&special_function>,
         <&performance>, <&process_version>,
         <&performance_w>;
  nvmem-cell-names = "leakage", "special",
       "performance", "process",
       "performance-w";
  rockchip,bin-scaling-sel = <
   0 17
   1 25
   2 27
   3 31
  >;
  rockchip,pvtm-voltage-sel = <
   0 14300 0
   14301 15000 1
   15001 16000 2
   16001 99999 3
  >;
  rockchip,pvtm-freq = <408000>;
  rockchip,pvtm-volt = <1000000>;
  rockchip,pvtm-ch = <0 0>;
  rockchip,pvtm-sample-time = <1000>;
  rockchip,pvtm-number = <10>;
  rockchip,pvtm-error = <1000>;
  rockchip,pvtm-ref-temp = <35>;
  rockchip,pvtm-temp-prop = <(-18) (-18)>;
  rockchip,thermal-zone = "soc-thermal";

  opp-126000000 {
   opp-hz = /bits/ 64 <126000000>;
   opp-microvolt = <950000 950000 1350000>;
   opp-microvolt-L0 = <950000 950000 1350000>;
   opp-microvolt-L1 = <950000 950000 1350000>;
   opp-microvolt-L2 = <950000 950000 1350000>;
   opp-microvolt-L3 = <950000 950000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-216000000 {
   opp-hz = /bits/ 64 <216000000>;
   opp-microvolt = <950000 950000 1350000>;
   opp-microvolt-L0 = <950000 950000 1350000>;
   opp-microvolt-L1 = <950000 950000 1350000>;
   opp-microvolt-L2 = <950000 950000 1350000>;
   opp-microvolt-L3 = <950000 950000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-408000000 {
   opp-hz = /bits/ 64 <408000000>;
   opp-microvolt = <975000 975000 1350000>;
   opp-microvolt-L0 = <975000 975000 1350000>;
   opp-microvolt-L1 = <950000 950000 1350000>;
   opp-microvolt-L2 = <950000 950000 1350000>;
   opp-microvolt-L3 = <950000 950000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <975000 975000 1350000>;
   opp-microvolt-L0 = <975000 975000 1350000>;
   opp-microvolt-L1 = <950000 950000 1350000>;
   opp-microvolt-L2 = <950000 950000 1350000>;
   opp-microvolt-L3 = <950000 950000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-696000000 {
   opp-hz = /bits/ 64 <696000000>;
   opp-microvolt = <975000 975000 1350000>;
   opp-microvolt-L0 = <975000 975000 1350000>;
   opp-microvolt-L1 = <950000 950000 1350000>;
   opp-microvolt-L2 = <950000 950000 1350000>;
   opp-microvolt-L3 = <950000 950000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-816000000 {
   opp-hz = /bits/ 64 <816000000>;
   opp-microvolt = <1075000 1075000 1350000>;
   opp-microvolt-L0 = <1075000 1075000 1350000>;
   opp-microvolt-L1 = <1050000 1050000 1350000>;
   opp-microvolt-L2 = <1000000 1000000 1350000>;
   opp-microvolt-L3 = <950000 950000 1350000>;
   clock-latency-ns = <40000>;
   opp-suspend;
  };
  opp-1008000000 {
   opp-hz = /bits/ 64 <1008000000>;
   opp-microvolt = <1150000 1150000 1350000>;
   opp-microvolt-L0 = <1150000 1150000 1350000>;
   opp-microvolt-L1 = <1100000 1100000 1350000>;
   opp-microvolt-L2 = <1050000 1050000 1350000>;
   opp-microvolt-L3 = <1000000 1000000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <1200000 1200000 1350000>;
   opp-microvolt-L0 = <1200000 1200000 1350000>;
   opp-microvolt-L1 = <1150000 1150000 1350000>;
   opp-microvolt-L2 = <1100000 1100000 1350000>;
   opp-microvolt-L3 = <1050000 1050000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-1416000000 {
   opp-hz = /bits/ 64 <1416000000>;
   opp-microvolt = <1300000 1300000 1350000>;
   opp-microvolt-L0 = <1300000 1300000 1350000>;
   opp-microvolt-L1 = <1250000 1250000 1350000>;
   opp-microvolt-L2 = <1200000 1200000 1350000>;
   opp-microvolt-L3 = <1150000 1150000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-1512000000 {
   opp-hz = /bits/ 64 <1512000000>;
   opp-microvolt = <1350000 1350000 1350000>;
   opp-microvolt-L0 = <1350000 1350000 1350000>;
   opp-microvolt-L1 = <1300000 1300000 1350000>;
   opp-microvolt-L2 = <1250000 1250000 1350000>;
   opp-microvolt-L3 = <1200000 1200000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-1608000000 {
   opp-hz = /bits/ 64 <1608000000>;
   opp-microvolt = <1350000 1350000 1350000>;
   opp-microvolt-L0 = <1350000 1350000 1350000>;
   opp-microvolt-L1 = <1350000 1350000 1350000>;
   opp-microvolt-L2 = <1300000 1300000 1350000>;
   opp-microvolt-L3 = <1250000 1250000 1350000>;
   clock-latency-ns = <40000>;
  };
 };

 amba {
  compatible = "arm,amba-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  dmac_peri: dma-controller@ff250000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0xff250000 0x0 0x4000>;
   interrupts = <0 2 4>,
         <0 3 4>;
   #dma-cells = <1>;
   arm,pl330-broken-no-flushp;
   peripherals-req-type-burst;
   clocks = <&cru 194>;
   clock-names = "apb_pclk";
  };

  dmac_bus_ns: dma-controller@ff600000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0xff600000 0x0 0x4000>;
   interrupts = <0 0 4>,
         <0 1 4>;
   #dma-cells = <1>;
   arm,pl330-broken-no-flushp;
   peripherals-req-type-burst;
   clocks = <&cru 193>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  dmac_bus_s: dma-controller@ffb20000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0xffb20000 0x0 0x4000>;
   interrupts = <0 0 4>,
         <0 1 4>;
   #dma-cells = <1>;
   arm,pl330-broken-no-flushp;
   peripherals-req-type-burst;
   clocks = <&cru 193>;
   clock-names = "apb_pclk";
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
# 326 "arch/arm/boot/dts/rk3288.dtsi"
  dma-unusable@fe000000 {
   reg = <0x0 0xfe000000 0x0 0x1000000>;
  };
 };

 xin24m: oscillator {
  compatible = "fixed-clock";
  clock-frequency = <24000000>;
  clock-output-names = "xin24m";
  #clock-cells = <0>;
 };

 timer {
  compatible = "arm,armv7-timer";
  arm,cpu-registers-not-fw-configured;
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 4)>;
  clock-frequency = <24000000>;
 };

 display-subsystem {
  compatible = "rockchip,display-subsystem";
  ports = <&vopl_out>, <&vopb_out>;
 };

 sdmmc: dwmmc@ff0c0000 {
  compatible = "rockchip,rk3288-dw-mshc";
  clock-freq-min-max = <400000 150000000>;
  clocks = <&cru 456>, <&cru 68>,
    <&cru 114>, <&cru 118>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 32 4>;
  reg = <0x0 0xff0c0000 0x0 0x4000>;
  status = "disabled";
 };

 sdio0: dwmmc@ff0d0000 {
  compatible = "rockchip,rk3288-dw-mshc";
  clock-freq-min-max = <400000 150000000>;
  clocks = <&cru 457>, <&cru 69>,
    <&cru 115>, <&cru 119>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 33 4>;
  reg = <0x0 0xff0d0000 0x0 0x4000>;
  status = "disabled";
 };

 sdio1: dwmmc@ff0e0000 {
  compatible = "rockchip,rk3288-dw-mshc";
  clock-freq-min-max = <400000 150000000>;
  clocks = <&cru 458>, <&cru 70>,
    <&cru 116>, <&cru 120>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 34 4>;
  reg = <0x0 0xff0e0000 0x0 0x4000>;
  status = "disabled";
 };

 emmc: dwmmc@ff0f0000 {
  compatible = "rockchip,rk3288-dw-mshc";
  clock-freq-min-max = <400000 150000000>;
  clocks = <&cru 459>, <&cru 71>,
    <&cru 117>, <&cru 121>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 35 4>;
  reg = <0x0 0xff0f0000 0x0 0x4000>;
  status = "disabled";
  supports-emmc;
 };

 saradc: saradc@ff100000 {
  compatible = "rockchip,saradc";
  reg = <0x0 0xff100000 0x0 0x100>;
  interrupts = <0 36 4>;
  #io-channel-cells = <1>;
  clocks = <&cru 73>, <&cru 347>;
  clock-names = "saradc", "apb_pclk";
  resets = <&cru 87>;
  reset-names = "saradc-apb";
  status = "disabled";
 };

 spi0: spi@ff110000 {
  compatible = "rockchip,rk3288-spi", "rockchip,rk3066-spi";
  clocks = <&cru 65>, <&cru 338>;
  clock-names = "spiclk", "apb_pclk";
  dmas = <&dmac_peri 11>, <&dmac_peri 12>;
  dma-names = "tx", "rx";
  interrupts = <0 44 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&spi0_clk &spi0_tx &spi0_rx &spi0_cs0>;
  reg = <0x0 0xff110000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 spi1: spi@ff120000 {
  compatible = "rockchip,rk3288-spi", "rockchip,rk3066-spi";
  clocks = <&cru 66>, <&cru 339>;
  clock-names = "spiclk", "apb_pclk";
  dmas = <&dmac_peri 13>, <&dmac_peri 14>;
  dma-names = "tx", "rx";
  interrupts = <0 45 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&spi1_clk &spi1_tx &spi1_rx &spi1_cs0>;
  reg = <0x0 0xff120000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 spi2: spi@ff130000 {
  compatible = "rockchip,rk3288-spi", "rockchip,rk3066-spi";
  clocks = <&cru 67>, <&cru 340>;
  clock-names = "spiclk", "apb_pclk";
  dmas = <&dmac_peri 15>, <&dmac_peri 16>;
  dma-names = "tx", "rx";
  interrupts = <0 46 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&spi2_clk &spi2_tx &spi2_rx &spi2_cs0>;
  reg = <0x0 0xff130000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c0: i2c@ff650000 {
  compatible = "rockchip,rk3288-i2c";
  reg = <0x0 0xff650000 0x0 0x1000>;
  interrupts = <0 60 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 332>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c0_xfer>;
  status = "disabled";
 };

 i2c1: i2c@ff140000 {
  compatible = "rockchip,rk3288-i2c";
  reg = <0x0 0xff140000 0x0 0x1000>;
  interrupts = <0 62 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 333>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c1_xfer>;
  status = "disabled";
 };

 i2c3: i2c@ff150000 {
  compatible = "rockchip,rk3288-i2c";
  reg = <0x0 0xff150000 0x0 0x1000>;
  interrupts = <0 63 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 335>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c3_xfer>;
  status = "disabled";
 };

 i2c4: i2c@ff160000 {
  compatible = "rockchip,rk3288-i2c";
  reg = <0x0 0xff160000 0x0 0x1000>;
  interrupts = <0 64 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 336>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c4_xfer>;
  status = "disabled";
 };

 i2c5: i2c@ff170000 {
  compatible = "rockchip,rk3288-i2c";
  reg = <0x0 0xff170000 0x0 0x1000>;
  interrupts = <0 65 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 337>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c5_xfer>;
  status = "disabled";
 };

 uart0: serial@ff180000 {
  compatible = "rockchip,rk3288-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff180000 0x0 0x100>;
  interrupts = <0 55 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clocks = <&cru 77>, <&cru 341>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart0_xfer>;
  status = "disabled";
 };

 uart1: serial@ff190000 {
  compatible = "rockchip,rk3288-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff190000 0x0 0x100>;
  interrupts = <0 56 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clocks = <&cru 78>, <&cru 342>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart1_xfer>;
  status = "disabled";
 };

 uart2: serial@ff690000 {
  compatible = "rockchip,rk3288-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff690000 0x0 0x100>;
  interrupts = <0 57 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clocks = <&cru 79>, <&cru 343>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart2_xfer>;
  status = "disabled";
 };

 uart3: serial@ff1b0000 {
  compatible = "rockchip,rk3288-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff1b0000 0x0 0x100>;
  interrupts = <0 58 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clocks = <&cru 80>, <&cru 344>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart3_xfer>;
  status = "disabled";
 };

 uart4: serial@ff1c0000 {
  compatible = "rockchip,rk3288-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff1c0000 0x0 0x100>;
  interrupts = <0 59 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clocks = <&cru 81>, <&cru 345>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart4_xfer>;
  status = "disabled";
 };

 thermal_zones: thermal-zones {
  soc_thermal: soc-thermal {
   polling-delay-passive = <200>;
   polling-delay = <1000>;
   sustainable-power = <1200>;

   thermal-sensors = <&tsadc 1>;
   trips {
    threshold: trip-point@0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };
    target: trip-point@1 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };
    soc_crit: soc-crit {
     temperature = <115000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&target>;
     cooling-device =
     <&cpu0 (~0) (~0)>;
     contribution = <1024>;
    };
    map1 {
     trip = <&target>;
     cooling-device =
     <&gpu (~0) (~0)>;
     contribution = <1024>;
    };
   };
  };

  gpu_thermal: gpu-thermal {
   polling-delay-passive = <200>;
   polling-delay = <1000>;
   thermal-sensors = <&tsadc 2>;
  };
 };

 tsadc: tsadc@ff280000 {
  compatible = "rockchip,rk3288-tsadc";
  reg = <0x0 0xff280000 0x0 0x100>;
  interrupts = <0 37 4>;
  clocks = <&cru 72>, <&cru 346>;
  clock-names = "tsadc", "apb_pclk";
  assigned-clocks = <&cru 72>;
  assigned-clock-rates = <5000>;
  resets = <&cru 159>;
  reset-names = "tsadc-apb";
  pinctrl-names = "init", "default", "sleep";
  pinctrl-0 = <&otp_gpio>;
  pinctrl-1 = <&otp_gpio>;
  pinctrl-2 = <&otp_gpio>;
  #thermal-sensor-cells = <1>;
  rockchip,hw-tshut-temp = <120000>;
  rockchip,hw-tshut-mode = <0>;
  status = "disabled";
 };

 gmac: ethernet@ff290000 {
  compatible = "rockchip,rk3288-gmac";
  reg = <0x0 0xff290000 0x0 0x10000>;
  interrupts = <0 27 4>,
    <0 28 4>;
  interrupt-names = "macirq", "eth_wake_irq";
  rockchip,grf = <&grf>;
  clocks = <&cru 151>,
   <&cru 102>, <&cru 103>,
   <&cru 99>, <&cru 152>,
   <&cru 196>, <&cru 349>;
  clock-names = "stmmaceth",
   "mac_clk_rx", "mac_clk_tx",
   "clk_mac_ref", "clk_mac_refout",
   "aclk_mac", "pclk_mac";
  resets = <&cru 66>;
  reset-names = "stmmaceth";
  status = "disabled";
 };

 usb_host0_ehci: usb@ff500000 {
  compatible = "generic-ehci";
  reg = <0x0 0xff500000 0x0 0x20000>;
  interrupts = <0 24 4>;
  clocks = <&cru 450>, <&usbphy1>;
  clock-names = "usbhost", "utmi";
  phys = <&usbphy1>;
  phy-names = "usb";
  status = "disabled";
 };





 usb_host0_ohci: usb@ff520000 {
  compatible = "generic-ohci";
  reg = <0x0 0xff520000 0x0 0x20000>;
  interrupts = <0 41 4>;
  clocks = <&cru 450>, <&usbphy1>;
  clock-names = "usbhost", "utmi";
  phys = <&usbphy1>;
  phy-names = "usb";
  status = "disabled";
 };

 usb_host1: usb@ff540000 {
  compatible = "rockchip,rk3288-usb", "rockchip,rk3066-usb",
    "snps,dwc2";
  reg = <0x0 0xff540000 0x0 0x40000>;
  interrupts = <0 25 4>;
  clocks = <&cru 451>;
  clock-names = "otg";
  dr_mode = "host";
  phys = <&usbphy2>;
  phy-names = "usb2-phy";
  status = "disabled";
 };

 usb_otg: usb@ff580000 {
  compatible = "rockchip,rk3288-usb", "rockchip,rk3066-usb",
    "snps,dwc2";
  reg = <0x0 0xff580000 0x0 0x40000>;
  interrupts = <0 23 4>;
  clocks = <&cru 449>;
  clock-names = "otg";
  dr_mode = "otg";
  g-np-tx-fifo-size = <16>;
  g-rx-fifo-size = <280>;
  g-tx-fifo-size = <256 128 128 64 32 16>;
  g-use-dma;
  phys = <&usbphy0>;
  phy-names = "usb2-phy";
  status = "disabled";
 };

 usb_hsic: usb@ff5c0000 {
  compatible = "generic-ehci";
  reg = <0x0 0xff5c0000 0x0 0x100>;
  interrupts = <0 26 4>;
  clocks = <&cru 452>;
  clock-names = "usbhost";
  status = "disabled";
 };

 dmc: dmc@ff610000 {
  compatible = "rockchip,rk3288-dmc", "syscon";
  rockchip,cru = <&cru>;
  rockchip,grf = <&grf>;
  rockchip,pmu = <&pmu>;
  rockchip,sgrf = <&sgrf>;
  rockchip,noc = <&noc>;
  reg = <0x0 0xff610000 0x0 0x3fc
         0x0 0xff620000 0x0 0x294
         0x0 0xff630000 0x0 0x3fc
         0x0 0xff640000 0x0 0x294>;
  rockchip,sram = <&ddr_sram>;
  clocks = <&cru 364>, <&cru 365>,
    <&cru 366>, <&cru 367>,
    <&cru 6>, <&cru 193>;
  clock-names = "pclk_ddrupctl0", "pclk_publ0",
         "pclk_ddrupctl1", "pclk_publ1",
         "arm_clk", "aclk_dmac1";
 };

 i2c2: i2c@ff660000 {
  compatible = "rockchip,rk3288-i2c";
  reg = <0x0 0xff660000 0x0 0x1000>;
  interrupts = <0 61 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 334>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c2_xfer>;
  status = "disabled";
 };

 pwm0: pwm@ff680000 {
  compatible = "rockchip,rk3288-pwm";
  reg = <0x0 0xff680000 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm0_pin>;
  clocks = <&cru 350>;
  clock-names = "pwm";
  status = "disabled";
 };

 pwm1: pwm@ff680010 {
  compatible = "rockchip,rk3288-pwm";
  reg = <0x0 0xff680010 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm1_pin>;
  clocks = <&cru 350>;
  clock-names = "pwm";
  status = "disabled";
 };

 pwm2: pwm@ff680020 {
  compatible = "rockchip,rk3288-pwm";
  reg = <0x0 0xff680020 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm2_pin>;
  clocks = <&cru 350>;
  clock-names = "pwm";
  status = "disabled";
 };

 pwm3: pwm@ff680030 {
  compatible = "rockchip,rk3288-pwm";
  reg = <0x0 0xff680030 0x0 0x10>;
  #pwm-cells = <2>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm3_pin>;
  clocks = <&cru 350>;
  clock-names = "pwm";
  status = "disabled";
 };

 timer: timer@ff6b0000 {
  compatible = "rockchip,rk3288-timer";
  reg = <0x0 0xff6b0000 0x0 0x20>;
  interrupts = <0 66 4>;
  clocks = <&xin24m>, <&cru 353>;
  clock-names = "timer", "pclk";
 };

 bus_intmem@ff700000 {
  compatible = "mmio-sram";
  reg = <0x0 0xff700000 0x0 0x18000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x0 0xff700000 0x18000>;
  smp-sram@0 {
   compatible = "rockchip,rk3066-smp-sram";
   reg = <0x00 0x10>;
  };
  ddr_sram: ddr-sram@1000 {
   compatible = "rockchip,rk3288-ddr-sram";
   reg = <0x1000 0x4000>;
  };
 };

 sram@ff720000 {
  compatible = "rockchip,rk3288-pmu-sram", "mmio-sram";
  reg = <0x0 0xff720000 0x0 0x1000>;
 };

 qos_gpu_r: qos@ffaa0000 {
  compatible = "syscon";
  reg = <0x0 0xffaa0000 0x0 0x20>;
 };

 qos_gpu_w: qos@ffaa0080 {
  compatible = "syscon";
  reg = <0x0 0xffaa0080 0x0 0x20>;
 };

 qos_vio1_vop: qos@ffad0000 {
  compatible = "syscon";
  reg = <0x0 0xffad0000 0x0 0x20>;
 };

 qos_vio1_isp_w0: qos@ffad0100 {
  compatible = "syscon";
  reg = <0x0 0xffad0100 0x0 0x20>;
 };

 qos_vio1_isp_w1: qos@ffad0180 {
  compatible = "syscon";
  reg = <0x0 0xffad0180 0x0 0x20>;
 };

 qos_vio0_vop: qos@ffad0400 {
  compatible = "syscon";
  reg = <0x0 0xffad0400 0x0 0x20>;
 };

 qos_vio0_vip: qos@ffad0480 {
  compatible = "syscon";
  reg = <0x0 0xffad0480 0x0 0x20>;
 };

 qos_vio0_iep: qos@ffad0500 {
  compatible = "syscon";
  reg = <0x0 0xffad0500 0x0 0x20>;
 };

 qos_vio2_rga_r: qos@ffad0800 {
  compatible = "syscon";
  reg = <0x0 0xffad0800 0x0 0x20>;
 };

 qos_vio2_rga_w: qos@ffad0880 {
  compatible = "syscon";
  reg = <0x0 0xffad0880 0x0 0x20>;
 };

 qos_vio1_isp_r: qos@ffad0900 {
  compatible = "syscon";
  reg = <0x0 0xffad0900 0x0 0x20>;
 };

 qos_video: qos@ffae0000 {
  compatible = "syscon";
  reg = <0x0 0xffae0000 0x0 0x20>;
 };

 qos_hevc_r: qos@ffaf0000 {
  compatible = "syscon";
  reg = <0x0 0xffaf0000 0x0 0x20>;
 };

 qos_hevc_w: qos@ffaf0080 {
  compatible = "syscon";
  reg = <0x0 0xffaf0080 0x0 0x20>;
 };

 pmu: power-management@ff730000 {
  compatible = "rockchip,rk3288-pmu", "syscon", "simple-mfd";
  reg = <0x0 0xff730000 0x0 0x100>;

  power: power-controller {
   compatible = "rockchip,rk3288-power-controller";
   #power-domain-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
# 951 "arch/arm/boot/dts/rk3288.dtsi"
   pd_vio@9 {
    reg = <9>;
    clocks = <&cru 202>,
      <&cru 205>,
      <&cru 200>,
      <&cru 204>,
      <&cru 197>,
      <&cru 198>,
      <&cru 190>,
      <&cru 191>,
      <&cru 468>,
      <&cru 469>,
      <&cru 470>,
      <&cru 473>,
      <&cru 465>,
      <&cru 466>,
      <&cru 355>,
      <&cru 360>,
      <&cru 359>,
      <&cru 358>,
      <&cru 356>,
      <&cru 357>,
      <&cru 104>,
      <&cru 105>,
      <&cru 108>,
      <&cru 107>,
      <&cru 106>;
    pm_qos = <&qos_vio0_iep>,
      <&qos_vio1_vop>,
      <&qos_vio1_isp_w0>,
      <&qos_vio1_isp_w1>,
      <&qos_vio0_vop>,
      <&qos_vio0_vip>,
      <&qos_vio2_rga_r>,
      <&qos_vio2_rga_w>,
      <&qos_vio1_isp_r>;
   };





   pd_hevc@11 {
    reg = <11>;
    clocks = <&cru 207>,
      <&cru 111>,
      <&cru 112>;
    pm_qos = <&qos_hevc_r>,
      <&qos_hevc_w>;
   };






   pd_video@12 {
    reg = <12>;
    clocks = <&cru 208>,
      <&cru 476>;
    pm_qos = <&qos_video>;
   };





   pd_gpu@13 {
    reg = <13>;
    clocks = <&cru 192>;
    pm_qos = <&qos_gpu_r>,
      <&qos_gpu_w>;
   };
  };

  reboot-mode {
   compatible = "syscon-reboot-mode";
   offset = <0x94>;
   mode-normal = <(0x5242C300 + 0)>;
   mode-recovery = <(0x5242C300 + 3)>;
   mode-bootloader = <(0x5242C300 + 9)>;
   mode-loader = <(0x5242C300 + 1)>;
   mode-ums = <(0x5242C300 + 12)>;
  };
 };

 sgrf: syscon@ff740000 {
  compatible = "rockchip,rk3288-sgrf", "syscon";
  reg = <0x0 0xff740000 0x0 0x1000>;
 };

 cru: clock-controller@ff760000 {
  compatible = "rockchip,rk3288-cru";
  reg = <0x0 0xff760000 0x0 0x1000>;
  rockchip,grf = <&grf>;
  #clock-cells = <1>;
  #reset-cells = <1>;
  assigned-clocks = <&cru 4>,
                                  <&cru 5>, <&cru 209>,
                                  <&cru 477>, <&cru 362>,
                                  <&cru 210>, <&cru 478>,
                                  <&cru 363>;
  assigned-clock-rates = <594000000>,
           <500000000>, <300000000>,
           <150000000>, <75000000>,
           <300000000>, <150000000>,
           <75000000>;
 };

 grf: syscon@ff770000 {
  compatible = "rockchip,rk3288-grf", "syscon", "simple-mfd";
  reg = <0x0 0xff770000 0x0 0x1000>;

  edp_phy: edp-phy {
   compatible = "rockchip,rk3288-dp-phy";
   clocks = <&cru 104>;
   clock-names = "24m";
   #phy-cells = <0>;
   status = "disabled";
  };

  mipi_phy_rx0: mipi-phy-rx0 {
   compatible = "rockchip,rk3288-mipi-dphy";
   clocks = <&cru 126>, <&cru 358>;
   clock-names = "dphy-ref", "pclk";
   status = "disabled";
  };

  io_domains: io-domains {
   compatible = "rockchip,rk3288-io-voltage-domain";
   status = "disabled";
  };

  usbphy: usbphy {
   compatible = "rockchip,rk3288-usb-phy";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   usbphy0: usb-phy@320 {
    #phy-cells = <0>;
    reg = <0x320>;
    clocks = <&cru 93>;
    clock-names = "phyclk";
    #clock-cells = <0>;
    resets = <&cru 133>;
    reset-names = "phy-reset";
   };

   usbphy1: usb-phy@334 {
    #phy-cells = <0>;
    reg = <0x334>;
    clocks = <&cru 94>;
    clock-names = "phyclk";
    #clock-cells = <0>;
   };

   usbphy2: usb-phy@348 {
    #phy-cells = <0>;
    reg = <0x348>;
    clocks = <&cru 95>;
    clock-names = "phyclk";
    #clock-cells = <0>;
    resets = <&cru 139>;
    reset-names = "phy-reset";
   };
  };

  pvtm: pvtm {
   compatible = "rockchip,rk3288-pvtm";
   clocks = <&cru 123>, <&cru 124>;
   clock-names = "core", "gpu";
   resets = <&cru 124>, <&cru 125>;
   reset-names = "core", "gpu";
   status = "okay";
  };
 };

 wdt: watchdog@ff800000 {
  compatible = "rockchip,rk3288-wdt", "snps,dw-wdt";
  reg = <0x0 0xff800000 0x0 0x100>;
  clocks = <&cru 368>;
  interrupts = <0 79 4>;
  status = "disabled";
 };

 crypto: cypto-controller@ff8a0000 {
  compatible = "rockchip,rk3288-crypto";
  reg = <0x0 0xff8a0000 0x0 0x4000>;
  interrupts = <0 48 4>;
  clocks = <&cru 199>, <&cru 461>,
    <&cru 125>, <&cru 193>;
  clock-names = "aclk", "hclk", "sclk", "apb_pclk";
  resets = <&cru 174>;
  reset-names = "crypto-rst";
  status = "okay";
 };

 spdif: sound@ff8b0000 {
  compatible = "rockchip,rk3288-spdif", "rockchip,rk3066-spdif";
  reg = <0x0 0xff8b0000 0x0 0x10000>;
  #sound-dai-cells = <0>;
  clock-names = "hclk", "mclk";
  clocks = <&cru 464>, <&cru 84>;
  dmas = <&dmac_bus_s 3>;
  dma-names = "tx";
  interrupts = <0 54 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&spdif_tx>;
  rockchip,grf = <&grf>;
  status = "disabled";
 };

 i2s: i2s@ff890000 {
  compatible = "rockchip,rk3288-i2s", "rockchip,rk3066-i2s";
  reg = <0x0 0xff890000 0x0 0x10000>;
  interrupts = <0 53 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  dmas = <&dmac_bus_s 0>, <&dmac_bus_s 1>;
  dma-names = "tx", "rx";
  clock-names = "i2s_hclk", "i2s_clk";
  clocks = <&cru 462>, <&cru 82>;
  assigned-clocks = <&cru 129>;
  assigned-clock-parents = <&cru 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2s0_bus>;
  rockchip,playback-channels = <8>;
  rockchip,capture-channels = <2>;
  status = "disabled";
 };

 iep: iep@ff90000 {
  compatible = "rockchip,iep";
  iommu_enabled = <1>;
  iommus = <&iep_mmu>;
  reg = <0x0 0xff900000 0x0 0x800>;
  interrupts = <0 17 4>;
  clocks = <&cru 202>, <&cru 468>;
  clock-names = "aclk_iep", "hclk_iep";
  power-domains = <&power 9>;
  allocator = <1>;
  version = <1>;
  status = "disabled";
 };

 iep_mmu: iommu@ff900800 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff900800 0x0 0x40>;
  interrupts = <0 17 4>;
  interrupt-names = "iep_mmu";
  #iommu-cells = <0>;
  status = "disabled";
 };

 cif_isp0: cif_isp@ff910000 {
  compatible = "rockchip,rk3288-cif-isp";
  rockchip,grf = <&grf>;
  reg = <0x0 0xff910000 0x0 0x4000>, <0x0 0xff968000 0x0 0x4000>;
  reg-names = "register", "csihost-register";
  clocks = <&cru 205>, <&cru 469>,
   <&cru 107>, <&cru 108>,
   <&cru 358>, <&cru 371>,
   <&cru 126>;
  clock-names = "aclk_isp", "hclk_isp",
   "sclk_isp", "sclk_isp_jpe",
   "pclk_mipi_csi", "pclk_isp_in",
   "sclk_mipidsi_24m";
  resets = <&cru 110>;
  reset-names = "rst_isp";
  interrupts = <0 14 4>;
  interrupt-names = "cif_isp10_irq";
  power-domains = <&power 9>;
  rockchip,isp,iommu-enable = <1>;
  iommus = <&isp_mmu>;
  status = "disabled";
 };

 isp: isp@ff910000 {
  compatible = "rockchip,rk3288-isp", "rockchip,isp";
  reg = <0x0 0xff910000 0x0 0x4000>;
  interrupts = <0 14 4>;
  power-domains = <&power 9>;
  clocks =
   <&cru 205>, <&cru 469>, <&cru 107>,
   <&cru 108>, <&cru 371>,
   <&cru 127>, <&cru 126>,
   <&cru 127>, <&cru 358>;
  clock-names =
   "aclk_isp", "hclk_isp", "clk_isp",
   "clk_isp_jpe", "pclkin_isp", "clk_cif_out",
   "clk_mipi_24m", "clk_cif_pll", "hclk_mipiphy1";
  pinctrl-names =
   "default", "isp_dvp8bit2", "isp_dvp10bit",
   "isp_dvp12bit", "isp_dvp8bit0", "isp_mipi_fl",
   "isp_mipi_fl_prefl", "isp_flash_as_gpio",
   "isp_flash_as_trigger_out";
  pinctrl-0 = <&isp_mipi>;
  pinctrl-1 = <&isp_mipi &isp_dvp_d2d9>;
  pinctrl-2 = <&isp_mipi &isp_dvp_d2d9 &isp_dvp_d0d1>;
  pinctrl-3 = <&isp_mipi &isp_dvp_d2d9 &isp_dvp_d0d1
     &isp_dvp_d10d11>;
  pinctrl-4 = <&isp_mipi &isp_dvp_d0d7>;
  pinctrl-5 = <&isp_mipi>;
  pinctrl-6 = <&isp_mipi &isp_prelight>;
  pinctrl-7 = <&isp_flash_trigger_as_gpio>;
  pinctrl-8 = <&isp_flash_trigger>;
  rockchip,isp,mipiphy = <2>;
  rockchip,isp,cifphy = <1>;
  rockchip,isp,mipiphy1,reg = <0xff968000 0x4000>;
  rockchip,grf = <&grf>;
  rockchip,cru = <&cru>;
  rockchip,gpios = <&gpio7 13 0>;
  rockchip,isp,iommu_enable = <1>;
  iommus = <&isp_mmu>;
  status = "disabled";
 };

 isp_mmu: iommu@ff914000 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff914000 0x0 0x100>, <0x0 0xff915000 0x0 0x100>;
  interrupts = <0 14 4>;
  interrupt-names = "isp_mmu";
  clocks = <&cru 205>, <&cru 469>;
  clock-names = "aclk", "hclk";
  rk_iommu,disable_reset_quirk;
  #iommu-cells = <0>;
  power-domains = <&power 9>;
  status = "disabled";
 };

 rga: rga@ff920000 {
  compatible = "rockchip,rk3288-rga";
  reg = <0x0 0xff920000 0x0 0x180>;
  interrupts = <0 18 4>;
  clocks = <&cru 200>, <&cru 470>, <&cru 106>;
  clock-names = "aclk", "hclk", "sclk";
  power-domains = <&power 9>;
  resets = <&cru 105>, <&cru 108>, <&cru 109>;
  reset-names = "core", "axi", "ahb";
  status = "disabled";
 };

 vopb: vop@ff930000 {
  compatible = "rockchip,rk3288-vop-big";
  rockchip,grf = <&grf>;
  reg = <0x0 0xff930000 0x0 0x19c>, <0x0 0xff931000 0x0 0x1000>;
  reg-names = "regs", "gamma_lut";
  interrupts = <0 15 4>;
  clocks = <&cru 197>, <&cru 190>, <&cru 465>;
  clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
  power-domains = <&power 9>;
  resets = <&cru 100>, <&cru 101>, <&cru 102>;
  reset-names = "axi", "ahb", "dclk";
  iommus = <&vopb_mmu>;
  status = "disabled";

  vopb_out: port {
   #address-cells = <1>;
   #size-cells = <0>;

   vopb_out_hdmi: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&hdmi_in_vopb>;
   };

   vopb_out_edp: endpoint@1 {
    reg = <1>;
    remote-endpoint = <&edp_in_vopb>;
   };

   vopb_out_dsi0: endpoint@2 {
    reg = <2>;
    remote-endpoint = <&dsi0_in_vopb>;
   };

   vopb_out_lvds: endpoint@3 {
    reg = <3>;
    remote-endpoint = <&lvds_in_vopb>;
   };

   vopb_out_dsi1: endpoint@4 {
    reg = <4>;
    remote-endpoint = <&dsi1_in_vopb>;
   };
  };
 };

 vopb_mmu: iommu@ff930300 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff930300 0x0 0x100>;
  interrupts = <0 15 4>;
  interrupt-names = "vopb_mmu";
  clocks = <&cru 197>, <&cru 465>;
  clock-names = "aclk", "hclk";
  power-domains = <&power 9>;
  #iommu-cells = <0>;
  status = "disabled";
 };

 vopl: vop@ff940000 {
  compatible = "rockchip,rk3288-vop-lit";
  rockchip,grf = <&grf>;
  reg = <0x0 0xff940000 0x0 0x19c>, <0x0 0xff941000 0x0 0x1000>;
  reg-names = "regs", "gamma_lut";
  interrupts = <0 16 4>;
  clocks = <&cru 198>, <&cru 191>, <&cru 466>;
  clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
  power-domains = <&power 9>;
  resets = <&cru 176>, <&cru 177>, <&cru 178>;
  reset-names = "axi", "ahb", "dclk";
  iommus = <&vopl_mmu>;
  status = "disabled";

  vopl_out: port {
   #address-cells = <1>;
   #size-cells = <0>;

   vopl_out_hdmi: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&hdmi_in_vopl>;
   };

   vopl_out_edp: endpoint@1 {
    reg = <1>;
    remote-endpoint = <&edp_in_vopl>;
   };

   vopl_out_dsi0: endpoint@2 {
    reg = <2>;
    remote-endpoint = <&dsi0_in_vopl>;
   };

   vopl_out_lvds: endpoint@3 {
    reg = <3>;
    remote-endpoint = <&lvds_in_vopl>;
   };

   vopl_out_dsi1: endpoint@4 {
    reg = <4>;
    remote-endpoint = <&dsi1_in_vopl>;
   };
  };
 };

 vopl_mmu: iommu@ff940300 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff940300 0x0 0x100>;
  interrupts = <0 16 4>;
  interrupt-names = "vopl_mmu";
  clocks = <&cru 198>, <&cru 466>;
  clock-names = "aclk", "hclk";
  power-domains = <&power 9>;
  #iommu-cells = <0>;
  status = "disabled";
 };

 cif: cif@ff950000 {
  compatible = "rockchip,cif";
  reg = <0x0 0xff950000 0x0 0x400>;
  interrupts = <0 13 4>;
  clocks = <&cru 204>, <&cru 473>,
   <&cru 373>, <&cru 127>;
  clock-names = "aclk_cif0", "hclk_cif0",
    "cif0_in", "cif0_out";
  resets = <&cru 104>;
  reset-names = "rst_cif";
  pinctrl-names = "cif_pin_all";
  pinctrl-0 = <&isp_mipi &isp_dvp_d2d9 &isp_dvp_d10d11>;
  rockchip,grf = <&grf>;
  rockchip,cru = <&cru>;
  power-domains = <&power 9>;
  status = "disabled";
 };

 dsi0: dsi@ff960000 {
  compatible = "rockchip,rk3288-mipi-dsi", "snps,dw-mipi-dsi";
  reg = <0x0 0xff960000 0x0 0x4000>;
  interrupts = <0 19 4>;
  clocks = <&cru 126>, <&cru 356>;
  clock-names = "ref", "pclk";
  resets = <&cru 115>;
  reset-names = "apb";
  power-domains = <&power 9>;
  rockchip,grf = <&grf>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   dsi0_in: port {
    #address-cells = <1>;
    #size-cells = <0>;

    dsi0_in_vopb: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vopb_out_dsi0>;
    };
    dsi0_in_vopl: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vopl_out_dsi0>;
    };
   };
  };
 };

 dsi1: dsi@ff964000 {
  compatible = "rockchip,rk3288-mipi-dsi", "snps,dw-mipi-dsi";
  reg = <0x0 0xff964000 0x0 0x4000>;
  interrupts = <0 20 4>;
  clocks = <&cru 126>, <&cru 357>;
  clock-names = "ref", "pclk";
  resets = <&cru 116>;
  reset-names = "apb";
  power-domains = <&power 9>;
  rockchip,grf = <&grf>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   dsi1_in: port {
    #address-cells = <1>;
    #size-cells = <0>;

    dsi1_in_vopb: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vopb_out_dsi1>;
    };
    dsi1_in_vopl: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vopl_out_dsi1>;
    };
   };
  };
 };

 mipi_phy_tx1rx1: mipi-phy-tx1rx1@ff968000 {
  compatible = "rockchip,rk3288-mipi-dphy";
  reg = <0x0 0xff968000 0x0 0x4000>;
  rockchip,grf = <&grf>;
  clocks = <&cru 126>, <&cru 358>;
  clock-names = "dphy-ref", "pclk";
  status = "disabled";
 };

 edp: dp@ff970000 {
  compatible = "rockchip,rk3288-dp";
  reg = <0x0 0xff970000 0x0 0x4000>;
  interrupts = <0 98 4>;
  clocks = <&cru 105>, <&cru 355>;
  clock-names = "dp", "pclk";
  power-domains = <&power 9>;
  phys = <&edp_phy>;
  phy-names = "dp";
  resets = <&cru 111>;
  reset-names = "dp";
  rockchip,grf = <&grf>;
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   edp_in: port@0 {
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    edp_in_vopb: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vopb_out_edp>;
    };
    edp_in_vopl: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vopl_out_edp>;
    };
   };
  };
 };

 lvds: lvds@ff96c000 {
  compatible = "rockchip,rk3288-lvds";
  reg = <0x0 0xff96c000 0x0 0x4000>;
  clocks = <&cru 359>;
  clock-names = "pclk_lvds";
  power-domains = <&power 9>;
  rockchip,grf = <&grf>;
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   lvds_in: port@0 {
    reg = <0>;

    #address-cells = <1>;
    #size-cells = <0>;

    lvds_in_vopb: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vopb_out_lvds>;
    };
    lvds_in_vopl: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vopl_out_lvds>;
    };
   };
  };
 };

 hdmi: hdmi@ff980000 {
  compatible = "rockchip,rk3288-dw-hdmi";
  reg = <0x0 0xff980000 0x0 0x20000>;
  reg-io-width = <4>;
  rockchip,grf = <&grf>;
  interrupts = <0 103 4>;
  clocks = <&cru 360>, <&cru 109>;
  clock-names = "iahb", "isfr";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&hdmi_ddc>;
  pinctrl-1 = <&hdmi_gpio>;
  power-domains = <&power 9>;
  status = "disabled";

  ports {
   hdmi_in: port {
    #address-cells = <1>;
    #size-cells = <0>;
    hdmi_in_vopb: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vopb_out_hdmi>;
    };
    hdmi_in_vopl: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vopl_out_hdmi>;
    };
   };
  };
 };

 vpu: video-codec@ff9a0000 {
  compatible = "rockchip,rk3288-vpu";
  reg = <0x0 0xff9a0000 0x0 0x800>;
  interrupts = <0 9 4>,
    <0 10 4>;
  interrupt-names = "vepu", "vdpu";
  clocks = <&cru 208>, <&cru 476>;
  clock-names = "aclk", "hclk";
  power-domains = <&power 12>;
  iommus = <&vpu_mmu>;
  assigned-clocks = <&cru 208>;
  assigned-clock-rates = <400000000>;
  status = "disabled";
 };

 vpu_service: vpu-service@ff9a0000 {
  compatible = "rockchip,vpu_service";
  reg = <0x0 0xff9a0000 0x0 0x800>;
  interrupts = <0 9 4>,
    <0 10 4>;
  interrupt-names = "irq_enc", "irq_dec";
  clocks = <&cru 208>, <&cru 476>;
  clock-names = "aclk_vcodec", "hclk_vcodec";
  power-domains = <&power 12>;
  rockchip,grf = <&grf>;
  resets = <&cru 112>, <&cru 113>;
  reset-names = "video_a", "video_h";
  iommus = <&vpu_mmu>;
  iommu_enabled = <1>;
  status = "disabled";

  allocator = <1>;
 };

 vpu_mmu: iommu@ff9a0800 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff9a0800 0x0 0x100>;
  interrupts = <0 11 4>;
  interrupt-names = "vpu_mmu";
  clocks = <&cru 208>, <&cru 476>;
  clock-names = "aclk", "hclk";
  power-domains = <&power 12>;
  #iommu-cells = <0>;
 };

 hevc_service: hevc-service@ff9c0000 {
  compatible = "rockchip,hevc_service";
  reg = <0x0 0xff9c0000 0x0 0x400>;
  interrupts = <0 12 4>;
  interrupt-names = "irq_dec";
  clocks = <&cru 207>, <&cru 475>,
   <&cru 112>,
   <&cru 111>;
  clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core",
   "clk_cabac";




  assigned-clocks = <&cru 207>, <&cru 475>,
      <&cru 112>,
      <&cru 111>;
  assigned-clock-rates = <400000000>, <100000000>,
           <300000000>, <300000000>;

  resets = <&cru 154>;
  reset-names = "video";
  power-domains = <&power 11>;
  rockchip,grf = <&grf>;
  iommus = <&hevc_mmu>;
  iommu_enabled = <1>;
  status = "disabled";

  allocator = <1>;
 };

 hevc_mmu: iommu@ff9c0440 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff9c0440 0x0 0x40>, <0x0 0xff9c0480 0x0 0x40>;
  interrupts = <0 111 4>;
  interrupt-names = "hevc_mmu";
  clocks = <&cru 207>, <&cru 475>,
   <&cru 112>,
   <&cru 111>;
  clock-names = "aclk", "hclk", "clk_core",
   "clk_cabac";
  power-domains = <&power 11>;
  #iommu-cells = <0>;
 };

 gpu: gpu@ffa30000 {
  compatible = "arm,malit764",
        "arm,malit76x",
        "arm,malit7xx",
        "arm,mali-midgard";
  reg = <0x0 0xffa30000 0x0 0x10000>;
  interrupts = <0 6 4>,
        <0 7 4>,
        <0 8 4>;
  interrupt-names = "JOB", "MMU", "GPU";
  clocks = <&cru 192>;
  clock-names = "clk_mali";
  operating-points-v2 = <&gpu_opp_table>;
  #cooling-cells = <2>;
  power-domains = <&power 13>;
  status = "disabled";

  upthreshold = <75>;
  downdifferential = <10>;

  gpu_power_model: power_model {
   compatible = "arm,mali-simple-power-model";
   static-coefficient = <411000>;
   dynamic-coefficient = <733>;
   ts = <32000 4700 (-80) 2>;
   thermal-zone = "gpu-thermal";
  };
 };

 gpu_opp_table: opp-table1 {
  compatible = "operating-points-v2";

  opp-100000000 {
   opp-hz = /bits/ 64 <100000000>;
   opp-microvolt = <950000>;
  };
  opp-200000000 {
   opp-hz = /bits/ 64 <200000000>;
   opp-microvolt = <950000>;
  };
  opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-microvolt = <1000000>;
  };
  opp-400000000 {
   opp-hz = /bits/ 64 <400000000>;
   opp-microvolt = <1100000>;
  };
  opp-500000000 {
   opp-hz = /bits/ 64 <500000000>;
   opp-microvolt = <1200000>;
  };
 };

 noc: syscon@ffac0000 {
  compatible = "rockchip,rk3288-noc", "syscon";
  reg = <0x0 0xffac0000 0x0 0x2000>;
 };

 nocp_core: nocp-core@ffac0400 {
  compatible = "rockchip,rk3288-nocp";
  reg = <0x0 0xffac0400 0x0 0x400>;
 };

 nocp_gpu: nocp-gpu@ffac0800 {
  compatible = "rockchip,rk3288-nocp";
  reg = <0x0 0xffac0800 0x0 0x400>;
 };

 nocp_peri: nocp-peri@ffac0c00 {
  compatible = "rockchip,rk3288-nocp";
  reg = <0x0 0xffac0c00 0x0 0x400>;
 };

 nocp_vpu: nocp-vpu@ffac1000 {
  compatible = "rockchip,rk3288-nocp";
  reg = <0x0 0xffac1000 0x0 0x400>;
 };

 nocp_vio0: nocp-vio0@ffac1400 {
  compatible = "rockchip,rk3288-nocp";
  reg = <0x0 0xffac1400 0x0 0x400>;
 };

 nocp_vio1: nocp-vio1@ffac1800 {
  compatible = "rockchip,rk3288-nocp";
  reg = <0x0 0xffac1800 0x0 0x400>;
 };

 nocp_vio2: nocp-vio2@ffac1c00 {
  compatible = "rockchip,rk3288-nocp";
  reg = <0x0 0xffac1c00 0x0 0x400>;
 };

 efuse: efuse@ffb40000 {
  compatible = "rockchip,rockchip-efuse";
  reg = <0x0 0xffb40000 0x0 0x20>;
  #address-cells = <1>;
  #size-cells = <1>;
  clocks = <&cru 369>;
  clock-names = "pclk_efuse";

  special_function: special-function@5 {
   reg = <0x5 0x1>;
   bits = <4 4>;
  };
  process_version: process-version@6 {
   reg = <0x6 0x1>;
   bits = <0 4>;
  };
  efuse_id: id@7 {
   reg = <0x7 0x10>;
  };
  cpu_leakage: cpu-leakage@17 {
   reg = <0x17 0x1>;
  };
  performance_w: performance@1c {
   reg = <0x1c 0x1>;
   bits = <4 3>;
  };
  performance: performance@1d {
   reg = <0x1d 0x1>;
   bits = <4 3>;
  };
 };

 gic: interrupt-controller@ffc01000 {
  compatible = "arm,gic-400";
  interrupt-controller;
  #interrupt-cells = <3>;
  #address-cells = <0>;

  reg = <0x0 0xffc01000 0x0 0x1000>,
        <0x0 0xffc02000 0x0 0x2000>,
        <0x0 0xffc04000 0x0 0x2000>,
        <0x0 0xffc06000 0x0 0x2000>;
  interrupts = <1 9 0xf04>;
 };

 pinctrl: pinctrl {
  compatible = "rockchip,rk3288-pinctrl";
  rockchip,grf = <&grf>;
  rockchip,pmu = <&pmu>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  gpio0: gpio0@ff750000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff750000 0x0 0x100>;
   interrupts = <0 81 4>;
   clocks = <&cru 320>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio1@ff780000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff780000 0x0 0x100>;
   interrupts = <0 82 4>;
   clocks = <&cru 321>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio2@ff790000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff790000 0x0 0x100>;
   interrupts = <0 83 4>;
   clocks = <&cru 322>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio3@ff7a0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff7a0000 0x0 0x100>;
   interrupts = <0 84 4>;
   clocks = <&cru 323>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio4: gpio4@ff7b0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff7b0000 0x0 0x100>;
   interrupts = <0 85 4>;
   clocks = <&cru 324>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio5: gpio5@ff7c0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff7c0000 0x0 0x100>;
   interrupts = <0 86 4>;
   clocks = <&cru 325>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio6: gpio6@ff7d0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff7d0000 0x0 0x100>;
   interrupts = <0 87 4>;
   clocks = <&cru 326>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio7: gpio7@ff7e0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff7e0000 0x0 0x100>;
   interrupts = <0 88 4>;
   clocks = <&cru 327>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio8: gpio8@ff7f0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff7f0000 0x0 0x100>;
   interrupts = <0 89 4>;
   clocks = <&cru 328>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  hdmi {
   hdmi_gpio: hdmi-gpio {
    rockchip,pins = <7 19 0
       &pcfg_pull_none>,
      <7 20 0
       &pcfg_pull_none>;
   };

   hdmi_ddc: hdmi-ddc {
    rockchip,pins = <7 19 2 &pcfg_pull_none>,
      <7 20 2 &pcfg_pull_none>;
   };
  };

  pcfg_pull_up: pcfg-pull-up {
   bias-pull-up;
  };

  pcfg_pull_down: pcfg-pull-down {
   bias-pull-down;
  };

  pcfg_pull_none: pcfg-pull-none {
   bias-disable;
  };

  pcfg_pull_none_12ma: pcfg-pull-none-12ma {
   bias-disable;
   drive-strength = <12>;
  };

  sleep {
   global_pwroff: global-pwroff {
    rockchip,pins = <0 0 1 &pcfg_pull_none>;
   };

   ddrio_pwroff: ddrio-pwroff {
    rockchip,pins = <0 1 1 &pcfg_pull_none>;
   };

   ddr0_retention: ddr0-retention {
    rockchip,pins = <0 2 1 &pcfg_pull_up>;
   };

   ddr1_retention: ddr1-retention {
    rockchip,pins = <0 3 1 &pcfg_pull_up>;
   };
  };

  edp {
   edp_hpd: edp-hpd {
    rockchip,pins = <7 11 2 &pcfg_pull_down>;
   };
  };

  i2c0 {
   i2c0_xfer: i2c0-xfer {
    rockchip,pins = <0 15 1 &pcfg_pull_none>,
      <0 16 1 &pcfg_pull_none>;
   };
  };

  i2c1 {
   i2c1_xfer: i2c1-xfer {
    rockchip,pins = <8 4 1 &pcfg_pull_none>,
      <8 5 1 &pcfg_pull_none>;
   };
  };

  i2c2 {
   i2c2_xfer: i2c2-xfer {
    rockchip,pins = <6 9 1 &pcfg_pull_none>,
      <6 10 1 &pcfg_pull_none>;
   };
  };

  i2c3 {
   i2c3_xfer: i2c3-xfer {
    rockchip,pins = <2 16 1 &pcfg_pull_none>,
      <2 17 1 &pcfg_pull_none>;
   };
  };

  i2c4 {
   i2c4_xfer: i2c4-xfer {
    rockchip,pins = <7 17 1 &pcfg_pull_none>,
      <7 18 1 &pcfg_pull_none>;
   };
  };

  i2c5 {
   i2c5_xfer: i2c5-xfer {
    rockchip,pins = <7 19 1 &pcfg_pull_none>,
      <7 20 1 &pcfg_pull_none>;
   };
  };

  i2s0 {
   i2s0_bus: i2s0-bus {
    rockchip,pins = <6 0 1 &pcfg_pull_none>,
      <6 1 1 &pcfg_pull_none>,
      <6 2 1 &pcfg_pull_none>,
      <6 3 1 &pcfg_pull_none>,
      <6 4 1 &pcfg_pull_none>;
   };

   i2s0_mclk: i2s0-mclk {
    rockchip,pins = <6 8 1 &pcfg_pull_none>;
   };
  };

  lcdc {
   lcdc_ctl: lcdc-ctl {
    rockchip,pins = <1 24 1 &pcfg_pull_none>,
      <1 25 1 &pcfg_pull_none>,
      <1 26 1 &pcfg_pull_none>,
      <1 27 1 &pcfg_pull_none>;
   };
  };

  sdmmc {
   sdmmc_clk: sdmmc-clk {
    rockchip,pins = <6 20 1 &pcfg_pull_none>;
   };

   sdmmc_cmd: sdmmc-cmd {
    rockchip,pins = <6 21 1 &pcfg_pull_up>;
   };

   sdmmc_cd: sdmmc-cd {
    rockchip,pins = <6 22 1 &pcfg_pull_up>;
   };

   sdmmc_bus1: sdmmc-bus1 {
    rockchip,pins = <6 16 1 &pcfg_pull_up>;
   };

   sdmmc_bus4: sdmmc-bus4 {
    rockchip,pins = <6 16 1 &pcfg_pull_up>,
      <6 17 1 &pcfg_pull_up>,
      <6 18 1 &pcfg_pull_up>,
      <6 19 1 &pcfg_pull_up>;
   };
  };

  sdio0 {
   sdio0_bus1: sdio0-bus1 {
    rockchip,pins = <4 20 1 &pcfg_pull_up>;
   };

   sdio0_bus4: sdio0-bus4 {
    rockchip,pins = <4 20 1 &pcfg_pull_up>,
      <4 21 1 &pcfg_pull_up>,
      <4 22 1 &pcfg_pull_up>,
      <4 23 1 &pcfg_pull_up>;
   };

   sdio0_cmd: sdio0-cmd {
    rockchip,pins = <4 24 1 &pcfg_pull_up>;
   };

   sdio0_clk: sdio0-clk {
    rockchip,pins = <4 25 1 &pcfg_pull_none>;
   };

   sdio0_cd: sdio0-cd {
    rockchip,pins = <4 26 1 &pcfg_pull_up>;
   };

   sdio0_wp: sdio0-wp {
    rockchip,pins = <4 27 1 &pcfg_pull_up>;
   };

   sdio0_pwr: sdio0-pwr {
    rockchip,pins = <4 28 1 &pcfg_pull_up>;
   };

   sdio0_bkpwr: sdio0-bkpwr {
    rockchip,pins = <4 29 1 &pcfg_pull_up>;
   };

   sdio0_int: sdio0-int {
    rockchip,pins = <4 30 1 &pcfg_pull_up>;
   };
  };

  sdio1 {
   sdio1_bus1: sdio1-bus1 {
    rockchip,pins = <3 24 4 &pcfg_pull_up>;
   };

   sdio1_bus4: sdio1-bus4 {
    rockchip,pins = <3 24 4 &pcfg_pull_up>,
      <3 25 4 &pcfg_pull_up>,
      <3 26 4 &pcfg_pull_up>,
      <3 27 4 &pcfg_pull_up>;
   };

   sdio1_cd: sdio1-cd {
    rockchip,pins = <3 28 4 &pcfg_pull_up>;
   };

   sdio1_wp: sdio1-wp {
    rockchip,pins = <3 29 4 &pcfg_pull_up>;
   };

   sdio1_bkpwr: sdio1-bkpwr {
    rockchip,pins = <3 30 4 &pcfg_pull_up>;
   };

   sdio1_int: sdio1-int {
    rockchip,pins = <3 31 4 &pcfg_pull_up>;
   };

   sdio1_cmd: sdio1-cmd {
    rockchip,pins = <4 6 4 &pcfg_pull_up>;
   };

   sdio1_clk: sdio1-clk {
    rockchip,pins = <4 7 4 &pcfg_pull_none>;
   };

   sdio1_pwr: sdio1-pwr {
    rockchip,pins = <4 9 4 &pcfg_pull_up>;
   };
  };

  emmc {
   emmc_clk: emmc-clk {
    rockchip,pins = <3 18 2 &pcfg_pull_none>;
   };

   emmc_cmd: emmc-cmd {
    rockchip,pins = <3 16 2 &pcfg_pull_up>;
   };

   emmc_pwr: emmc-pwr {
    rockchip,pins = <3 9 2 &pcfg_pull_up>;
   };

   emmc_bus1: emmc-bus1 {
    rockchip,pins = <3 0 2 &pcfg_pull_up>;
   };

   emmc_bus4: emmc-bus4 {
    rockchip,pins = <3 0 2 &pcfg_pull_up>,
      <3 1 2 &pcfg_pull_up>,
      <3 2 2 &pcfg_pull_up>,
      <3 3 2 &pcfg_pull_up>;
   };

   emmc_bus8: emmc-bus8 {
    rockchip,pins = <3 0 2 &pcfg_pull_up>,
      <3 1 2 &pcfg_pull_up>,
      <3 2 2 &pcfg_pull_up>,
      <3 3 2 &pcfg_pull_up>,
      <3 4 2 &pcfg_pull_up>,
      <3 5 2 &pcfg_pull_up>,
      <3 6 2 &pcfg_pull_up>,
      <3 7 2 &pcfg_pull_up>;
   };
  };

  spi0 {
   spi0_clk: spi0-clk {
    rockchip,pins = <5 12 1 &pcfg_pull_up>;
   };
   spi0_cs0: spi0-cs0 {
    rockchip,pins = <5 13 1 &pcfg_pull_up>;
   };
   spi0_tx: spi0-tx {
    rockchip,pins = <5 14 1 &pcfg_pull_up>;
   };
   spi0_rx: spi0-rx {
    rockchip,pins = <5 15 1 &pcfg_pull_up>;
   };
   spi0_cs1: spi0-cs1 {
    rockchip,pins = <5 16 1 &pcfg_pull_up>;
   };
  };
  spi1 {
   spi1_clk: spi1-clk {
    rockchip,pins = <7 12 2 &pcfg_pull_up>;
   };
   spi1_cs0: spi1-cs0 {
    rockchip,pins = <7 13 2 &pcfg_pull_up>;
   };
   spi1_rx: spi1-rx {
    rockchip,pins = <7 14 2 &pcfg_pull_up>;
   };
   spi1_tx: spi1-tx {
    rockchip,pins = <7 15 2 &pcfg_pull_up>;
   };
  };

  spi2 {
   spi2_cs1: spi2-cs1 {
    rockchip,pins = <8 3 1 &pcfg_pull_up>;
   };
   spi2_clk: spi2-clk {
    rockchip,pins = <8 6 1 &pcfg_pull_up>;
   };
   spi2_cs0: spi2-cs0 {
    rockchip,pins = <8 7 1 &pcfg_pull_up>;
   };
   spi2_rx: spi2-rx {
    rockchip,pins = <8 8 1 &pcfg_pull_up>;
   };
   spi2_tx: spi2-tx {
    rockchip,pins = <8 9 1 &pcfg_pull_up>;
   };
  };

  uart0 {
   uart0_xfer: uart0-xfer {
    rockchip,pins = <4 16 1 &pcfg_pull_up>,
      <4 17 1 &pcfg_pull_none>;
   };

   uart0_cts: uart0-cts {
    rockchip,pins = <4 18 1 &pcfg_pull_up>;
   };

   uart0_rts: uart0-rts {
    rockchip,pins = <4 19 1 &pcfg_pull_none>;
   };
  };

  uart1 {
   uart1_xfer: uart1-xfer {
    rockchip,pins = <5 8 1 &pcfg_pull_up>,
      <5 9 1 &pcfg_pull_none>;
   };

   uart1_cts: uart1-cts {
    rockchip,pins = <5 10 1 &pcfg_pull_up>;
   };

   uart1_rts: uart1-rts {
    rockchip,pins = <5 11 1 &pcfg_pull_none>;
   };
  };

  uart2 {
   uart2_xfer: uart2-xfer {
    rockchip,pins = <7 22 1 &pcfg_pull_up>,
      <7 23 1 &pcfg_pull_none>;
   };

  };

  uart3 {
   uart3_xfer: uart3-xfer {
    rockchip,pins = <7 7 1 &pcfg_pull_up>,
      <7 8 1 &pcfg_pull_none>;
   };

   uart3_cts: uart3-cts {
    rockchip,pins = <7 9 1 &pcfg_pull_up>;
   };

   uart3_rts: uart3-rts {
    rockchip,pins = <7 10 1 &pcfg_pull_none>;
   };
  };

  uart4 {
   uart4_xfer: uart4-xfer {
    rockchip,pins = <5 15 3 &pcfg_pull_up>,
      <5 14 3 &pcfg_pull_none>;
   };

   uart4_cts: uart4-cts {
    rockchip,pins = <5 12 3 &pcfg_pull_up>;
   };

   uart4_rts: uart4-rts {
    rockchip,pins = <5 13 3 &pcfg_pull_none>;
   };
  };

  tsadc {
   otp_gpio: otp-gpio {
    rockchip,pins = <0 10 0 &pcfg_pull_none>;
   };

   otp_out: otp-out {
    rockchip,pins = <0 10 1 &pcfg_pull_none>;
   };
  };

  pwm0 {
   pwm0_pin: pwm0-pin {
    rockchip,pins = <7 0 1 &pcfg_pull_none>;
   };

   pwm0_pin_pull_down: pwm0-pin-pull-down {
    rockchip,pins = <7 0 1 &pcfg_pull_down>;
   };

  };

  pwm1 {
   pwm1_pin: pwm1-pin {
    rockchip,pins = <7 1 1 &pcfg_pull_none>;
   };

   pwm1_pin_pull_down: pwm1-pin-pull-down {
    rockchip,pins = <7 1 1 &pcfg_pull_down>;
   };
  };

  pwm2 {
   pwm2_pin: pwm2-pin {
    rockchip,pins = <7 22 3 &pcfg_pull_none>;
   };

   pwm2_pin_pull_down: pwm2-pin-pull-down {
    rockchip,pins = <7 22 3 &pcfg_pull_down>;
   };
  };

  pwm3 {
   pwm3_pin: pwm3-pin {
    rockchip,pins = <7 23 3 &pcfg_pull_none>;
   };

   pwm3_pin_pull_down: pwm3-pin-pull-down {
    rockchip,pins = <7 23 3 &pcfg_pull_down>;
   };
  };

  gmac {
   rgmii_pins: rgmii-pins {
    rockchip,pins = <3 30 3 &pcfg_pull_none>,
      <3 31 3 &pcfg_pull_none>,
      <3 26 3 &pcfg_pull_none>,
      <3 27 3 &pcfg_pull_none>,
      <3 28 3 &pcfg_pull_none_12ma>,
      <3 29 3 &pcfg_pull_none_12ma>,
      <3 24 3 &pcfg_pull_none_12ma>,
      <3 25 3 &pcfg_pull_none_12ma>,
      <4 0 3 &pcfg_pull_none>,
      <4 5 3 &pcfg_pull_none>,
      <4 6 3 &pcfg_pull_none>,
      <4 9 3 &pcfg_pull_none_12ma>,
      <4 4 3 &pcfg_pull_none_12ma>,
      <4 1 3 &pcfg_pull_none>,
      <4 3 3 &pcfg_pull_none>;
   };

   rmii_pins: rmii-pins {
    rockchip,pins = <3 30 3 &pcfg_pull_none>,
      <3 31 3 &pcfg_pull_none>,
      <3 28 3 &pcfg_pull_none>,
      <3 29 3 &pcfg_pull_none>,
      <4 0 3 &pcfg_pull_none>,
      <4 5 3 &pcfg_pull_none>,
      <4 4 3 &pcfg_pull_none>,
      <4 1 3 &pcfg_pull_none>,
      <4 2 3 &pcfg_pull_none>,
      <4 3 3 &pcfg_pull_none>;
   };
  };

  spdif {
   spdif_tx: spdif-tx {
    rockchip,pins = <6 11 1 &pcfg_pull_none>;
   };
  };

  cif {
   cif_dvp_d2d9: cif-dvp-d2d9 {
    rockchip,pins = <2 0 1 &pcfg_pull_none>,
      <2 1 1 &pcfg_pull_none>,
      <2 2 1 &pcfg_pull_none>,
      <2 3 1 &pcfg_pull_none>,
      <2 4 1 &pcfg_pull_none>,
      <2 5 1 &pcfg_pull_none>,
      <2 6 1 &pcfg_pull_none>,
      <2 7 1 &pcfg_pull_none>,
      <2 8 1 &pcfg_pull_none>,
      <2 9 1 &pcfg_pull_none>,
      <2 11 1 &pcfg_pull_none>;
   };
  };

  isp_pin {
   isp_mipi: isp-mipi {
    rockchip,pins =

     <2 11 1 &pcfg_pull_none>;
   };

   isp_dvp_d2d9: isp-d2d9 {
    rockchip,pins =

     <2 0 1 &pcfg_pull_none>,
     <2 1 1 &pcfg_pull_none>,
     <2 2 1 &pcfg_pull_none>,
     <2 3 1 &pcfg_pull_none>,
     <2 4 1 &pcfg_pull_none>,
     <2 5 1 &pcfg_pull_none>,
     <2 6 1 &pcfg_pull_none>,
     <2 7 1 &pcfg_pull_none>,

     <2 8 1 &pcfg_pull_none>,
     <2 9 1 &pcfg_pull_none>,

     <2 10 1 &pcfg_pull_none>,
     <2 11 1 &pcfg_pull_none>;
   };

   isp_dvp_d0d1: isp-d0d1 {
    rockchip,pins =

     <2 12 1 &pcfg_pull_none>,
     <2 13 1 &pcfg_pull_none>;
   };

   isp_dvp_d10d11: isp-d10d11 {
    rockchip,pins =

     <2 14 1 &pcfg_pull_none>,
     <2 15 1 &pcfg_pull_none>;
   };

   isp_dvp_d0d7: isp-d0d7 {
    rockchip,pins =

     <2 12 1 &pcfg_pull_none>,
     <2 13 1 &pcfg_pull_none>,
     <2 0 1 &pcfg_pull_none>,
     <2 1 1 &pcfg_pull_none>,
     <2 2 1 &pcfg_pull_none>,
     <2 3 1 &pcfg_pull_none>,
     <2 4 1 &pcfg_pull_none>,
     <2 5 1 &pcfg_pull_none>;
   };

   isp_shutter: isp-shutter {
    rockchip,pins =

     <7 12 2 &pcfg_pull_none>,
     <7 15 2 &pcfg_pull_none>;
   };

   isp_flash_trigger: isp-flash-trigger {
    rockchip,pins =

     <7 13 2 &pcfg_pull_none>;
   };

   isp_prelight: isp-prelight {
    rockchip,pins =

     <7 14 2 &pcfg_pull_none>;
   };

   isp_flash_trigger_as_gpio: isp-flash-trigger-as-gpio {
    rockchip,pins =

     <7 13 2 &pcfg_pull_none>;
   };
  };

 };
 rockchip_suspend: rockchip-suspend {
  compatible = "rockchip,pm-rk3288";
  status = "disabled";
  rockchip,sleep-mode-config = <
   (0
   |(1 << 0)
   |(1 << 1)
   |(1 << 2)
   |(1 << 19)
   |(1 << 9)
   )
  >;
  rockchip,wakeup-config = <
   (0
   | (1 << 3)
   )
  >;
  rockchip,pwm-regulator-config = <
   (0
   | (1 << 2)
   )
  >;
 };
};
# 5 "arch/arm/boot/dts/rk3288-box.dts" 2
# 1 "arch/arm/boot/dts/lcd-box.dtsi" 1





/ {
   disp_power_ctr: power_ctr {
# 32 "arch/arm/boot/dts/lcd-box.dtsi"
                };

  disp_timings: display-timings {
   native-mode = <&timing0>;
# 101 "arch/arm/boot/dts/lcd-box.dtsi"
               };
};
# 6 "arch/arm/boot/dts/rk3288-box.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 12 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 7 "arch/arm/boot/dts/rk3288-box.dts" 2

/ {
 fiq-debugger {
  status = "okay";
 };

 hsic-usb-hub{
  compatible = "hub_reset";
  reset,pin =<&gpio7 GPIO_A6 0>;
  status = "disabled";
 };

    wireless-wlan {
        compatible = "wlan-platdata";







 wifi_chip_type = "bcmwifi";
 sdio_vref = <1800>;



        power_pmu_regulator = "act_ldo3";
        power_pmu_enable_level = <1>;



        vref_pmu_regulator = "act_ldo3";
        vref_pmu_enable_level = <1>;

        WIFI,poweren_gpio = <&gpio4 GPIO_D4 0>;
        WIFI,host_wake_irq = <&gpio4 GPIO_D6 0>;


        status = "okay";
    };

    wireless-bluetooth {
        compatible = "bluetooth-platdata";



        uart_rts_gpios = <&gpio4 GPIO_C3 1>;
        pinctrl-names = "default","rts_gpio";
        pinctrl-0 = <&uart0_rts>;
        pinctrl-1 = <&uart0_rts_gpio>;

        BT,power_gpio = <&gpio4 GPIO_D3 0>;
        BT,reset_gpio = <&gpio4 GPIO_D5 0>;
        BT,wake_gpio = <&gpio4 GPIO_D2 0>;
        BT,wake_host_irq = <&gpio4 GPIO_D7 0>;

        status = "okay";
    };

 pwm_regulator {
  compatible = "rockchip_pwm_regulator";
  pwms = <&pwm1 0 2000>;
  rockchip,pwm_id= <1>;
  rockchip,pwm_voltage_map= <925000 950000 975000 1000000 1025000 1050000 1075000 1100000 1125000 1150000 1175000 1200000 1225000 1250000 1275000 1300000 1325000 1350000 1375000 1400000>;
  rockchip,pwm_voltage= <1100000>;
  rockchip,pwm_min_voltage= <925000>;
  rockchip,pwm_max_voltage= <1400000>;
  rockchip,pwm_suspend_voltage= <950000>;
  rockchip,pwm_coefficient= <475>;
  regulators {
   #address-cells = <1>;
   #size-cells = <0>;
   pwm_reg0: regulator@0 {
    regulator-compatible = "pwm_dcdc1";
    regulator-name= "vdd_logic";
    regulator-min-microvolt = <925000>;
    regulator-max-microvolt = <1400000>;
    regulator-always-on;
    regulator-boot-on;
   };
  };
 };

 codec_hdmi_i2s: codec-hdmi-i2s {
  compatible = "hdmi-i2s";
 };

 codec_hdmi_spdif: codec-hdmi-spdif {
  compatible = "hdmi-spdif";
 };

 rockchip-hdmi-i2s {
  status = "disabled";
  compatible = "rockchip-hdmi-i2s";
  dais {
   dai0 {
    audio-codec = <&codec_hdmi_i2s>;
    audio-controller = <&i2s>;
    format = "i2s";





   };
  };
 };

 rockchip-spdif-card {
  compatible = "rockchip-spdif-card";
  dais {
   dai0 {
    audio-codec = <&codec_hdmi_spdif>;
    audio-controller = <&spdif>;
   };
  };
 };

 rockchip-rk1000 {
  compatible = "rockchip-rk1000";
  dais {
   dai0 {
    audio-codec = <&rk1000_codec>;
    audio-controller = <&i2s>;
    format = "i2s";
   };
  };
 };

 usb_control {
  compatible = "rockchip,rk3288-usb-control";

  host_drv_gpio = <&gpio0 GPIO_B6 1>;
  otg_drv_gpio = <&gpio0 GPIO_B4 1>;

  rockchip,remote_wakeup;
  rockchip,usb_irq_wakeup;
 };

 test-power{
  status = "okay";
 };

};

&gmac {



 reset-gpio = <&gpio4 GPIO_B0 1>;
 phy-mode = "rgmii";
 clock_in_out = "input";
 tx_delay = <0x30>;
 rx_delay = <0x10>;
};

&pinctrl {


 init-gpios = <&gpio8 GPIO_A1 0
  &gpio7 GPIO_B1 0
  &gpio4 GPIO_B0 0>;
 gpio0_gpio {
   gpio0_c2: gpio0-c2 {
    rockchip,pins = <GPIO0_C2>;
    rockchip,pull = <VALUE_PULL_DOWN>;
   };


  };

 gpio7_gpio {
   gpio7_b7: gpio7-b7 {
    rockchip,pins = <GPIO7_B7>;
    rockchip,pull = <VALUE_PULL_UP>;
   };


  };



 gpio4_gmac {
  mac_clk: mac-clk {
   rockchip,drive = <VALUE_DRV_12MA>;
  };

  mac_txpins: mac-txpins {
   rockchip,drive = <VALUE_DRV_12MA>;
  };

  mac_rxpins: mac-rxpins {
   rockchip,drive = <VALUE_DRV_12MA>;
  };

  mac_crs: mac-crs {
   rockchip,drive = <VALUE_DRV_12MA>;
  };

  mac_mdpins: mac-mdpins {
   rockchip,drive = <VALUE_DRV_12MA>;
  };
 };
};
&nandc0 {
 status = "okay";
};
&nandc1 {
 status = "disabled";
};

&nandc0reg {
 status = "disabled";
};
&emmc {
 clock-frequency = <100000000>;
 clock-freq-min-max = <400000 100000000>;

        supports-highspeed;
 supports-emmc;
        bootpart-no-access;
 supports-tSD;
 supports-DDR_MODE;
 caps2-mmc-hs200;

        ignore-pm-notify;
  keep-power-in-suspend;

  status = "okay";
};

&sdmmc {
  clock-frequency = <50000000>;
  lock-freq-min-max = <400000 50000000>;
  supports-highspeed;
  supports-sd;
  broken-cd;
  card-detect-delay = <200>;

  ignore-pm-notify;
  keep-power-in-suspend;

  vmmc-supply = <&ldo1_reg>;
  status = "okay";
};

&sdio {
  clock-frequency = <50000000>;
  clock-freq-min-max = <200000 50000000>;
  supports-highspeed;
  supports-sdio;
  ignore-pm-notify;
  keep-power-in-suspend;

  status = "okay";
};

&spi0 {
 status = "disabled";
 max-freq = <48000000>;
# 291 "arch/arm/boot/dts/rk3288-box.dts"
};

&spi1 {
 status = "disabled";
 max-freq = <48000000>;
# 310 "arch/arm/boot/dts/rk3288-box.dts"
 tstv-ctrl@00 {
  compatible = "rockchip,dtv_spi_ctrl";
  gpio-powerup = <&gpio0 GPIO_D7 0>;
  gpio-powerdown = <&gpio2 GPIO_B6 0>;
  gpio-reset = <&gpio2 GPIO_B7 0>;
         gpio-nreset = <&gpio2 GPIO_B4 0>;
  spi-max-frequency = <12000000>;
  reg = <0>;
                poll_mode = <0>;
         type = <0>;
  enable_dma = <0>;
 };

};

&spi2 {
 status = "disabled";
 max-freq = <48000000>;
# 351 "arch/arm/boot/dts/rk3288-box.dts"
};

&uart_bt {
        status = "okay";
        dma-names = "!tx", "!rx";
        pinctrl-0 = <&uart0_xfer &uart0_cts>;
};

&i2c0 {
 status = "okay";
 rk808: rk808@1b {
  reg = <0x1b>;
  status = "okay";
 };
  syr827: syr827@40 {
  compatible = "silergy,syr82x";
 reg = <0x40>;
  status = "okay";
  regulators {
   #address-cells = <1>;
   #size-cells = <0>;
   syr827_dc1: regulator@0 {
   reg = <0>;
   regulator-compatible = "syr82x_dcdc1";
   regulator-name = "vdd_arm";
   regulator-min-microvolt = <712500>;
   regulator-max-microvolt = <1500000>;
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-mode = <0x2>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-mode = <0x2>;
    regulator-state-enabled;
    regulator-state-uv = <900000>;
   };
  };
    };
 };
 syr828: syr828@41 {
  compatible = "silergy,syr82x";
  reg = <0x41>;
  status = "okay";
  regulators {
   #address-cells = <1>;
   #size-cells = <0>;
   syr828_dc1: regulator@0 {
   reg = <0>;
   regulator-compatible = "syr82x_dcdc1";
   regulator-name = "vdd_gpu";
   regulator-min-microvolt = <712500>;
   regulator-max-microvolt = <1500000>;
   regulator-always-on;
  regulator-boot-on;
   regulator-initial-mode = <0x2>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-mode = <0x2>;
    regulator-state-disabled;
    regulator-state-uv = <900000>;
   };
  };
    };
 };
 act8846: act8846@5a {
  reg = <0x5a>;
  status = "okay";
 };

 rtc@51 {
  compatible = "rtc,hym8563";
  reg = <0x51>;
  irq_gpio = <&gpio0 GPIO_A4 2>;
 };
};

&i2c1 {
 status = "okay";
 rtc@51 {
  compatible = "nxp,pcf8563";
  reg = <0x51>;
 };
};

&i2c2 {
 status = "okay";
};

&i2c3 {
 status = "okay";
};

&i2c4 {
 status = "okay";
 rk1000_control@40 {
  compatible = "rockchip,rk1000_control";
  reg = <0x40>;
  gpio-reset = <&gpio7 GPIO_C5 1>;
  #clocks = <&clk_i2s>, <&clk_i2s_out>;
  #clock-names = "i2s_clk","i2s_mclk";
  #pinctrl-names = "default";
  #pinctrl-0 = <&i2s_mclk>;
  status = "okay";
 };
 rk1000_tve@42 {
  compatible = "rockchip,rk1000_tve";
  reg = <0x42>;
  rockchip,source = <0>;
  rockchip,prop = <PRMRY>;
  status = "okay";
 };
 rk1000_codec: rk1000_codec@60 {
  compatible = "rockchip,rk1000_codec";
  reg = <0x60>;
  spk_ctl_io = <&gpio7 GPIO_A5 1>;
  boot_depop = <1>;
  pa_enable_time = <5000>;
  status = "okay";
 };
};

&i2c5 {
 status = "disabled";
};

&fb {
 rockchip,disp-mode = <NO_DUAL>;
 rockchip,uboot-logo-on = <1>;
 rockchip,disp-policy = <DISPLAY_POLICY_BOX>;
};

&disp_timings {
 native-mode = <&timing1>;
};

&rk_screen {
  display-timings = <&disp_timings>;
};


&lcdc0 {
 status = "okay";
 rockchip,iommu-enabled = <1>;
 rockchip,prop = <PRMRY>;
};

&lcdc1 {
 status = "disabled";
 rockchip,iommu-enabled = <1>;
 rockchip,prop = <EXTEND>;
};

&hdmi {
 status = "okay";
 rockchip,cec_enable = <0>;
 rockchip,hdcp_enable = <0>;
};

&ion_cma {
        reg = <0x00000000 0x1000000>;
};

&vpu {
 iommu_enabled = <1>;
};

&hevc {
 iommu_enabled = <1>;
};

&iep {
 iommu_enabled = <1>;
};

&adc {
 status = "disabled";

 key {
  compatible = "rockchip,key";
# 545 "arch/arm/boot/dts/rk3288-box.dts"
  power-key {
   gpios = <&gpio0 GPIO_A5 1>;
   linux,code = <116>;
   label = "power";
   gpio-key,wakeup;
  };
# 575 "arch/arm/boot/dts/rk3288-box.dts"
 };
};

&pwm1 {
 status = "disabled";
};


&clk_core_dvfs_table {
 support-pvtm = <1>;
 pvtm-operating-points = <




  408000 900000 25000
  600000 950000 50000
  696000 950000 50000
  816000 1000000 50000
  1008000 1050000 75000
  1200000 1100000 75000
  1416000 1200000 75000
  1512000 1300000 75000
  1608000 1350000 75000


  >;
 status="okay";
};

&clk_gpu_dvfs_table {
 operating-points = <


  200000 900000
  300000 950000
  420000 1100000
  500000 1150000

  >;
 status="okay";
};

&clk_ddr_dvfs_table {
 operating-points = <

  200000 1075000
  300000 1075000
  456000 1125000
  533000 1150000
  >;

 freq-table = <

  SYS_STATUS_NORMAL 456000
  SYS_STATUS_SUSPEND 200000

  SYS_STATUS_VIDEO_4K 533000
  SYS_STATUS_PERFORMANCE 533000


  >;
 auto-freq-table = <
  240000
  324000
  456000
  528000
  >;
 auto-freq=<0>;
 status="okay";
};
/include/ "act8846.dtsi"
&act8846 {
 gpios =<&gpio7 GPIO_A1 1>,<&gpio0 GPIO_B2 0>;
 act8846,system-power-controller;

 regulators {

  dcdc1_reg: regulator@0{
   regulator-name= "act_dcdc1";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-always-on;
   regulator-boot-on;
  };

  dcdc2_reg: regulator@1 {
   regulator-name= "vccio";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
    regulator-state-uv = <3300000>;
   };
  };

  dcdc3_reg: regulator@2 {
   regulator-name= "vdd_logic";
   regulator-min-microvolt = <700000>;
   regulator-max-microvolt = <1500000>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
    regulator-state-uv = <1200000>;
   };

  };

  dcdc4_reg: regulator@3 {
   regulator-name= "act_dcdc4";
   regulator-min-microvolt = <2000000>;
   regulator-max-microvolt = <2000000>;
    regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
    regulator-state-uv = <2000000>;
   };
  };

  ldo1_reg: regulator@4 {
   regulator-name= "vccio_sd";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;

  };

  ldo2_reg: regulator@5 {
   regulator-name= "act_ldo2";
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1050000>;

  };

  ldo3_reg: regulator@6 {
   regulator-name= "act_ldo3";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;

  };

  ldo4_reg:regulator@7 {
   regulator-name= "act_ldo4";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;

  };

  ldo5_reg: regulator@8 {
   regulator-name= "act_ldo5";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;

  };

  ldo6_reg: regulator@9 {
   regulator-name= "act_ldo6";
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1100000>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
   };

  };

  ldo7_reg: regulator@10 {
   regulator-name= "vcc_18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
   };

  };

  ldo8_reg: regulator@11 {
   regulator-name= "act_ldo8";
   regulator-min-microvolt = <1850000>;
   regulator-max-microvolt = <1850000>;

  };
 };
};

/include/ "rk808.dtsi"
&rk808 {
 gpios =<&gpio0 GPIO_A4 0>,<&gpio0 GPIO_B3 1>;
 rk808,system-power-controller;

 regulators {

  rk808_dcdc1_reg: regulator@0{
   regulator-name= "vdd_arm";
   regulator-min-microvolt = <700000>;
   regulator-max-microvolt = <1500000>;
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-mode = <0x2>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-mode = <0x2>;
    regulator-state-disabled;
    regulator-state-uv = <900000>;
   };
  };

  rk808_dcdc2_reg: regulator@1 {
   regulator-name= "vdd_gpu";
   regulator-min-microvolt = <700000>;
   regulator-max-microvolt = <1500000>;
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-mode = <0x2>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-mode = <0x2>;
    regulator-state-disabled;
    regulator-state-uv = <900000>;
   };
  };

  rk808_dcdc3_reg: regulator@2 {
   regulator-name= "rk_dcdc3";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-mode = <0x2>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-mode = <0x2>;
    regulator-state-enabled;
    regulator-state-uv = <1200000>;
   };
  };

  rk808_dcdc4_reg: regulator@3 {
   regulator-name= "vccio";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-mode = <0x2>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-mode = <0x2>;
    regulator-state-enabled;
    regulator-state-uv = <2800000>;
   };
  };


  rk808_ldo1_reg: regulator@4 {
   regulator-name= "rk_ldo1";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
    regulator-state-uv = <3300000>;
   };
  };


  rk808_ldo2_reg: regulator@5 {
   regulator-name= "rk_ldo2";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
    regulator-state-uv = <3300000>;
   };
  };


  rk808_ldo3_reg: regulator@6 {
   regulator-name= "rk_ldo3";
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
    regulator-state-uv = <1000000>;
   };
  };


  rk808_ldo4_reg:regulator@7 {
   regulator-name= "rk_ldo4";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-disabled;
    regulator-state-uv = <1800000>;
   };
  };


  rk808_ldo5_reg: regulator@8 {
   regulator-name= "rk_ldo5";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
    regulator-state-uv = <3300000>;
   };
  };


  rk808_ldo6_reg: regulator@9 {
   regulator-name= "rk_ldo6";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-disabled;
    regulator-state-uv = <1000000>;
   };
  };


  rk808_ldo7_reg: regulator@10 {
   regulator-name= "rk_ldo7";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
    regulator-state-uv = <1800000>;
   };
  };


  rk808_ldo8_reg: regulator@11 {
   regulator-name= "rk_ldo8";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
    regulator-state-uv = <3300000>;
   };
  };

  rk808_ldo9_reg: regulator@12 {
   regulator-name= "rk_ldo9";
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
   };
  };

  rk808_ldo10_reg: regulator@13 {
   regulator-name= "rk_ldo10";
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-disabled;
   };
  };
 };
};

&lcdc_vdd_domain {
 regulator-name = "vcc30_lcd";
 };
&dpio_vdd_domain{
 regulator-name = "vcc18_cif";
 };
&flash0_vdd_domain{
 regulator-name = "vcc_flash";
 };
&flash1_vdd_domain{
 regulator-name = "vcc_flash";
 };
&apio3_vdd_domain{
 regulator-name = "vccio_wl";
 };
&apio5_vdd_domain{
 regulator-name = "vccio";
 };
&apio4_vdd_domain{
 regulator-name = "vccio";
 };
&apio1_vdd_domain{
 regulator-name = "vccio";
 };
&apio2_vdd_domain{
 regulator-name = "vccio";
 };
&sdmmc0_vdd_domain{
 regulator-name = "vcc_sd";
 };





&pwm0 {
 compatible = "rockchip,remotectl-pwm";
 remote_pwm_id = <0>;
 handle_cpu_id = <1>;
 status = "okay";

 ir_key1{
  rockchip,usercode = <0x4040>;
  rockchip,key_table =
   <0xf2 232>,
   <0xba 158>,
   <0xf4 103>,
   <0xf1 108>,
   <0xef 105>,
   <0xee 106>,
   <0xbd 102>,
   <0xea 115>,
   <0xe3 114>,
   <0xe2 217>,
   <0xb2 116>,
   <0xbc 113>,
   <0xec 139>,
   <0xbf 0x190>,
   <0xe0 0x191>,
   <0xe1 0x192>,
   <0xe9 183>,
   <0xe6 248>,
   <0xe8 185>,
   <0xe7 186>,
   <0xf0 388>,
   <0xbe 0x175>;
 };
 ir_key2{
  rockchip,usercode = <0xff00>;
  rockchip,key_table =
   <0xf9 102>,
   <0xbf 158>,
   <0xfb 139>,
   <0xaa 232>,
   <0xb9 103>,
   <0xe9 108>,
   <0xb8 105>,
   <0xea 106>,
   <0xeb 114>,
   <0xef 115>,
   <0xf7 113>,
   <0xe7 116>,
   <0xfc 116>,
   <0xa9 114>,
   <0xa8 114>,
   <0xe0 114>,
   <0xa5 114>,
   <0xab 183>,
   <0xb7 388>,
   <0xf8 184>,
   <0xaf 185>,
   <0xed 114>,
   <0xee 186>,
   <0xb3 114>,
   <0xf1 114>,
   <0xf2 114>,
   <0xf3 217>,
   <0xb4 114>,
   <0xbe 217>;
 };
 ir_key3{
  rockchip,usercode = <0x1dcc>;
  rockchip,key_table =
   <0xee 232>,
   <0xf0 158>,
   <0xf8 103>,
   <0xbb 108>,
   <0xef 105>,
   <0xed 106>,
   <0xfc 102>,
   <0xf1 115>,
   <0xfd 114>,
   <0xb7 217>,
   <0xff 116>,
   <0xf3 113>,
   <0xbf 139>,
   <0xf9 0x191>,
   <0xf5 0x192>,
   <0xb3 388>,
   <0xbe 2>,
   <0xba 3>,
   <0xb2 4>,
   <0xbd 5>,
   <0xf9 6>,
   <0xb1 7>,
   <0xfc 8>,
   <0xf8 9>,
   <0xb0 10>,
   <0xb6 11>,
   <0xb5 14>;
 };
};
