# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../interrupts_hw_timer_test.ip_user_files/bd/System/ip/System_processing_system7_0_0/sim/System_processing_system7_0_0.v" --include "../../../interrupts_hw_timer_test.srcs/sources_1/bd/System/ipshared/7e3a/hdl" --include "../../../interrupts_hw_timer_test.srcs/sources_1/bd/System/ipshared/2ad9/hdl" --include "../../../interrupts_hw_timer_test.srcs/sources_1/bd/System/ipshared/39ca/hdl/verilog" --include "../../../interrupts_hw_timer_test.srcs/sources_1/bd/System/ipshared/6eb1/hdl" --include "../../../interrupts_hw_timer_test.srcs/sources_1/bd/System/ipshared/1d61/hdl"
verilog xil_defaultlib  "../../../interrupts_hw_timer_test.ip_user_files/bd/System/ip/System_auto_pc_0/sim/System_auto_pc_0.v" --include "../../../interrupts_hw_timer_test.srcs/sources_1/bd/System/ipshared/7e3a/hdl" --include "../../../interrupts_hw_timer_test.srcs/sources_1/bd/System/ipshared/2ad9/hdl" --include "../../../interrupts_hw_timer_test.srcs/sources_1/bd/System/ipshared/39ca/hdl/verilog" --include "../../../interrupts_hw_timer_test.srcs/sources_1/bd/System/ipshared/6eb1/hdl" --include "../../../interrupts_hw_timer_test.srcs/sources_1/bd/System/ipshared/1d61/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
