

================================================================
== Vitis HLS Report for 'activation_bckwd'
================================================================
* Date:           Tue Feb 22 16:33:00 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        activation_bckwd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  30.000 ns|         ?|    4|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1           |        2|        ?|         3|          1|          1|    1 ~ ?|       yes|
        |- Loop 2           |        2|      128|         3|          1|          1|  1 ~ 127|       yes|
        |- VITIS_LOOP_46_2  |        5|        ?|         4|          3|          1|    1 ~ ?|       yes|
        |- VITIS_LOOP_31_1  |        8|        ?|         7|          3|          1|    1 ~ ?|       yes|
        |- Loop 5           |        2|      128|         3|          1|          1|  1 ~ 127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 3, depth = 4
  * Pipeline-3: initiation interval (II) = 3, depth = 7
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 3, D = 4, States = { 23 24 25 26 }
  Pipeline-3 : II = 3, D = 7, States = { 28 29 30 31 32 33 34 }
  Pipeline-4 : II = 1, D = 3, States = { 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 22 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 35 23 28 
23 --> 24 
24 --> 25 
25 --> 27 26 
26 --> 23 
27 --> 35 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 35 34 
34 --> 28 
35 --> 43 36 
36 --> 39 37 
37 --> 38 
38 --> 36 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 44 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 200, void @empty_14, void @empty_11, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_13"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_13"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_3, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_13"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_13"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dy, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_6, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_13"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dy, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_13"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dimension"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dimension, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_8, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dimension, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %type_r"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %type_r, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_12, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %type_r, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%type_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %type_r"   --->   Operation 60 'read' 'type_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%dimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dimension"   --->   Operation 61 'read' 'dimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%dy_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dy"   --->   Operation 62 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%dx_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dx"   --->   Operation 63 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x"   --->   Operation 64 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%x_t = alloca i64 1" [activation_bckwd/main.cpp:20]   --->   Operation 65 'alloca' 'x_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%dx_t = alloca i64 1" [activation_bckwd/main.cpp:21]   --->   Operation 66 'alloca' 'dx_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%dy_t = alloca i64 1" [activation_bckwd/main.cpp:22]   --->   Operation 67 'alloca' 'dy_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln24 = icmp_ne  i32 %dimension_read, i32 0" [activation_bckwd/main.cpp:24]   --->   Operation 68 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %loop-memcpy-residual-header16, void %loop-memcpy-expansion19.preheader" [activation_bckwd/main.cpp:24]   --->   Operation 69 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %dy_read, i32 2, i32 63"   --->   Operation 70 'partselect' 'p_cast' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast"   --->   Operation 71 'sext' 'p_cast_cast' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast"   --->   Operation 72 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 73 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read"   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 74 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read"   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 75 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read"   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 76 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read"   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 77 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read"   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 78 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read"   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read"   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion19"   --->   Operation 80 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.47>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%loop_index20 = phi i7 %empty_22, void %loop-memcpy-expansion19.split, i7 0, void %loop-memcpy-expansion19.preheader"   --->   Operation 81 'phi' 'loop_index20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (1.87ns)   --->   "%empty_22 = add i7 %loop_index20, i7 1"   --->   Operation 82 'add' 'empty_22' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%loop_index20_cast18 = zext i7 %loop_index20"   --->   Operation 83 'zext' 'loop_index20_cast18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 84 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (2.47ns)   --->   "%exitcond319 = icmp_eq  i32 %loop_index20_cast18, i32 %dimension_read"   --->   Operation 85 'icmp' 'exitcond319' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 86 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond319, void %loop-memcpy-expansion19.split, void %loop-memcpy-expansion13.preheader"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 88 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 88 'read' 'gmem_addr_read' <Predicate = (!exitcond319)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%loop_index20_cast5 = zext i7 %loop_index20"   --->   Operation 89 'zext' 'loop_index20_cast5' <Predicate = (!exitcond319)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%empty_24 = bitcast i32 %gmem_addr_read"   --->   Operation 90 'bitcast' 'empty_24' <Predicate = (!exitcond319)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%dy_t_addr = getelementptr i32 %dy_t, i64 0, i64 %loop_index20_cast5"   --->   Operation 91 'getelementptr' 'dy_t_addr' <Predicate = (!exitcond319)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_24, i7 %dy_t_addr"   --->   Operation 92 'store' 'store_ln0' <Predicate = (!exitcond319)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion19"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!exitcond319)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_read, i32 2, i32 63"   --->   Operation 94 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i62 %p_cast1"   --->   Operation 95 'sext' 'p_cast1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %p_cast1_cast"   --->   Operation 96 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [7/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read"   --->   Operation 97 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 98 [6/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read"   --->   Operation 98 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 99 [5/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read"   --->   Operation 99 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 100 [4/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read"   --->   Operation 100 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 101 [3/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read"   --->   Operation 101 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 102 [2/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read"   --->   Operation 102 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 103 [1/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read"   --->   Operation 103 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 104 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion13"   --->   Operation 104 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 19 <SV = 16> <Delay = 2.47>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%loop_index14 = phi i7 %empty_25, void %loop-memcpy-expansion13.split, i7 0, void %loop-memcpy-expansion13.preheader"   --->   Operation 105 'phi' 'loop_index14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (1.87ns)   --->   "%empty_25 = add i7 %loop_index14, i7 1"   --->   Operation 106 'add' 'empty_25' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%loop_index14_cast22 = zext i7 %loop_index14"   --->   Operation 107 'zext' 'loop_index14_cast22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 108 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (2.47ns)   --->   "%exitcond308 = icmp_eq  i32 %loop_index14_cast22, i32 %dimension_read"   --->   Operation 109 'icmp' 'exitcond308' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0"   --->   Operation 110 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond308, void %loop-memcpy-expansion13.split, void %loop-memcpy-residual-header16.loopexit"   --->   Operation 111 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 112 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 112 'read' 'gmem_addr_1_read' <Predicate = (!exitcond308)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 3.25>
ST_21 : Operation 113 [1/1] (0.00ns)   --->   "%loop_index14_cast6 = zext i7 %loop_index14"   --->   Operation 113 'zext' 'loop_index14_cast6' <Predicate = (!exitcond308)> <Delay = 0.00>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%empty_27 = bitcast i32 %gmem_addr_1_read"   --->   Operation 114 'bitcast' 'empty_27' <Predicate = (!exitcond308)> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%x_t_addr = getelementptr i32 %x_t, i64 0, i64 %loop_index14_cast6"   --->   Operation 115 'getelementptr' 'x_t_addr' <Predicate = (!exitcond308)> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_27, i7 %x_t_addr"   --->   Operation 116 'store' 'store_ln0' <Predicate = (!exitcond308)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion13"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!exitcond308)> <Delay = 0.00>

State 22 <SV = 17> <Delay = 3.45>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header16"   --->   Operation 118 'br' 'br_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (2.47ns)   --->   "%icmp_ln28 = icmp_eq  i32 %type_read, i32 0" [activation_bckwd/main.cpp:28]   --->   Operation 119 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 120 [1/1] (2.47ns)   --->   "%cmp41 = icmp_sgt  i32 %dimension_read, i32 0"   --->   Operation 120 'icmp' 'cmp41' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void, void" [activation_bckwd/main.cpp:28]   --->   Operation 121 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %cmp41, void %._crit_edge, void %.lr.ph6" [activation_bckwd/main.cpp:46]   --->   Operation 122 'br' 'br_ln46' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %dimension_read" [activation_bckwd/main.cpp:46]   --->   Operation 123 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln28 & cmp41)> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (1.58ns)   --->   "%br_ln46 = br void" [activation_bckwd/main.cpp:46]   --->   Operation 124 'br' 'br_ln46' <Predicate = (!icmp_ln28 & cmp41)> <Delay = 1.58>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %cmp41, void %._crit_edge, void %.lr.ph" [activation_bckwd/main.cpp:31]   --->   Operation 125 'br' 'br_ln31' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %dimension_read" [activation_bckwd/main.cpp:31]   --->   Operation 126 'trunc' 'trunc_ln31' <Predicate = (icmp_ln28 & cmp41)> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (1.58ns)   --->   "%br_ln31 = br void" [activation_bckwd/main.cpp:31]   --->   Operation 127 'br' 'br_ln31' <Predicate = (icmp_ln28 & cmp41)> <Delay = 1.58>

State 23 <SV = 18> <Delay = 5.31>
ST_23 : Operation 128 [1/1] (0.00ns)   --->   "%i_1_0 = phi i7 %add_ln46_4, void %.split6.4, i7 0, void %.lr.ph6" [activation_bckwd/main.cpp:46]   --->   Operation 128 'phi' 'i_1_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 129 [1/1] (0.00ns)   --->   "%i_1_0_cast = zext i7 %i_1_0" [activation_bckwd/main.cpp:46]   --->   Operation 129 'zext' 'i_1_0_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 0, i64 0"   --->   Operation 130 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 131 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (2.47ns)   --->   "%icmp_ln46 = icmp_eq  i31 %i_1_0_cast, i31 %trunc_ln46" [activation_bckwd/main.cpp:46]   --->   Operation 132 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split6.0, void %._crit_edge.loopexit" [activation_bckwd/main.cpp:46]   --->   Operation 133 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%i_1_0_cast8 = zext i7 %i_1_0" [activation_bckwd/main.cpp:46]   --->   Operation 134 'zext' 'i_1_0_cast8' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%dy_t_addr_1 = getelementptr i32 %dy_t, i64 0, i64 %i_1_0_cast8" [activation_bckwd/main.cpp:48]   --->   Operation 135 'getelementptr' 'dy_t_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_23 : Operation 136 [2/2] (3.25ns)   --->   "%dy_t_load = load i7 %dy_t_addr_1" [activation_bckwd/main.cpp:48]   --->   Operation 136 'load' 'dy_t_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_23 : Operation 137 [1/1] (1.87ns)   --->   "%add_ln46 = add i7 %i_1_0, i7 1" [activation_bckwd/main.cpp:46]   --->   Operation 137 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i7 %add_ln46" [activation_bckwd/main.cpp:46]   --->   Operation 138 'zext' 'zext_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i7 %add_ln46" [activation_bckwd/main.cpp:46]   --->   Operation 139 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (2.47ns)   --->   "%icmp_ln46_1 = icmp_eq  i31 %zext_ln46_1, i31 %trunc_ln46" [activation_bckwd/main.cpp:46]   --->   Operation 140 'icmp' 'icmp_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46_1, void %.split6.1, void %._crit_edge.loopexit" [activation_bckwd/main.cpp:46]   --->   Operation 141 'br' 'br_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%dy_t_addr_3 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln46" [activation_bckwd/main.cpp:48]   --->   Operation 142 'getelementptr' 'dy_t_addr_3' <Predicate = (!icmp_ln46 & !icmp_ln46_1)> <Delay = 0.00>
ST_23 : Operation 143 [2/2] (3.25ns)   --->   "%dy_t_load_1 = load i7 %dy_t_addr_3" [activation_bckwd/main.cpp:48]   --->   Operation 143 'load' 'dy_t_load_1' <Predicate = (!icmp_ln46 & !icmp_ln46_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>

State 24 <SV = 19> <Delay = 6.50>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [activation_bckwd/main.cpp:46]   --->   Operation 144 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 145 [1/2] (3.25ns)   --->   "%dy_t_load = load i7 %dy_t_addr_1" [activation_bckwd/main.cpp:48]   --->   Operation 145 'load' 'dy_t_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 146 [1/1] (0.00ns)   --->   "%dx_t_addr_1 = getelementptr i32 %dx_t, i64 0, i64 %i_1_0_cast8" [activation_bckwd/main.cpp:48]   --->   Operation 146 'getelementptr' 'dx_t_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln48 = store i32 %dy_t_load, i7 %dx_t_addr_1" [activation_bckwd/main.cpp:48]   --->   Operation 147 'store' 'store_ln48' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 148 [1/2] (3.25ns)   --->   "%dy_t_load_1 = load i7 %dy_t_addr_3" [activation_bckwd/main.cpp:48]   --->   Operation 148 'load' 'dy_t_load_1' <Predicate = (!icmp_ln46 & !icmp_ln46_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%dx_t_addr_5 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln46" [activation_bckwd/main.cpp:48]   --->   Operation 149 'getelementptr' 'dx_t_addr_5' <Predicate = (!icmp_ln46 & !icmp_ln46_1)> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln48 = store i32 %dy_t_load_1, i7 %dx_t_addr_5" [activation_bckwd/main.cpp:48]   --->   Operation 150 'store' 'store_ln48' <Predicate = (!icmp_ln46 & !icmp_ln46_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 151 [1/1] (1.87ns)   --->   "%add_ln46_1 = add i7 %i_1_0, i7 2" [activation_bckwd/main.cpp:46]   --->   Operation 151 'add' 'add_ln46_1' <Predicate = (!icmp_ln46 & !icmp_ln46_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i7 %add_ln46_1" [activation_bckwd/main.cpp:46]   --->   Operation 152 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln46 & !icmp_ln46_1)> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i7 %add_ln46_1" [activation_bckwd/main.cpp:46]   --->   Operation 153 'zext' 'zext_ln46_3' <Predicate = (!icmp_ln46 & !icmp_ln46_1)> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (2.47ns)   --->   "%icmp_ln46_2 = icmp_eq  i31 %zext_ln46_3, i31 %trunc_ln46" [activation_bckwd/main.cpp:46]   --->   Operation 154 'icmp' 'icmp_ln46_2' <Predicate = (!icmp_ln46 & !icmp_ln46_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46_2, void %.split6.2, void %._crit_edge.loopexit" [activation_bckwd/main.cpp:46]   --->   Operation 155 'br' 'br_ln46' <Predicate = (!icmp_ln46 & !icmp_ln46_1)> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%dy_t_addr_4 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln46_2" [activation_bckwd/main.cpp:48]   --->   Operation 156 'getelementptr' 'dy_t_addr_4' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2)> <Delay = 0.00>
ST_24 : Operation 157 [2/2] (3.25ns)   --->   "%dy_t_load_2 = load i7 %dy_t_addr_4" [activation_bckwd/main.cpp:48]   --->   Operation 157 'load' 'dy_t_load_2' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 158 [1/1] (1.87ns)   --->   "%add_ln46_2 = add i7 %i_1_0, i7 3" [activation_bckwd/main.cpp:46]   --->   Operation 158 'add' 'add_ln46_2' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i7 %add_ln46_2" [activation_bckwd/main.cpp:46]   --->   Operation 159 'zext' 'zext_ln46_4' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2)> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i7 %add_ln46_2" [activation_bckwd/main.cpp:46]   --->   Operation 160 'zext' 'zext_ln46_5' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2)> <Delay = 0.00>
ST_24 : Operation 161 [1/1] (2.47ns)   --->   "%icmp_ln46_3 = icmp_eq  i31 %zext_ln46_5, i31 %trunc_ln46" [activation_bckwd/main.cpp:46]   --->   Operation 161 'icmp' 'icmp_ln46_3' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46_3, void %.split6.3, void %._crit_edge.loopexit" [activation_bckwd/main.cpp:46]   --->   Operation 162 'br' 'br_ln46' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2)> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%dy_t_addr_6 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln46_4" [activation_bckwd/main.cpp:48]   --->   Operation 163 'getelementptr' 'dy_t_addr_6' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3)> <Delay = 0.00>
ST_24 : Operation 164 [2/2] (3.25ns)   --->   "%dy_t_load_3 = load i7 %dy_t_addr_6" [activation_bckwd/main.cpp:48]   --->   Operation 164 'load' 'dy_t_load_3' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>

State 25 <SV = 20> <Delay = 6.50>
ST_25 : Operation 165 [1/2] (3.25ns)   --->   "%dy_t_load_2 = load i7 %dy_t_addr_4" [activation_bckwd/main.cpp:48]   --->   Operation 165 'load' 'dy_t_load_2' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%dx_t_addr_7 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln46_2" [activation_bckwd/main.cpp:48]   --->   Operation 166 'getelementptr' 'dx_t_addr_7' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2)> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln48 = store i32 %dy_t_load_2, i7 %dx_t_addr_7" [activation_bckwd/main.cpp:48]   --->   Operation 167 'store' 'store_ln48' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 168 [1/2] (3.25ns)   --->   "%dy_t_load_3 = load i7 %dy_t_addr_6" [activation_bckwd/main.cpp:48]   --->   Operation 168 'load' 'dy_t_load_3' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%dx_t_addr_8 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln46_4" [activation_bckwd/main.cpp:48]   --->   Operation 169 'getelementptr' 'dx_t_addr_8' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3)> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln48 = store i32 %dy_t_load_3, i7 %dx_t_addr_8" [activation_bckwd/main.cpp:48]   --->   Operation 170 'store' 'store_ln48' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 171 [1/1] (1.87ns)   --->   "%add_ln46_3 = add i7 %i_1_0, i7 4" [activation_bckwd/main.cpp:46]   --->   Operation 171 'add' 'add_ln46_3' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i7 %add_ln46_3" [activation_bckwd/main.cpp:46]   --->   Operation 172 'zext' 'zext_ln46_6' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3)> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln46_7 = zext i7 %add_ln46_3" [activation_bckwd/main.cpp:46]   --->   Operation 173 'zext' 'zext_ln46_7' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (2.47ns)   --->   "%icmp_ln46_4 = icmp_eq  i31 %zext_ln46_7, i31 %trunc_ln46" [activation_bckwd/main.cpp:46]   --->   Operation 174 'icmp' 'icmp_ln46_4' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46_4, void %.split6.4, void %._crit_edge.loopexit" [activation_bckwd/main.cpp:46]   --->   Operation 175 'br' 'br_ln46' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3)> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%dy_t_addr_7 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln46_6" [activation_bckwd/main.cpp:48]   --->   Operation 176 'getelementptr' 'dy_t_addr_7' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3 & !icmp_ln46_4)> <Delay = 0.00>
ST_25 : Operation 177 [2/2] (3.25ns)   --->   "%dy_t_load_4 = load i7 %dy_t_addr_7" [activation_bckwd/main.cpp:48]   --->   Operation 177 'load' 'dy_t_load_4' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3 & !icmp_ln46_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 178 [1/1] (1.87ns)   --->   "%add_ln46_4 = add i7 %i_1_0, i7 5" [activation_bckwd/main.cpp:46]   --->   Operation 178 'add' 'add_ln46_4' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3 & !icmp_ln46_4)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 6.50>
ST_26 : Operation 179 [1/2] (3.25ns)   --->   "%dy_t_load_4 = load i7 %dy_t_addr_7" [activation_bckwd/main.cpp:48]   --->   Operation 179 'load' 'dy_t_load_4' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3 & !icmp_ln46_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%dx_t_addr_10 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln46_6" [activation_bckwd/main.cpp:48]   --->   Operation 180 'getelementptr' 'dx_t_addr_10' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3 & !icmp_ln46_4)> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln48 = store i32 %dy_t_load_4, i7 %dx_t_addr_10" [activation_bckwd/main.cpp:48]   --->   Operation 181 'store' 'store_ln48' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3 & !icmp_ln46_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 182 'br' 'br_ln0' <Predicate = (!icmp_ln46 & !icmp_ln46_1 & !icmp_ln46_2 & !icmp_ln46_3 & !icmp_ln46_4)> <Delay = 0.00>

State 27 <SV = 21> <Delay = 0.00>
ST_27 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 183 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 28 <SV = 18> <Delay = 5.31>
ST_28 : Operation 184 [1/1] (0.00ns)   --->   "%i_0 = phi i7 0, void %.lr.ph, i7 %add_ln31_4, void %.split.4_ifconv" [activation_bckwd/main.cpp:31]   --->   Operation 184 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%i_0_cast = zext i7 %i_0" [activation_bckwd/main.cpp:31]   --->   Operation 185 'zext' 'i_0_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 0, i64 0"   --->   Operation 186 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 187 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp_eq  i31 %i_0_cast, i31 %trunc_ln31" [activation_bckwd/main.cpp:31]   --->   Operation 188 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split.0_ifconv, void %._crit_edge.loopexit1" [activation_bckwd/main.cpp:31]   --->   Operation 189 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "%i_0_cast7 = zext i7 %i_0" [activation_bckwd/main.cpp:31]   --->   Operation 190 'zext' 'i_0_cast7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 191 [1/1] (0.00ns)   --->   "%x_t_addr_1 = getelementptr i32 %x_t, i64 0, i64 %i_0_cast7" [activation_bckwd/main.cpp:33]   --->   Operation 191 'getelementptr' 'x_t_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 192 [2/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [activation_bckwd/main.cpp:33]   --->   Operation 192 'load' 'x_t_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_28 : Operation 193 [1/1] (0.00ns)   --->   "%dy_t_addr_2 = getelementptr i32 %dy_t, i64 0, i64 %i_0_cast7" [activation_bckwd/main.cpp:34]   --->   Operation 193 'getelementptr' 'dy_t_addr_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 194 [2/2] (3.25ns)   --->   "%dy_t_load_5 = load i7 %dy_t_addr_2" [activation_bckwd/main.cpp:34]   --->   Operation 194 'load' 'dy_t_load_5' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_28 : Operation 195 [1/1] (1.87ns)   --->   "%add_ln31 = add i7 %i_0, i7 1" [activation_bckwd/main.cpp:31]   --->   Operation 195 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %add_ln31" [activation_bckwd/main.cpp:31]   --->   Operation 196 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i7 %add_ln31" [activation_bckwd/main.cpp:31]   --->   Operation 197 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 198 [1/1] (2.47ns)   --->   "%icmp_ln31_1 = icmp_eq  i31 %zext_ln31_1, i31 %trunc_ln31" [activation_bckwd/main.cpp:31]   --->   Operation 198 'icmp' 'icmp_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31_1, void %.split.1_ifconv, void %._crit_edge.loopexit1" [activation_bckwd/main.cpp:31]   --->   Operation 199 'br' 'br_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 200 [1/1] (0.00ns)   --->   "%x_t_addr_2 = getelementptr i32 %x_t, i64 0, i64 %zext_ln31" [activation_bckwd/main.cpp:33]   --->   Operation 200 'getelementptr' 'x_t_addr_2' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 0.00>
ST_28 : Operation 201 [2/2] (3.25ns)   --->   "%x_t_load_1 = load i7 %x_t_addr_2" [activation_bckwd/main.cpp:33]   --->   Operation 201 'load' 'x_t_load_1' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "%dy_t_addr_5 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln31" [activation_bckwd/main.cpp:34]   --->   Operation 202 'getelementptr' 'dy_t_addr_5' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 0.00>
ST_28 : Operation 203 [2/2] (3.25ns)   --->   "%dy_t_load_6 = load i7 %dy_t_addr_5" [activation_bckwd/main.cpp:34]   --->   Operation 203 'load' 'dy_t_load_6' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>

State 29 <SV = 19> <Delay = 5.31>
ST_29 : Operation 204 [1/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [activation_bckwd/main.cpp:33]   --->   Operation 204 'load' 'x_t_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 205 [1/2] (3.25ns)   --->   "%dy_t_load_5 = load i7 %dy_t_addr_2" [activation_bckwd/main.cpp:34]   --->   Operation 205 'load' 'dy_t_load_5' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 206 [1/2] (3.25ns)   --->   "%x_t_load_1 = load i7 %x_t_addr_2" [activation_bckwd/main.cpp:33]   --->   Operation 206 'load' 'x_t_load_1' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 207 [1/2] (3.25ns)   --->   "%dy_t_load_6 = load i7 %dy_t_addr_5" [activation_bckwd/main.cpp:34]   --->   Operation 207 'load' 'dy_t_load_6' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 208 [1/1] (1.87ns)   --->   "%add_ln31_1 = add i7 %i_0, i7 2" [activation_bckwd/main.cpp:31]   --->   Operation 208 'add' 'add_ln31_1' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i7 %add_ln31_1" [activation_bckwd/main.cpp:31]   --->   Operation 209 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 0.00>
ST_29 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i7 %add_ln31_1" [activation_bckwd/main.cpp:31]   --->   Operation 210 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 0.00>
ST_29 : Operation 211 [1/1] (2.47ns)   --->   "%icmp_ln31_2 = icmp_eq  i31 %zext_ln31_3, i31 %trunc_ln31" [activation_bckwd/main.cpp:31]   --->   Operation 211 'icmp' 'icmp_ln31_2' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31_2, void %.split.2_ifconv, void %._crit_edge.loopexit1" [activation_bckwd/main.cpp:31]   --->   Operation 212 'br' 'br_ln31' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 0.00>
ST_29 : Operation 213 [1/1] (0.00ns)   --->   "%x_t_addr_3 = getelementptr i32 %x_t, i64 0, i64 %zext_ln31_2" [activation_bckwd/main.cpp:33]   --->   Operation 213 'getelementptr' 'x_t_addr_3' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 0.00>
ST_29 : Operation 214 [2/2] (3.25ns)   --->   "%x_t_load_2 = load i7 %x_t_addr_3" [activation_bckwd/main.cpp:33]   --->   Operation 214 'load' 'x_t_load_2' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 215 [1/1] (0.00ns)   --->   "%dy_t_addr_8 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln31_2" [activation_bckwd/main.cpp:34]   --->   Operation 215 'getelementptr' 'dy_t_addr_8' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 0.00>
ST_29 : Operation 216 [2/2] (3.25ns)   --->   "%dy_t_load_7 = load i7 %dy_t_addr_8" [activation_bckwd/main.cpp:34]   --->   Operation 216 'load' 'dy_t_load_7' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 217 [1/1] (1.87ns)   --->   "%add_ln31_2 = add i7 %i_0, i7 3" [activation_bckwd/main.cpp:31]   --->   Operation 217 'add' 'add_ln31_2' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln31_4 = zext i7 %add_ln31_2" [activation_bckwd/main.cpp:31]   --->   Operation 218 'zext' 'zext_ln31_4' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 0.00>
ST_29 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln31_5 = zext i7 %add_ln31_2" [activation_bckwd/main.cpp:31]   --->   Operation 219 'zext' 'zext_ln31_5' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 0.00>
ST_29 : Operation 220 [1/1] (2.47ns)   --->   "%icmp_ln31_3 = icmp_eq  i31 %zext_ln31_5, i31 %trunc_ln31" [activation_bckwd/main.cpp:31]   --->   Operation 220 'icmp' 'icmp_ln31_3' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31_3, void %.split.3_ifconv, void %._crit_edge.loopexit1" [activation_bckwd/main.cpp:31]   --->   Operation 221 'br' 'br_ln31' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 0.00>
ST_29 : Operation 222 [1/1] (0.00ns)   --->   "%x_t_addr_4 = getelementptr i32 %x_t, i64 0, i64 %zext_ln31_4" [activation_bckwd/main.cpp:33]   --->   Operation 222 'getelementptr' 'x_t_addr_4' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 0.00>
ST_29 : Operation 223 [2/2] (3.25ns)   --->   "%x_t_load_3 = load i7 %x_t_addr_4" [activation_bckwd/main.cpp:33]   --->   Operation 223 'load' 'x_t_load_3' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 224 [1/1] (0.00ns)   --->   "%dy_t_addr_9 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln31_4" [activation_bckwd/main.cpp:34]   --->   Operation 224 'getelementptr' 'dy_t_addr_9' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 0.00>
ST_29 : Operation 225 [2/2] (3.25ns)   --->   "%dy_t_load_8 = load i7 %dy_t_addr_9" [activation_bckwd/main.cpp:34]   --->   Operation 225 'load' 'dy_t_load_8' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>

State 30 <SV = 20> <Delay = 5.43>
ST_30 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %x_t_load" [activation_bckwd/main.cpp:33]   --->   Operation 226 'bitcast' 'bitcast_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 227 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33, i32 23, i32 30" [activation_bckwd/main.cpp:33]   --->   Operation 227 'partselect' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33" [activation_bckwd/main.cpp:33]   --->   Operation 228 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 229 [1/1] (1.55ns)   --->   "%icmp_ln33 = icmp_ne  i8 %tmp, i8 255" [activation_bckwd/main.cpp:33]   --->   Operation 229 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 230 [1/1] (2.44ns)   --->   "%icmp_ln33_1 = icmp_eq  i23 %trunc_ln33, i23 0" [activation_bckwd/main.cpp:33]   --->   Operation 230 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln31)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 231 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %x_t_load, i32 0" [activation_bckwd/main.cpp:33]   --->   Operation 231 'fcmp' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln33_1 = bitcast i32 %x_t_load_1" [activation_bckwd/main.cpp:33]   --->   Operation 232 'bitcast' 'bitcast_ln33_1' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 0.00>
ST_30 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33_1, i32 23, i32 30" [activation_bckwd/main.cpp:33]   --->   Operation 233 'partselect' 'tmp_2' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 0.00>
ST_30 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i32 %bitcast_ln33_1" [activation_bckwd/main.cpp:33]   --->   Operation 234 'trunc' 'trunc_ln33_1' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 0.00>
ST_30 : Operation 235 [1/1] (1.55ns)   --->   "%icmp_ln33_2 = icmp_ne  i8 %tmp_2, i8 255" [activation_bckwd/main.cpp:33]   --->   Operation 235 'icmp' 'icmp_ln33_2' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 236 [1/1] (2.44ns)   --->   "%icmp_ln33_3 = icmp_eq  i23 %trunc_ln33_1, i23 0" [activation_bckwd/main.cpp:33]   --->   Operation 236 'icmp' 'icmp_ln33_3' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 237 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %x_t_load_1, i32 0" [activation_bckwd/main.cpp:33]   --->   Operation 237 'fcmp' 'tmp_3' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 238 [1/2] (3.25ns)   --->   "%x_t_load_2 = load i7 %x_t_addr_3" [activation_bckwd/main.cpp:33]   --->   Operation 238 'load' 'x_t_load_2' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 239 [1/2] (3.25ns)   --->   "%dy_t_load_7 = load i7 %dy_t_addr_8" [activation_bckwd/main.cpp:34]   --->   Operation 239 'load' 'dy_t_load_7' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 240 [1/2] (3.25ns)   --->   "%x_t_load_3 = load i7 %x_t_addr_4" [activation_bckwd/main.cpp:33]   --->   Operation 240 'load' 'x_t_load_3' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 241 [1/2] (3.25ns)   --->   "%dy_t_load_8 = load i7 %dy_t_addr_9" [activation_bckwd/main.cpp:34]   --->   Operation 241 'load' 'dy_t_load_8' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 242 [1/1] (1.87ns)   --->   "%add_ln31_3 = add i7 %i_0, i7 4" [activation_bckwd/main.cpp:31]   --->   Operation 242 'add' 'add_ln31_3' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i7 %add_ln31_3" [activation_bckwd/main.cpp:31]   --->   Operation 243 'zext' 'zext_ln31_6' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 0.00>
ST_30 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i7 %add_ln31_3" [activation_bckwd/main.cpp:31]   --->   Operation 244 'zext' 'zext_ln31_7' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 0.00>
ST_30 : Operation 245 [1/1] (2.47ns)   --->   "%icmp_ln31_4 = icmp_eq  i31 %zext_ln31_7, i31 %trunc_ln31" [activation_bckwd/main.cpp:31]   --->   Operation 245 'icmp' 'icmp_ln31_4' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31_4, void %.split.4_ifconv, void %._crit_edge.loopexit1" [activation_bckwd/main.cpp:31]   --->   Operation 246 'br' 'br_ln31' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 0.00>
ST_30 : Operation 247 [1/1] (0.00ns)   --->   "%x_t_addr_5 = getelementptr i32 %x_t, i64 0, i64 %zext_ln31_6" [activation_bckwd/main.cpp:33]   --->   Operation 247 'getelementptr' 'x_t_addr_5' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 0.00>
ST_30 : Operation 248 [2/2] (3.25ns)   --->   "%x_t_load_4 = load i7 %x_t_addr_5" [activation_bckwd/main.cpp:33]   --->   Operation 248 'load' 'x_t_load_4' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 249 [1/1] (0.00ns)   --->   "%dy_t_addr_10 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln31_6" [activation_bckwd/main.cpp:34]   --->   Operation 249 'getelementptr' 'dy_t_addr_10' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 0.00>
ST_30 : Operation 250 [2/2] (3.25ns)   --->   "%dy_t_load_9 = load i7 %dy_t_addr_10" [activation_bckwd/main.cpp:34]   --->   Operation 250 'load' 'dy_t_load_9' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 251 [1/1] (1.87ns)   --->   "%add_ln31_4 = add i7 %i_0, i7 5" [activation_bckwd/main.cpp:31]   --->   Operation 251 'add' 'add_ln31_4' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 21> <Delay = 6.40>
ST_31 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %icmp_ln33_1, i1 %icmp_ln33" [activation_bckwd/main.cpp:33]   --->   Operation 252 'or' 'or_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 253 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %x_t_load, i32 0" [activation_bckwd/main.cpp:33]   --->   Operation 253 'fcmp' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%and_ln33 = and i1 %or_ln33, i1 %tmp_1" [activation_bckwd/main.cpp:33]   --->   Operation 254 'and' 'and_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 255 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %and_ln33, i32 %dy_t_load_5, i32 0" [activation_bckwd/main.cpp:33]   --->   Operation 255 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_1)   --->   "%or_ln33_1 = or i1 %icmp_ln33_3, i1 %icmp_ln33_2" [activation_bckwd/main.cpp:33]   --->   Operation 256 'or' 'or_ln33_1' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 257 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %x_t_load_1, i32 0" [activation_bckwd/main.cpp:33]   --->   Operation 257 'fcmp' 'tmp_3' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_1)   --->   "%and_ln33_1 = and i1 %or_ln33_1, i1 %tmp_3" [activation_bckwd/main.cpp:33]   --->   Operation 258 'and' 'and_ln33_1' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 259 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln33_1 = select i1 %and_ln33_1, i32 %dy_t_load_6, i32 0" [activation_bckwd/main.cpp:33]   --->   Operation 259 'select' 'select_ln33_1' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 260 [1/1] (0.00ns)   --->   "%bitcast_ln33_2 = bitcast i32 %x_t_load_2" [activation_bckwd/main.cpp:33]   --->   Operation 260 'bitcast' 'bitcast_ln33_2' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 0.00>
ST_31 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33_2, i32 23, i32 30" [activation_bckwd/main.cpp:33]   --->   Operation 261 'partselect' 'tmp_4' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 0.00>
ST_31 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = trunc i32 %bitcast_ln33_2" [activation_bckwd/main.cpp:33]   --->   Operation 262 'trunc' 'trunc_ln33_2' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 0.00>
ST_31 : Operation 263 [1/1] (1.55ns)   --->   "%icmp_ln33_4 = icmp_ne  i8 %tmp_4, i8 255" [activation_bckwd/main.cpp:33]   --->   Operation 263 'icmp' 'icmp_ln33_4' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 264 [1/1] (2.44ns)   --->   "%icmp_ln33_5 = icmp_eq  i23 %trunc_ln33_2, i23 0" [activation_bckwd/main.cpp:33]   --->   Operation 264 'icmp' 'icmp_ln33_5' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 265 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp_ogt  i32 %x_t_load_2, i32 0" [activation_bckwd/main.cpp:33]   --->   Operation 265 'fcmp' 'tmp_5' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 266 [1/1] (0.00ns)   --->   "%bitcast_ln33_3 = bitcast i32 %x_t_load_3" [activation_bckwd/main.cpp:33]   --->   Operation 266 'bitcast' 'bitcast_ln33_3' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 0.00>
ST_31 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33_3, i32 23, i32 30" [activation_bckwd/main.cpp:33]   --->   Operation 267 'partselect' 'tmp_6' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 0.00>
ST_31 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln33_3 = trunc i32 %bitcast_ln33_3" [activation_bckwd/main.cpp:33]   --->   Operation 268 'trunc' 'trunc_ln33_3' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 0.00>
ST_31 : Operation 269 [1/1] (1.55ns)   --->   "%icmp_ln33_6 = icmp_ne  i8 %tmp_6, i8 255" [activation_bckwd/main.cpp:33]   --->   Operation 269 'icmp' 'icmp_ln33_6' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 270 [1/1] (2.44ns)   --->   "%icmp_ln33_7 = icmp_eq  i23 %trunc_ln33_3, i23 0" [activation_bckwd/main.cpp:33]   --->   Operation 270 'icmp' 'icmp_ln33_7' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 271 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %x_t_load_3, i32 0" [activation_bckwd/main.cpp:33]   --->   Operation 271 'fcmp' 'tmp_7' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 272 [1/2] (3.25ns)   --->   "%x_t_load_4 = load i7 %x_t_addr_5" [activation_bckwd/main.cpp:33]   --->   Operation 272 'load' 'x_t_load_4' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_31 : Operation 273 [1/2] (3.25ns)   --->   "%dy_t_load_9 = load i7 %dy_t_addr_10" [activation_bckwd/main.cpp:34]   --->   Operation 273 'load' 'dy_t_load_9' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>

State 32 <SV = 22> <Delay = 6.40>
ST_32 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [activation_bckwd/main.cpp:31]   --->   Operation 274 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_32 : Operation 275 [1/1] (0.00ns)   --->   "%dx_t_addr = getelementptr i32 %dx_t, i64 0, i64 %i_0_cast7" [activation_bckwd/main.cpp:37]   --->   Operation 275 'getelementptr' 'dx_t_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_32 : Operation 276 [1/1] (3.25ns)   --->   "%store_ln34 = store i32 %select_ln33, i7 %dx_t_addr" [activation_bckwd/main.cpp:34]   --->   Operation 276 'store' 'store_ln34' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_32 : Operation 277 [1/1] (0.00ns)   --->   "%dx_t_addr_6 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln31" [activation_bckwd/main.cpp:37]   --->   Operation 277 'getelementptr' 'dx_t_addr_6' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 0.00>
ST_32 : Operation 278 [1/1] (3.25ns)   --->   "%store_ln34 = store i32 %select_ln33_1, i7 %dx_t_addr_6" [activation_bckwd/main.cpp:34]   --->   Operation 278 'store' 'store_ln34' <Predicate = (!icmp_ln31 & !icmp_ln31_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_32 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%or_ln33_2 = or i1 %icmp_ln33_5, i1 %icmp_ln33_4" [activation_bckwd/main.cpp:33]   --->   Operation 279 'or' 'or_ln33_2' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 280 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp_ogt  i32 %x_t_load_2, i32 0" [activation_bckwd/main.cpp:33]   --->   Operation 280 'fcmp' 'tmp_5' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%and_ln33_2 = and i1 %or_ln33_2, i1 %tmp_5" [activation_bckwd/main.cpp:33]   --->   Operation 281 'and' 'and_ln33_2' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 282 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln33_2 = select i1 %and_ln33_2, i32 %dy_t_load_7, i32 0" [activation_bckwd/main.cpp:33]   --->   Operation 282 'select' 'select_ln33_2' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_3)   --->   "%or_ln33_3 = or i1 %icmp_ln33_7, i1 %icmp_ln33_6" [activation_bckwd/main.cpp:33]   --->   Operation 283 'or' 'or_ln33_3' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 284 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %x_t_load_3, i32 0" [activation_bckwd/main.cpp:33]   --->   Operation 284 'fcmp' 'tmp_7' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_3)   --->   "%and_ln33_3 = and i1 %or_ln33_3, i1 %tmp_7" [activation_bckwd/main.cpp:33]   --->   Operation 285 'and' 'and_ln33_3' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 286 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln33_3 = select i1 %and_ln33_3, i32 %dy_t_load_8, i32 0" [activation_bckwd/main.cpp:33]   --->   Operation 286 'select' 'select_ln33_3' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln33_4 = bitcast i32 %x_t_load_4" [activation_bckwd/main.cpp:33]   --->   Operation 287 'bitcast' 'bitcast_ln33_4' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 0.00>
ST_32 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33_4, i32 23, i32 30" [activation_bckwd/main.cpp:33]   --->   Operation 288 'partselect' 'tmp_8' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 0.00>
ST_32 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln33_4 = trunc i32 %bitcast_ln33_4" [activation_bckwd/main.cpp:33]   --->   Operation 289 'trunc' 'trunc_ln33_4' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 0.00>
ST_32 : Operation 290 [1/1] (1.55ns)   --->   "%icmp_ln33_8 = icmp_ne  i8 %tmp_8, i8 255" [activation_bckwd/main.cpp:33]   --->   Operation 290 'icmp' 'icmp_ln33_8' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 291 [1/1] (2.44ns)   --->   "%icmp_ln33_9 = icmp_eq  i23 %trunc_ln33_4, i23 0" [activation_bckwd/main.cpp:33]   --->   Operation 291 'icmp' 'icmp_ln33_9' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 292 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %x_t_load_4, i32 0" [activation_bckwd/main.cpp:33]   --->   Operation 292 'fcmp' 'tmp_9' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 23> <Delay = 6.40>
ST_33 : Operation 293 [1/1] (0.00ns)   --->   "%dx_t_addr_9 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln31_2" [activation_bckwd/main.cpp:37]   --->   Operation 293 'getelementptr' 'dx_t_addr_9' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 0.00>
ST_33 : Operation 294 [1/1] (3.25ns)   --->   "%store_ln34 = store i32 %select_ln33_2, i7 %dx_t_addr_9" [activation_bckwd/main.cpp:34]   --->   Operation 294 'store' 'store_ln34' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_33 : Operation 295 [1/1] (0.00ns)   --->   "%dx_t_addr_3 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln31_4" [activation_bckwd/main.cpp:37]   --->   Operation 295 'getelementptr' 'dx_t_addr_3' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 0.00>
ST_33 : Operation 296 [1/1] (3.25ns)   --->   "%store_ln34 = store i32 %select_ln33_3, i7 %dx_t_addr_3" [activation_bckwd/main.cpp:34]   --->   Operation 296 'store' 'store_ln34' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_33 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_4)   --->   "%or_ln33_4 = or i1 %icmp_ln33_9, i1 %icmp_ln33_8" [activation_bckwd/main.cpp:33]   --->   Operation 297 'or' 'or_ln33_4' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 298 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %x_t_load_4, i32 0" [activation_bckwd/main.cpp:33]   --->   Operation 298 'fcmp' 'tmp_9' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_4)   --->   "%and_ln33_4 = and i1 %or_ln33_4, i1 %tmp_9" [activation_bckwd/main.cpp:33]   --->   Operation 299 'and' 'and_ln33_4' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 300 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln33_4 = select i1 %and_ln33_4, i32 %dy_t_load_9, i32 0" [activation_bckwd/main.cpp:33]   --->   Operation 300 'select' 'select_ln33_4' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 24> <Delay = 3.25>
ST_34 : Operation 301 [1/1] (0.00ns)   --->   "%dx_t_addr_4 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln31_6" [activation_bckwd/main.cpp:37]   --->   Operation 301 'getelementptr' 'dx_t_addr_4' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 0.00>
ST_34 : Operation 302 [1/1] (3.25ns)   --->   "%store_ln34 = store i32 %select_ln33_4, i7 %dx_t_addr_4" [activation_bckwd/main.cpp:34]   --->   Operation 302 'store' 'store_ln34' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_34 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 303 'br' 'br_ln0' <Predicate = (!icmp_ln31 & !icmp_ln31_1 & !icmp_ln31_2 & !icmp_ln31_3 & !icmp_ln31_4)> <Delay = 0.00>

State 35 <SV = 24> <Delay = 7.30>
ST_35 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 304 'br' 'br_ln0' <Predicate = (icmp_ln28 & cmp41)> <Delay = 0.00>
ST_35 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln24, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [activation_bckwd/main.cpp:54]   --->   Operation 305 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 306 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %dx_read, i32 2, i32 63"   --->   Operation 306 'partselect' 'p_cast3' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_35 : Operation 307 [1/1] (0.00ns)   --->   "%p_cast3_cast = sext i62 %p_cast3"   --->   Operation 307 'sext' 'p_cast3_cast' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_35 : Operation 308 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %p_cast3_cast"   --->   Operation 308 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_35 : Operation 309 [1/1] (7.30ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %dimension_read"   --->   Operation 309 'writereq' 'empty_30' <Predicate = (icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 310 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 310 'br' 'br_ln0' <Predicate = (icmp_ln24)> <Delay = 1.58>

State 36 <SV = 25> <Delay = 3.25>
ST_36 : Operation 311 [1/1] (0.00ns)   --->   "%loop_index = phi i7 %empty_31, void %loop-memcpy-expansion.split, i7 0, void %loop-memcpy-expansion.preheader"   --->   Operation 311 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 312 [1/1] (1.87ns)   --->   "%empty_31 = add i7 %loop_index, i7 1"   --->   Operation 312 'add' 'empty_31' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 313 [1/1] (0.00ns)   --->   "%loop_index_cast1 = zext i7 %loop_index"   --->   Operation 313 'zext' 'loop_index_cast1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 314 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 314 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 315 [1/1] (2.47ns)   --->   "%exitcond4 = icmp_eq  i32 %loop_index_cast1, i32 %dimension_read"   --->   Operation 315 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 316 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0"   --->   Operation 316 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit"   --->   Operation 317 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 318 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i7 %loop_index"   --->   Operation 318 'zext' 'loop_index_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_36 : Operation 319 [1/1] (0.00ns)   --->   "%dx_t_addr_2 = getelementptr i32 %dx_t, i64 0, i64 %loop_index_cast"   --->   Operation 319 'getelementptr' 'dx_t_addr_2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_36 : Operation 320 [2/2] (3.25ns)   --->   "%dx_t_load = load i7 %dx_t_addr_2"   --->   Operation 320 'load' 'dx_t_load' <Predicate = (!exitcond4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 37 <SV = 26> <Delay = 3.25>
ST_37 : Operation 321 [1/2] (3.25ns)   --->   "%dx_t_load = load i7 %dx_t_addr_2"   --->   Operation 321 'load' 'dx_t_load' <Predicate = (!exitcond4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 38 <SV = 27> <Delay = 7.30>
ST_38 : Operation 322 [1/1] (0.00ns)   --->   "%empty_33 = bitcast i32 %dx_t_load"   --->   Operation 322 'bitcast' 'empty_33' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_38 : Operation 323 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_2, i32 %empty_33, i4 15"   --->   Operation 323 'write' 'write_ln0' <Predicate = (!exitcond4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 324 'br' 'br_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>

State 39 <SV = 26> <Delay = 7.30>
ST_39 : Operation 325 [5/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [activation_bckwd/main.cpp:56]   --->   Operation 325 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 27> <Delay = 7.30>
ST_40 : Operation 326 [4/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [activation_bckwd/main.cpp:56]   --->   Operation 326 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 28> <Delay = 7.30>
ST_41 : Operation 327 [3/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [activation_bckwd/main.cpp:56]   --->   Operation 327 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 29> <Delay = 7.30>
ST_42 : Operation 328 [2/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [activation_bckwd/main.cpp:56]   --->   Operation 328 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 30> <Delay = 7.30>
ST_43 : Operation 329 [1/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [activation_bckwd/main.cpp:56]   --->   Operation 329 'writeresp' 'empty_34' <Predicate = (icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln56 = br void %loop-memcpy-residual-header" [activation_bckwd/main.cpp:56]   --->   Operation 330 'br' 'br_ln56' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_43 : Operation 331 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [activation_bckwd/main.cpp:56]   --->   Operation 331 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'dimension' [24]  (1 ns)
	'icmp' operation ('icmp_ln24', activation_bckwd/main.cpp:24) [31]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [37]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [37]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [37]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [37]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [37]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [37]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [37]  (7.3 ns)

 <State 9>: 2.47ns
The critical path consists of the following:
	'phi' operation ('loop_index20') with incoming values : ('empty_22') [40]  (0 ns)
	'icmp' operation ('exitcond319') [44]  (2.47 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [49]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dy_t_addr') [51]  (0 ns)
	'store' operation ('store_ln0') of variable 'empty_24' on array 'dy_t', activation_bckwd/main.cpp:22 [52]  (3.25 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1') [57]  (0 ns)
	bus request on port 'gmem' [58]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [58]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [58]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [58]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [58]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [58]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [58]  (7.3 ns)

 <State 19>: 2.47ns
The critical path consists of the following:
	'phi' operation ('loop_index14') with incoming values : ('empty_25') [61]  (0 ns)
	'icmp' operation ('exitcond308') [65]  (2.47 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [70]  (7.3 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('x_t_addr') [72]  (0 ns)
	'store' operation ('store_ln0') of variable 'empty_27' on array 'x_t', activation_bckwd/main.cpp:20 [73]  (3.25 ns)

 <State 22>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('cmp41') [79]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 23>: 5.32ns
The critical path consists of the following:
	'phi' operation ('i_1_0', activation_bckwd/main.cpp:46) with incoming values : ('add_ln46_4', activation_bckwd/main.cpp:46) [87]  (0 ns)
	'add' operation ('add_ln46', activation_bckwd/main.cpp:46) [100]  (1.87 ns)
	'getelementptr' operation ('dy_t_addr_3', activation_bckwd/main.cpp:48) [106]  (0 ns)
	'load' operation ('dy_t_load_1', activation_bckwd/main.cpp:48) on array 'dy_t', activation_bckwd/main.cpp:22 [107]  (3.25 ns)
	blocking operation 0.194 ns on control path)

 <State 24>: 6.51ns
The critical path consists of the following:
	'load' operation ('dy_t_load_1', activation_bckwd/main.cpp:48) on array 'dy_t', activation_bckwd/main.cpp:22 [107]  (3.25 ns)
	'store' operation ('store_ln48', activation_bckwd/main.cpp:48) of variable 'dy_t_load_1', activation_bckwd/main.cpp:48 on array 'dx_t', activation_bckwd/main.cpp:21 [109]  (3.25 ns)

 <State 25>: 6.51ns
The critical path consists of the following:
	'load' operation ('dy_t_load_2', activation_bckwd/main.cpp:48) on array 'dy_t', activation_bckwd/main.cpp:22 [117]  (3.25 ns)
	'store' operation ('store_ln48', activation_bckwd/main.cpp:48) of variable 'dy_t_load_2', activation_bckwd/main.cpp:48 on array 'dx_t', activation_bckwd/main.cpp:21 [119]  (3.25 ns)

 <State 26>: 6.51ns
The critical path consists of the following:
	'load' operation ('dy_t_load_4', activation_bckwd/main.cpp:48) on array 'dy_t', activation_bckwd/main.cpp:22 [137]  (3.25 ns)
	'store' operation ('store_ln48', activation_bckwd/main.cpp:48) of variable 'dy_t_load_4', activation_bckwd/main.cpp:48 on array 'dx_t', activation_bckwd/main.cpp:21 [139]  (3.25 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 5.32ns
The critical path consists of the following:
	'phi' operation ('i_0', activation_bckwd/main.cpp:31) with incoming values : ('add_ln31_4', activation_bckwd/main.cpp:31) [150]  (0 ns)
	'add' operation ('add_ln31', activation_bckwd/main.cpp:31) [174]  (1.87 ns)
	'getelementptr' operation ('x_t_addr_2', activation_bckwd/main.cpp:33) [180]  (0 ns)
	'load' operation ('x_t_load_1', activation_bckwd/main.cpp:33) on array 'x_t', activation_bckwd/main.cpp:20 [181]  (3.25 ns)
	blocking operation 0.194 ns on control path)

 <State 29>: 5.32ns
The critical path consists of the following:
	'add' operation ('add_ln31_1', activation_bckwd/main.cpp:31) [195]  (1.87 ns)
	'getelementptr' operation ('x_t_addr_3', activation_bckwd/main.cpp:33) [201]  (0 ns)
	'load' operation ('x_t_load_2', activation_bckwd/main.cpp:33) on array 'x_t', activation_bckwd/main.cpp:20 [202]  (3.25 ns)
	blocking operation 0.194 ns on control path)

 <State 30>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', activation_bckwd/main.cpp:33) [188]  (5.43 ns)

 <State 31>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', activation_bckwd/main.cpp:33) [188]  (5.43 ns)
	'and' operation ('and_ln33_1', activation_bckwd/main.cpp:33) [189]  (0 ns)
	'select' operation ('select_ln33_1', activation_bckwd/main.cpp:33) [193]  (0.978 ns)

 <State 32>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', activation_bckwd/main.cpp:33) [209]  (5.43 ns)
	'and' operation ('and_ln33_2', activation_bckwd/main.cpp:33) [210]  (0 ns)
	'select' operation ('select_ln33_2', activation_bckwd/main.cpp:33) [214]  (0.978 ns)

 <State 33>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', activation_bckwd/main.cpp:33) [251]  (5.43 ns)
	'and' operation ('and_ln33_4', activation_bckwd/main.cpp:33) [252]  (0 ns)
	'select' operation ('select_ln33_4', activation_bckwd/main.cpp:33) [256]  (0.978 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dx_t_addr_4', activation_bckwd/main.cpp:37) [253]  (0 ns)
	'store' operation ('store_ln34', activation_bckwd/main.cpp:34) of variable 'select_ln33_4', activation_bckwd/main.cpp:33 on array 'dx_t', activation_bckwd/main.cpp:21 [257]  (3.25 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2') [267]  (0 ns)
	bus request on port 'gmem' [268]  (7.3 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_31') [271]  (0 ns)
	'getelementptr' operation ('dx_t_addr_2') [280]  (0 ns)
	'load' operation ('dx_t_load') on array 'dx_t', activation_bckwd/main.cpp:21 [281]  (3.25 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'load' operation ('dx_t_load') on array 'dx_t', activation_bckwd/main.cpp:21 [281]  (3.25 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [283]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (activation_bckwd/main.cpp:56) [286]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (activation_bckwd/main.cpp:56) [286]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (activation_bckwd/main.cpp:56) [286]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (activation_bckwd/main.cpp:56) [286]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (activation_bckwd/main.cpp:56) [286]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
