# This branch is for the riscv - rv32I implementation.
* All instns in rv32I will be implemented in processor microarchitecture
* riscv directory containes the riscv isa manual 2.2 and the ripes classical 5 stage riscv processor simulator
* simulator and the processor cores will be modified to support riscv isa