# SETTINGS ./simusched lotes/aa_lote.tsk 2 1 2 SchedRR 1
LOAD 0 0
LOAD 0 1
LOAD 0 2
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 1 0 0
CPU 1 1 1
BLOCK 2 0
# CONTEXT CPU 0 2
CPU 2 1 1
UNBLOCK 3 0
CPU 3 2 0
CPU 3 1 1
LOAD 4 3
BLOCK 4 1
# CONTEXT CPU 0 4
# CONTEXT CPU 1 4
UNBLOCK 5 1
CPU 5 0 0
CPU 5 3 1
LOAD 6 4
BLOCK 6 3
# CONTEXT CPU 0 6
# CONTEXT CPU 1 6
UNBLOCK 7 3
CPU 7 2 0
CPU 7 1 1
# CONTEXT CPU 0 8
CPU 8 1 1
BLOCK 9 1
CPU 9 4 0
# CONTEXT CPU 1 9
UNBLOCK 10 1
# CONTEXT CPU 0 10
# CONTEXT CPU 1 10
# CONTEXT CPU 0 11
# CONTEXT CPU 1 11
# CONTEXT CPU 0 12
CPU 12 0 1
BLOCK 13 0
CPU 13 3 0
# CONTEXT CPU 1 13
BLOCK 14 3
UNBLOCK 14 0
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
UNBLOCK 15 3
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 0 16
CPU 16 2 1
CPU 17 1 0
CPU 17 2 1
BLOCK 18 1
BLOCK 18 2
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
UNBLOCK 19 1
UNBLOCK 19 2
CPU 19 4 0
CPU 19 0 1
BLOCK 20 4
BLOCK 20 0
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
UNBLOCK 21 0
UNBLOCK 21 4
CPU 21 3 0
# CONTEXT CPU 1 21
BLOCK 22 3
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
UNBLOCK 23 3
# CONTEXT CPU 0 23
CPU 23 1 1
# CONTEXT CPU 0 24
CPU 24 1 1
BLOCK 25 1
CPU 25 2 0
# CONTEXT CPU 1 25
UNBLOCK 26 1
# CONTEXT CPU 0 26
CPU 26 0 1
CPU 27 4 0
CPU 27 0 1
BLOCK 28 0
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
UNBLOCK 29 0
CPU 29 3 0
CPU 29 1 1
BLOCK 30 3
# CONTEXT CPU 0 30
CPU 30 1 1
UNBLOCK 31 3
CPU 31 2 0
CPU 31 1 1
BLOCK 32 2
EXIT 32 1 1
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
UNBLOCK 33 2
CPU 33 4 0
CPU 33 0 1
BLOCK 34 0
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
UNBLOCK 35 0
CPU 35 3 0
# CONTEXT CPU 1 35
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
CPU 37 4 0
CPU 37 2 1
BLOCK 38 4
# CONTEXT CPU 0 38
CPU 38 2 1
UNBLOCK 39 4
# CONTEXT CPU 0 39
CPU 39 2 1
BLOCK 40 2
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
UNBLOCK 41 2
CPU 41 0 0
# CONTEXT CPU 1 41
BLOCK 42 0
# CONTEXT CPU 0 42
# CONTEXT CPU 1 42
UNBLOCK 43 0
CPU 43 4 0
CPU 43 3 1
BLOCK 44 3
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
UNBLOCK 45 3
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 47 2 0
CPU 47 0 1
BLOCK 48 2
BLOCK 48 0
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
UNBLOCK 49 0
UNBLOCK 49 2
CPU 49 4 0
CPU 49 3 1
BLOCK 50 3
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
UNBLOCK 51 3
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
CPU 53 0 0
CPU 53 2 1
BLOCK 54 0
EXIT 54 2 1
# CONTEXT CPU 0 54
# CONTEXT CPU 1 54
UNBLOCK 55 0
CPU 55 4 0
CPU 55 3 1
BLOCK 56 3
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
UNBLOCK 57 3
CPU 57 0 0
# CONTEXT CPU 1 57
EXIT 58 0 0
# CONTEXT CPU 0 58
# CONTEXT CPU 1 58
# CONTEXT CPU 0 59
CPU 59 4 1
# CONTEXT CPU 0 60
CPU 60 4 1
CPU 61 3 0
CPU 61 4 1
EXIT 62 4 1
CPU 62 3 0
CPU 62 -1 1
BLOCK 63 3
CPU 63 -1 0
CPU 63 -1 1
UNBLOCK 64 3
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 65 3 0
CPU 65 -1 1
EXIT 66 3 0
CPU 66 -1 0
CPU 66 -1 1
