library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity nand_gate is 
	port ( x,y :in std_logic;
	       z: out std_logic);
end nand_gate;

architecture data_nand of nand_gate is
	begin
		z<= x nand y;
end data_nand;