// Seed: 4170641546
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_1 = 0;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  logic id_9, id_10, id_11, id_12, id_13;
  wire id_14, id_15, id_16, id_17, id_18, id_19, id_20;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output wand id_2,
    output logic id_3,
    input uwire id_4,
    input tri0 id_5,
    output wand id_6,
    input wor id_7,
    input tri id_8,
    input supply1 id_9,
    input supply1 id_10,
    output supply0 id_11
);
  logic [1 : 1] id_13 = id_10;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  always @(negedge 1) begin : LABEL_0
    id_3 <= 1 - id_5;
  end
endmodule
