

================================================================
== Vivado HLS Report for 'fc_6'
================================================================
* Date:           Thu Nov  8 11:27:26 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6027|  6027|  6027|  6027|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  6019|  6019|        25|          5|          5|  1200|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 5, D = 25, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	33  / (exitcond_flatten)
	9  / (!exitcond_flatten)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	8  / true
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bias_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %bias_offset)"   --->   Operation 34 'read' 'bias_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext2 = zext i30 %bias_offset_read to i64"   --->   Operation 35 'zext' 'sext2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr float* %bias, i64 %sext2"   --->   Operation 36 'getelementptr' 'bias_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [7/7] (8.75ns)   --->   "%bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 10)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:302]   --->   Operation 37 'readreq' 'bias_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 38 [6/7] (8.75ns)   --->   "%bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 10)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:302]   --->   Operation 38 'readreq' 'bias_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 39 [5/7] (8.75ns)   --->   "%bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 10)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:302]   --->   Operation 39 'readreq' 'bias_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 40 [4/7] (8.75ns)   --->   "%bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 10)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:302]   --->   Operation 40 'readreq' 'bias_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 41 [3/7] (8.75ns)   --->   "%bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 10)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:302]   --->   Operation 41 'readreq' 'bias_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 42 [2/7] (8.75ns)   --->   "%bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 10)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:302]   --->   Operation 42 'readreq' 'bias_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%weights_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %weights_offset)"   --->   Operation 43 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%weights_offset_cast = zext i30 %weights_offset_read to i32"   --->   Operation 44 'zext' 'weights_offset_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %bias, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 120, [10 x i8]* @p_str10, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %weights, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1200, [12 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/7] (8.75ns)   --->   "%bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 10)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:302]   --->   Operation 47 'readreq' 'bias_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 48 [1/1] (1.76ns)   --->   "br label %1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:294]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 8.43>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %ifFalse ]"   --->   Operation 49 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%n = phi i4 [ 0, %0 ], [ %tmp_mid2_v, %ifFalse ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:296]   --->   Operation 50 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = phi float [ 0.000000e+00, %0 ], [ %tmp_9, %ifFalse ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 51 'phi' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%c = phi i7 [ 0, %0 ], [ %c_3, %ifFalse ]"   --->   Operation 52 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -848"   --->   Operation 53 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1200, i64 1200, i64 1200)"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (1.63ns)   --->   "%indvar_flatten_next = add i11 %indvar_flatten, 1"   --->   Operation 55 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (1.73ns)   --->   "%n_1 = add i4 %n, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:294]   --->   Operation 57 'add' 'n_1' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %c, -8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:297]   --->   Operation 58 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (0.99ns)   --->   "%c_mid2 = select i1 %exitcond, i7 0, i7 %c" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:297]   --->   Operation 59 'select' 'c_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (1.02ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i4 %n_1, i4 %n" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:296]   --->   Operation 60 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_mid2_v, i7 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:296]   --->   Operation 61 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i11 %tmp to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:296]   --->   Operation 62 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_61 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_mid2_v, i3 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:296]   --->   Operation 63 'bitconcatenate' 'tmp_61' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i7 %tmp_61 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 64 'zext' 'p_shl6_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (1.63ns)   --->   "%tmp_62 = sub i12 %p_shl_cast, %p_shl6_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 65 'sub' 'tmp_62' <Predicate = (!exitcond_flatten)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_87_cast = sext i12 %tmp_62 to i13" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 66 'sext' 'tmp_87_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i7 %c_mid2 to i13" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 67 'zext' 'tmp_7_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (1.54ns)   --->   "%tmp_63 = add i13 %tmp_87_cast, %tmp_7_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 68 'add' 'tmp_63' <Predicate = (!exitcond_flatten)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_88_cast = sext i13 %tmp_63 to i32" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 69 'sext' 'tmp_88_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (2.49ns)   --->   "%sum = add i32 %weights_offset_cast, %tmp_88_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 70 'add' 'sum' <Predicate = (!exitcond_flatten)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%sum_cast = sext i32 %sum to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 71 'sext' 'sum_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr float* %weights, i64 %sum_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 72 'getelementptr' 'weights_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 73 [7/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 73 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 74 [6/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 74 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 75 [5/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 75 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 76 [4/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 76 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 77 [1/1] (1.87ns)   --->   "%c_3 = add i7 %c_mid2, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:297]   --->   Operation 77 'add' 'c_3' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 78 [3/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 78 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 79 [1/1] (1.48ns)   --->   "%ifzero = icmp eq i7 %c_3, -8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:297]   --->   Operation 79 'icmp' 'ifzero' <Predicate = (!exitcond_flatten)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:297]   --->   Operation 80 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 81 [2/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 81 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_7 = zext i7 %c_mid2 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 82 'zext' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 83 [1/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 83 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%input_0_0_addr = getelementptr [120 x float]* %input_0_0, i64 0, i64 %tmp_7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 84 'getelementptr' 'input_0_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 85 [2/2] (3.25ns)   --->   "%input_0_0_load = load float* %input_0_0_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 85 'load' 'input_0_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 86 [1/1] (8.75ns)   --->   "%weights_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights_addr)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 86 'read' 'weights_addr_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 87 [1/2] (3.25ns)   --->   "%input_0_0_load = load float* %input_0_0_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 87 'load' 'input_0_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 88 [4/4] (5.70ns)   --->   "%tmp_8 = fmul float %weights_addr_read, %input_0_0_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 88 'fmul' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 89 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %weights_addr_read, %input_0_0_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 89 'fmul' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 90 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %weights_addr_read, %input_0_0_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 90 'fmul' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 91 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %weights_addr_read, %input_0_0_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 91 'fmul' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.95>
ST_21 : Operation 92 [1/1] (0.69ns)   --->   "%tmp_mid2 = select i1 %exitcond, float 0.000000e+00, float %tmp_s" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:297]   --->   Operation 92 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 93 [5/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_mid2, %tmp_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 93 'fadd' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 94 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_mid2, %tmp_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 94 'fadd' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 95 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_mid2, %tmp_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 95 'fadd' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 96 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_mid2, %tmp_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 96 'fadd' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 97 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_mid2, %tmp_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 97 'fadd' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 98 [1/1] (8.75ns)   --->   "%bias_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bias_addr)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:302]   --->   Operation 98 'read' 'bias_addr_read' <Predicate = (ifzero)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 99 [5/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp_9, %bias_addr_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:302]   --->   Operation 99 'fadd' 'tmp_6' <Predicate = (ifzero)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 100 [4/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp_9, %bias_addr_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:302]   --->   Operation 100 'fadd' 'tmp_6' <Predicate = (ifzero)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 101 [3/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp_9, %bias_addr_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:302]   --->   Operation 101 'fadd' 'tmp_6' <Predicate = (ifzero)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 102 [2/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp_9, %bias_addr_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:302]   --->   Operation 102 'fadd' 'tmp_6' <Predicate = (ifzero)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 103 [1/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp_9, %bias_addr_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:302]   --->   Operation 103 'fadd' 'tmp_6' <Predicate = (ifzero)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.32>
ST_32 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_mid2_26 = zext i4 %tmp_mid2_v to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:296]   --->   Operation 104 'zext' 'tmp_mid2_26' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:298]   --->   Operation 105 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:299]   --->   Operation 106 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 107 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_3)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:301]   --->   Operation 107 'specregionend' 'empty_27' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 108 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [10 x float]* %output_r, i64 0, i64 %tmp_mid2_26" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:296]   --->   Operation 108 'getelementptr' 'output_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_32 : Operation 109 [1/1] (2.32ns)   --->   "store float %tmp_6, float* %output_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:302]   --->   Operation 109 'store' <Predicate = (ifzero)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_32 : Operation 110 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 110 'br' <Predicate = (ifzero)> <Delay = 0.00>
ST_32 : Operation 111 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 111 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 33 <SV = 8> <Delay = 0.00>
ST_33 : Operation 112 [1/1] (0.00ns)   --->   "ret void" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:304]   --->   Operation 112 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bias_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_offset_read    (read             ) [ 0000000000000000000000000000000000]
sext2               (zext             ) [ 0000000000000000000000000000000000]
bias_addr           (getelementptr    ) [ 0011111111111111111111111111111110]
weights_offset_read (read             ) [ 0000000000000000000000000000000000]
weights_offset_cast (zext             ) [ 0000000011111111111111111111111110]
StgValue_45         (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_46         (specinterface    ) [ 0000000000000000000000000000000000]
bias_addr_rd_req    (readreq          ) [ 0000000000000000000000000000000000]
StgValue_48         (br               ) [ 0000000111111111111111111111111110]
indvar_flatten      (phi              ) [ 0000000010000000000000000000000000]
n                   (phi              ) [ 0000000010000000000000000000000000]
tmp_s               (phi              ) [ 0000000011111111111111000000000000]
c                   (phi              ) [ 0000000010000000000000000000000000]
exitcond_flatten    (icmp             ) [ 0000000011111111111111111111111110]
empty               (speclooptripcount) [ 0000000000000000000000000000000000]
indvar_flatten_next (add              ) [ 0000000111111111111111111111111110]
StgValue_56         (br               ) [ 0000000000000000000000000000000000]
n_1                 (add              ) [ 0000000000000000000000000000000000]
exitcond            (icmp             ) [ 0000000011111111111111000000000000]
c_mid2              (select           ) [ 0000000011111111000000000000000000]
tmp_mid2_v          (select           ) [ 0000000111111111111111111111111110]
tmp                 (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl_cast          (zext             ) [ 0000000000000000000000000000000000]
tmp_61              (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl6_cast         (zext             ) [ 0000000000000000000000000000000000]
tmp_62              (sub              ) [ 0000000000000000000000000000000000]
tmp_87_cast         (sext             ) [ 0000000000000000000000000000000000]
tmp_7_cast          (zext             ) [ 0000000000000000000000000000000000]
tmp_63              (add              ) [ 0000000000000000000000000000000000]
tmp_88_cast         (sext             ) [ 0000000000000000000000000000000000]
sum                 (add              ) [ 0000000001000000000000000000000000]
sum_cast            (sext             ) [ 0000000000000000000000000000000000]
weights_addr        (getelementptr    ) [ 0000000011111111100000000000000000]
c_3                 (add              ) [ 0000000111111111111111111111111110]
ifzero              (icmp             ) [ 0000000011111011111111111111111110]
StgValue_80         (br               ) [ 0000000000000000000000000000000000]
tmp_7               (zext             ) [ 0000000000000000000000000000000000]
weights_load_req    (readreq          ) [ 0000000000000000000000000000000000]
input_0_0_addr      (getelementptr    ) [ 0000000000010000100000000000000000]
weights_addr_read   (read             ) [ 0000000011101000011110000000000000]
input_0_0_load      (load             ) [ 0000000011101000011110000000000000]
tmp_8               (fmul             ) [ 0000000011111000000001111100000000]
tmp_mid2            (select           ) [ 0000000011101000000000111100000000]
tmp_9               (fadd             ) [ 0000000111111000000000000011111110]
bias_addr_read      (read             ) [ 0000000011111000000000000001111100]
tmp_6               (fadd             ) [ 0000000000001000000000000000000010]
tmp_mid2_26         (zext             ) [ 0000000000000000000000000000000000]
tmp_3               (specregionbegin  ) [ 0000000000000000000000000000000000]
StgValue_106        (specpipeline     ) [ 0000000000000000000000000000000000]
empty_27            (specregionend    ) [ 0000000000000000000000000000000000]
output_addr         (getelementptr    ) [ 0000000000000000000000000000000000]
StgValue_109        (store            ) [ 0000000000000000000000000000000000]
StgValue_110        (br               ) [ 0000000000000000000000000000000000]
StgValue_111        (br               ) [ 0000000111111111111111111111111110]
StgValue_112        (ret              ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bias_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="bias_offset_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="30" slack="0"/>
<pin id="84" dir="0" index="1" bw="30" slack="0"/>
<pin id="85" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_offset_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_readreq_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bias_addr_rd_req/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="weights_offset_read_read_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="30" slack="0"/>
<pin id="97" dir="0" index="1" bw="30" slack="0"/>
<pin id="98" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_offset_read/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_readreq_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="weights_load_req/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="weights_addr_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="7"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_addr_read/16 "/>
</bind>
</comp>

<comp id="113" class="1004" name="bias_addr_read_read_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="25"/>
<pin id="116" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_addr_read/26 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_0_0_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_0_addr/15 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_0_load/15 "/>
</bind>
</comp>

<comp id="131" class="1004" name="output_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/32 "/>
</bind>
</comp>

<comp id="138" class="1004" name="StgValue_109_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/32 "/>
</bind>
</comp>

<comp id="144" class="1005" name="indvar_flatten_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="1"/>
<pin id="146" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="11" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="155" class="1005" name="n_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="n_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/8 "/>
</bind>
</comp>

<comp id="166" class="1005" name="tmp_s_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_s_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="32" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="178" class="1005" name="c_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="1"/>
<pin id="180" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="c_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="7" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_9/21 tmp_6/27 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/17 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="30" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext2/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="bias_addr_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="30" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="weights_offset_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="30" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="weights_offset_cast/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="exitcond_flatten_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="0" index="1" bw="11" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="indvar_flatten_next_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="224" class="1004" name="n_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/8 "/>
</bind>
</comp>

<comp id="230" class="1004" name="exitcond_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="236" class="1004" name="c_mid2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="7" slack="0"/>
<pin id="240" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/8 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_mid2_v_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_shl_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_61_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/8 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_shl6_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_62_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="0" index="1" bw="7" slack="0"/>
<pin id="279" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_62/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_87_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="0"/>
<pin id="284" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_87_cast/8 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_7_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/8 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_63_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="0" index="1" bw="7" slack="0"/>
<pin id="293" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_63/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_88_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="13" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_88_cast/8 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sum_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="30" slack="1"/>
<pin id="302" dir="0" index="1" bw="13" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sum_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_cast/9 "/>
</bind>
</comp>

<comp id="308" class="1004" name="weights_addr_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/9 "/>
</bind>
</comp>

<comp id="315" class="1004" name="c_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="4"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/12 "/>
</bind>
</comp>

<comp id="320" class="1004" name="ifzero_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="1"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/13 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_7_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="7"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/15 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_mid2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="13"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="32" slack="13"/>
<pin id="333" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/21 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_mid2_26_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="24"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_26/32 "/>
</bind>
</comp>

<comp id="341" class="1005" name="bias_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="347" class="1005" name="weights_offset_cast_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_offset_cast "/>
</bind>
</comp>

<comp id="352" class="1005" name="exitcond_flatten_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="356" class="1005" name="indvar_flatten_next_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="0"/>
<pin id="358" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="361" class="1005" name="exitcond_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="13"/>
<pin id="363" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="366" class="1005" name="c_mid2_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="4"/>
<pin id="368" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="c_mid2 "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_mid2_v_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="378" class="1005" name="sum_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="383" class="1005" name="weights_addr_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="389" class="1005" name="c_3_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="1"/>
<pin id="391" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="395" class="1005" name="ifzero_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="13"/>
<pin id="397" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="399" class="1005" name="input_0_0_addr_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="1"/>
<pin id="401" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_0_addr "/>
</bind>
</comp>

<comp id="404" class="1005" name="weights_addr_read_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_read "/>
</bind>
</comp>

<comp id="409" class="1005" name="input_0_0_load_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_0_load "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp_8_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_mid2_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_9_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="430" class="1005" name="bias_addr_read_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_read "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_6_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="64" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="112"><net_src comp="70" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="70" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="68" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="68" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="200"><net_src comp="82" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="201" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="211"><net_src comp="95" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="148" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="148" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="159" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="182" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="182" pin="4"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="230" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="224" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="159" pin="4"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="244" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="44" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="244" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="260" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="236" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="282" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="2" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="308" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="56" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="334"><net_src comp="42" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="166" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="336"><net_src comp="329" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="344"><net_src comp="201" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="350"><net_src comp="208" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="355"><net_src comp="212" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="218" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="364"><net_src comp="230" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="369"><net_src comp="236" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="375"><net_src comp="244" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="381"><net_src comp="300" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="386"><net_src comp="308" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="392"><net_src comp="315" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="398"><net_src comp="320" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="118" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="407"><net_src comp="108" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="412"><net_src comp="125" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="417"><net_src comp="193" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="422"><net_src comp="329" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="427"><net_src comp="189" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="433"><net_src comp="113" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="438"><net_src comp="189" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="138" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {32 }
 - Input state : 
	Port: fc_6 : input_0_0 | {15 16 }
	Port: fc_6 : weights | {9 10 11 12 13 14 15 16 }
	Port: fc_6 : weights_offset | {7 }
	Port: fc_6 : bias | {1 2 3 4 5 6 7 26 }
	Port: fc_6 : bias_offset | {1 }
  - Chain level:
	State 1
		bias_addr : 1
		bias_addr_rd_req : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_56 : 2
		n_1 : 1
		exitcond : 1
		c_mid2 : 2
		tmp_mid2_v : 2
		tmp : 3
		p_shl_cast : 4
		tmp_61 : 3
		p_shl6_cast : 4
		tmp_62 : 5
		tmp_87_cast : 6
		tmp_7_cast : 3
		tmp_63 : 7
		tmp_88_cast : 8
		sum : 9
	State 9
		weights_addr : 1
		weights_load_req : 2
	State 10
	State 11
	State 12
	State 13
		StgValue_80 : 1
	State 14
	State 15
		input_0_0_addr : 1
		input_0_0_load : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp_9 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		empty_27 : 1
		output_addr : 1
		StgValue_109 : 2
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_189           |    2    |   205   |   390   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_193           |    3    |   143   |   321   |
|----------|--------------------------------|---------|---------|---------|
|          |   indvar_flatten_next_fu_218   |    0    |    0    |    13   |
|          |           n_1_fu_224           |    0    |    0    |    13   |
|    add   |          tmp_63_fu_290         |    0    |    0    |    12   |
|          |           sum_fu_300           |    0    |    0    |    37   |
|          |           c_3_fu_315           |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|          |          c_mid2_fu_236         |    0    |    0    |    7    |
|  select  |        tmp_mid2_v_fu_244       |    0    |    0    |    4    |
|          |         tmp_mid2_fu_329        |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |     exitcond_flatten_fu_212    |    0    |    0    |    13   |
|   icmp   |         exitcond_fu_230        |    0    |    0    |    11   |
|          |          ifzero_fu_320         |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |          tmp_62_fu_276         |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|          |   bias_offset_read_read_fu_82  |    0    |    0    |    0    |
|   read   | weights_offset_read_read_fu_95 |    0    |    0    |    0    |
|          |  weights_addr_read_read_fu_108 |    0    |    0    |    0    |
|          |   bias_addr_read_read_fu_113   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_88       |    0    |    0    |    0    |
|          |       grp_readreq_fu_101       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          sext2_fu_197          |    0    |    0    |    0    |
|          |   weights_offset_cast_fu_208   |    0    |    0    |    0    |
|          |        p_shl_cast_fu_260       |    0    |    0    |    0    |
|   zext   |       p_shl6_cast_fu_272       |    0    |    0    |    0    |
|          |        tmp_7_cast_fu_286       |    0    |    0    |    0    |
|          |          tmp_7_fu_325          |    0    |    0    |    0    |
|          |       tmp_mid2_26_fu_337       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_fu_252           |    0    |    0    |    0    |
|          |          tmp_61_fu_264         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       tmp_87_cast_fu_282       |    0    |    0    |    0    |
|   sext   |       tmp_88_cast_fu_296       |    0    |    0    |    0    |
|          |         sum_cast_fu_305        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    5    |   348   |   892   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   bias_addr_read_reg_430  |   32   |
|     bias_addr_reg_341     |   32   |
|        c_3_reg_389        |    7   |
|       c_mid2_reg_366      |    7   |
|         c_reg_178         |    7   |
|  exitcond_flatten_reg_352 |    1   |
|      exitcond_reg_361     |    1   |
|       ifzero_reg_395      |    1   |
|indvar_flatten_next_reg_356|   11   |
|   indvar_flatten_reg_144  |   11   |
|   input_0_0_addr_reg_399  |    7   |
|   input_0_0_load_reg_409  |   32   |
|         n_reg_155         |    4   |
|        sum_reg_378        |   32   |
|       tmp_6_reg_435       |   32   |
|       tmp_8_reg_414       |   32   |
|       tmp_9_reg_424       |   32   |
|      tmp_mid2_reg_419     |   32   |
|     tmp_mid2_v_reg_372    |    4   |
|       tmp_s_reg_166       |   32   |
| weights_addr_read_reg_404 |   32   |
|    weights_addr_reg_383   |   32   |
|weights_offset_cast_reg_347|   32   |
+---------------------------+--------+
|           Total           |   445  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_88 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_101 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_125 |  p0  |   2  |   7  |   14   ||    9    |
|    tmp_s_reg_166   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_189     |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_189     |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   366  || 10.6597 ||    60   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   892  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   60   |
|  Register |    -   |    -   |   445  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   10   |   793  |   952  |
+-----------+--------+--------+--------+--------+
