

================================================================
== Vitis HLS Report for 'load'
================================================================
* Date:           Sun Nov 27 14:06:17 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        3D.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max   |   Type  |
    +---------+---------+----------+----------+--------+---------+---------+
    |   786454|  1048598|  2.619 ms|  3.492 ms|  786454|  1048598|     none|
    +---------+---------+----------+----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_45_1_VITIS_LOOP_52_2  |   524290|   524290|         4|          1|          1|  524288|       yes|
        |- VITIS_LOOP_66_3_VITIS_LOOP_73_4  |   786434|   786434|         4|          1|          1|  786432|       yes|
        |- VITIS_LOOP_84_5_VITIS_LOOP_91_6  |   262146|   262146|         4|          1|          1|  262144|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|   17016|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     473|    -|
|Register             |        -|     -|     2511|     128|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     2511|   17617|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       4|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |add1_fu_714_p2                     |         +|   0|  0|    27|          20|          19|
    |add1_mid1_fu_776_p2                |         +|   0|  0|    27|          20|          19|
    |add_ln45_1_fu_758_p2               |         +|   0|  0|    27|          20|           5|
    |add_ln45_fu_696_p2                 |         +|   0|  0|    27|          20|           1|
    |add_ln52_fu_826_p2                 |         +|   0|  0|    12|           5|           1|
    |add_ln56_fu_820_p2                 |         +|   0|  0|    27|          20|          20|
    |add_ln64_fu_419_p2                 |         +|   0|  0|    28|          21|          20|
    |add_ln66_1_fu_581_p2               |         +|   0|  0|    27|          20|           5|
    |add_ln66_fu_483_p2                 |         +|   0|  0|    27|          20|           1|
    |add_ln73_fu_575_p2                 |         +|   0|  0|    12|           5|           1|
    |add_ln77_fu_650_p2                 |         +|   0|  0|    27|          20|          20|
    |add_ln84_1_fu_1061_p2              |         +|   0|  0|    26|          19|           5|
    |add_ln84_fu_963_p2                 |         +|   0|  0|    26|          19|           1|
    |add_ln91_fu_1055_p2                |         +|   0|  0|    12|           5|           1|
    |add_ln95_fu_1141_p2                |         +|   0|  0|    25|          18|          18|
    |empty_36_fu_447_p2                 |         +|   0|  0|    71|          64|          64|
    |empty_38_fu_671_p2                 |         +|   0|  0|    71|          64|          64|
    |highEnd_2_fu_890_p2                |         +|   0|  0|    17|          10|           6|
    |highEnd_4_fu_569_p2                |         +|   0|  0|    17|          10|           6|
    |highEnd_6_fu_1049_p2               |         +|   0|  0|    17|          10|           6|
    |lowEnd_2_fu_884_p2                 |         +|   0|  0|    17|          10|           6|
    |lowEnd_4_fu_563_p2                 |         +|   0|  0|    17|          10|           6|
    |lowEnd_6_fu_1043_p2                |         +|   0|  0|    17|          10|           6|
    |sub_ln708_10_fu_1023_p2            |         -|   0|  0|    17|          10|          10|
    |sub_ln708_11_fu_1037_p2            |         -|   0|  0|    17|           9|          10|
    |sub_ln708_1_fu_858_p2              |         -|   0|  0|    17|           9|          10|
    |sub_ln708_2_fu_864_p2              |         -|   0|  0|    17|          10|          10|
    |sub_ln708_3_fu_878_p2              |         -|   0|  0|    17|           9|          10|
    |sub_ln708_4_fu_531_p2              |         -|   0|  0|    17|          10|          10|
    |sub_ln708_5_fu_537_p2              |         -|   0|  0|    17|           9|          10|
    |sub_ln708_6_fu_543_p2              |         -|   0|  0|    17|          10|          10|
    |sub_ln708_7_fu_557_p2              |         -|   0|  0|    17|           9|          10|
    |sub_ln708_8_fu_1011_p2             |         -|   0|  0|    17|          10|          10|
    |sub_ln708_9_fu_1017_p2             |         -|   0|  0|    17|           9|          10|
    |sub_ln708_fu_852_p2                |         -|   0|  0|    17|          10|          10|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_pp2_stage0_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |       and|   0|  0|     2|           1|           1|
    |ap_block_state22_pp1_stage0_iter1  |       and|   0|  0|     2|           1|           1|
    |ap_block_state33_pp2_stage0_iter1  |       and|   0|  0|     2|           1|           1|
    |p_Result_1_fu_633_p2               |       and|   0|  0|   511|         512|         512|
    |p_Result_2_fu_1131_p2              |       and|   0|  0|   511|         512|         512|
    |p_Result_s_fu_935_p2               |       and|   0|  0|   511|         512|         512|
    |icmp_ln33_fu_413_p2                |      icmp|   0|  0|     8|           3|           1|
    |icmp_ln45_fu_738_p2                |      icmp|   0|  0|    15|          20|          21|
    |icmp_ln52_fu_744_p2                |      icmp|   0|  0|    10|           5|           6|
    |icmp_ln66_fu_489_p2                |      icmp|   0|  0|    14|          20|          20|
    |icmp_ln708_1_fu_525_p2             |      icmp|   0|  0|    11|          10|          10|
    |icmp_ln708_2_fu_1005_p2            |      icmp|   0|  0|    11|          10|          10|
    |icmp_ln708_fu_846_p2               |      icmp|   0|  0|    11|          10|          10|
    |icmp_ln73_fu_495_p2                |      icmp|   0|  0|    10|           5|           6|
    |icmp_ln84_fu_969_p2                |      icmp|   0|  0|    14|          19|          20|
    |icmp_ln91_fu_975_p2                |      icmp|   0|  0|    10|           5|           6|
    |lshr_ln708_1_fu_929_p2             |      lshr|   0|  0|  2171|           2|         512|
    |lshr_ln708_2_fu_621_p2             |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln708_3_fu_627_p2             |      lshr|   0|  0|  2171|           2|         512|
    |lshr_ln708_4_fu_1119_p2            |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln708_5_fu_1125_p2            |      lshr|   0|  0|  2171|           2|         512|
    |lshr_ln708_fu_923_p2               |      lshr|   0|  0|  2171|         512|         512|
    |select_ln45_1_fu_832_p3            |    select|   0|  0|    10|           1|           1|
    |select_ln45_2_fu_839_p3            |    select|   0|  0|    10|           1|           5|
    |select_ln45_3_fu_800_p3            |    select|   0|  0|    20|           1|          20|
    |select_ln45_4_fu_808_p3            |    select|   0|  0|    20|           1|          20|
    |select_ln45_fu_750_p3              |    select|   0|  0|     5|           1|           1|
    |select_ln66_1_fu_509_p3            |    select|   0|  0|    10|           1|           5|
    |select_ln66_2_fu_517_p3            |    select|   0|  0|    10|           1|           1|
    |select_ln66_3_fu_587_p3            |    select|   0|  0|    20|           1|          20|
    |select_ln66_fu_501_p3              |    select|   0|  0|     5|           1|           1|
    |select_ln708_1_fu_905_p3           |    select|   0|  0|   428|           1|         512|
    |select_ln708_2_fu_911_p3           |    select|   0|  0|    10|           1|          10|
    |select_ln708_3_fu_549_p3           |    select|   0|  0|    10|           1|          10|
    |select_ln708_4_fu_603_p3           |    select|   0|  0|   428|           1|         512|
    |select_ln708_5_fu_609_p3           |    select|   0|  0|    10|           1|          10|
    |select_ln708_6_fu_1029_p3          |    select|   0|  0|    10|           1|          10|
    |select_ln708_7_fu_1101_p3          |    select|   0|  0|   428|           1|         512|
    |select_ln708_8_fu_1107_p3          |    select|   0|  0|    10|           1|          10|
    |select_ln708_fu_870_p3             |    select|   0|  0|    10|           1|          10|
    |select_ln84_1_fu_989_p3            |    select|   0|  0|    10|           1|           5|
    |select_ln84_2_fu_997_p3            |    select|   0|  0|    10|           1|           1|
    |select_ln84_3_fu_1075_p3           |    select|   0|  0|    18|           1|          18|
    |select_ln84_4_fu_1082_p3           |    select|   0|  0|    19|           1|          19|
    |select_ln84_fu_981_p3              |    select|   0|  0|     5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|     2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|     2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|     2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|     2|           2|           1|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |Total                              |          |   0|  0| 17016|        3775|        6867|
    +-----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  139|         28|    1|         28|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3             |   14|          3|    1|          3|
    |ap_phi_mux_highEnd_3_phi_fu_273_p4  |    9|          2|   10|         20|
    |ap_phi_mux_highEnd_phi_fu_342_p4    |    9|          2|   10|         20|
    |ap_phi_mux_i_1_phi_fu_249_p4        |    9|          2|   20|         40|
    |ap_phi_mux_j_1_phi_fu_261_p4        |    9|          2|    5|         10|
    |ap_phi_mux_lowEnd_3_phi_fu_285_p4   |    9|          2|   10|         20|
    |ap_phi_mux_lowEnd_phi_fu_330_p4     |    9|          2|   10|         20|
    |gmem_blk_n_AR                       |    9|          2|    1|          2|
    |gmem_blk_n_R                        |    9|          2|    1|          2|
    |highEnd_3_reg_269                   |    9|          2|   10|         20|
    |highEnd_5_reg_372                   |    9|          2|   10|         20|
    |highEnd_reg_338                     |    9|          2|   10|         20|
    |i_1_reg_245                         |    9|          2|   20|         40|
    |i_2_reg_394                         |    9|          2|   19|         38|
    |i_reg_304                           |    9|          2|   20|         40|
    |indvar_flatten26_reg_234            |    9|          2|   20|         40|
    |indvar_flatten48_reg_350            |    9|          2|   19|         38|
    |indvar_flatten_reg_293              |    9|          2|   20|         40|
    |j_1_reg_257                         |    9|          2|    5|         10|
    |j_2_reg_361                         |    9|          2|    5|         10|
    |j_reg_315                           |    9|          2|    5|         10|
    |lowEnd_3_reg_281                    |    9|          2|   10|         20|
    |lowEnd_5_reg_383                    |    9|          2|   10|         20|
    |lowEnd_reg_326                      |    9|          2|   10|         20|
    |m_axi_gmem_ARADDR                   |   20|          4|   64|        256|
    |m_axi_gmem_ARLEN                    |   20|          4|   32|        128|
    |temp_inner_address0                 |   14|          3|   20|         60|
    |temp_inner_d0                       |   14|          3|   32|         96|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  473|        101|  415|       1101|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |add_ln56_reg_1288                   |   20|   0|   20|          0|
    |add_ln73_reg_1241                   |    5|   0|    5|          0|
    |add_ln95_reg_1418                   |   18|   0|   18|          0|
    |ap_CS_fsm                           |   27|   0|   27|          0|
    |ap_enable_reg_pp0_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3             |    1|   0|    1|          0|
    |gmem_addr_1_read_reg_1209           |  512|   0|  512|          0|
    |gmem_addr_2_read_reg_1371           |  512|   0|  512|          0|
    |gmem_addr_read_reg_1303             |  512|   0|  512|          0|
    |highEnd_2_reg_1330                  |   10|   0|   10|          0|
    |highEnd_3_reg_269                   |   10|   0|   10|          0|
    |highEnd_4_reg_1236                  |   10|   0|   10|          0|
    |highEnd_5_reg_372                   |   10|   0|   10|          0|
    |highEnd_reg_338                     |   10|   0|   10|          0|
    |i_1_reg_245                         |   20|   0|   20|          0|
    |i_2_reg_394                         |   19|   0|   19|          0|
    |i_reg_304                           |   20|   0|   20|          0|
    |icmp_ln45_reg_1273                  |    1|   0|    1|          0|
    |icmp_ln52_reg_1277                  |    1|   0|    1|          0|
    |icmp_ln66_reg_1190                  |    1|   0|    1|          0|
    |icmp_ln708_1_reg_1215               |    1|   0|    1|          0|
    |icmp_ln708_2_reg_1377               |    1|   0|    1|          0|
    |icmp_ln708_reg_1309                 |    1|   0|    1|          0|
    |icmp_ln73_reg_1194                  |    1|   0|    1|          0|
    |icmp_ln84_reg_1351                  |    1|   0|    1|          0|
    |icmp_ln91_reg_1355                  |    1|   0|    1|          0|
    |indvar_flatten26_reg_234            |   20|   0|   20|          0|
    |indvar_flatten48_reg_350            |   19|   0|   19|          0|
    |indvar_flatten_reg_293              |   20|   0|   20|          0|
    |j_1_reg_257                         |    5|   0|    5|          0|
    |j_2_reg_361                         |    5|   0|    5|          0|
    |j_reg_315                           |    5|   0|    5|          0|
    |lowEnd_2_reg_1325                   |   10|   0|   10|          0|
    |lowEnd_3_reg_281                    |   10|   0|   10|          0|
    |lowEnd_4_reg_1231                   |   10|   0|   10|          0|
    |lowEnd_5_reg_383                    |   10|   0|   10|          0|
    |lowEnd_reg_326                      |   10|   0|   10|          0|
    |select_ln45_1_reg_1298              |   10|   0|   10|          0|
    |select_ln66_2_reg_1204              |   10|   0|   10|          0|
    |select_ln66_3_reg_1246              |   20|   0|   20|          0|
    |select_ln66_reg_1199                |    5|   0|    5|          0|
    |select_ln66_reg_1199_pp0_iter2_reg  |    5|   0|    5|          0|
    |select_ln84_2_reg_1366              |   10|   0|   10|          0|
    |select_ln84_reg_1361                |    5|   0|    5|          0|
    |sub_ln708_11_reg_1388               |   10|   0|   10|          0|
    |sub_ln708_1_reg_1315                |   10|   0|   10|          0|
    |sub_ln708_3_reg_1320                |   10|   0|   10|          0|
    |sub_ln708_5_reg_1221                |   10|   0|   10|          0|
    |sub_ln708_7_reg_1226                |   10|   0|   10|          0|
    |sub_ln708_9_reg_1383                |   10|   0|   10|          0|
    |temp_1_reg_1252                     |   32|   0|   32|          0|
    |temp_2_reg_1413                     |   32|   0|   32|          0|
    |temp_reg_1335                       |   32|   0|   32|          0|
    |trunc_ln708_3_reg_1174              |   58|   0|   58|          0|
    |trunc_ln708_4_reg_1169              |   58|   0|   58|          0|
    |trunc_ln708_5_reg_1257              |   58|   0|   58|          0|
    |add_ln56_reg_1288                   |   64|  32|   20|          0|
    |icmp_ln45_reg_1273                  |   64|  32|    1|          0|
    |icmp_ln66_reg_1190                  |   64|  32|    1|          0|
    |icmp_ln84_reg_1351                  |   64|  32|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 2511| 128| 2278|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|          load|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|          load|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|          load|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|          load|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|          load|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|          load|  return value|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA      |  out|  512|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA      |   in|  512|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|          gmem|       pointer|
|temp_inner_address0   |  out|   20|   ap_memory|    temp_inner|         array|
|temp_inner_ce0        |  out|    1|   ap_memory|    temp_inner|         array|
|temp_inner_we0        |  out|    1|   ap_memory|    temp_inner|         array|
|temp_inner_d0         |  out|   32|   ap_memory|    temp_inner|         array|
|power_inner_address0  |  out|   18|   ap_memory|   power_inner|         array|
|power_inner_ce0       |  out|    1|   ap_memory|   power_inner|         array|
|power_inner_we0       |  out|    1|   ap_memory|   power_inner|         array|
|power_inner_d0        |  out|   32|   ap_memory|   power_inner|         array|
|tempIn                |   in|   64|     ap_none|        tempIn|        scalar|
|powerIn               |   in|   64|     ap_none|       powerIn|        scalar|
|l                     |   in|    3|     ap_none|             l|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

