Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  9 18:56:48 2023
| Host         : athanasi-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_system_control_sets_placed.rpt
| Design       : uart_system
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            2 |
|      4 |            4 |
|      5 |            1 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              62 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |              39 |           12 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                                        Enable Signal                                        |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                        | uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/Rx_sample_ENABLE                | uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG                        |                                                                                             |                                                                                               |                2 |              3 |
|  clk_IBUF_BUFG                        | uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/Rx_sample_ENABLE                |                                                                                               |                1 |              3 |
|  clk_IBUF_BUFG                        | uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/Tx_sample_ENABLE        | sync_reset/reset_clean                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                        | uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]_0[0] | sync_reset/reset_clean                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                        | system_controller_inst/FSM_onehot_current_state[10]_i_1_n_0                                 | sync_reset/reset_clean                                                                        |                1 |              4 |
|  FourDigitLEDdriver_inst/clk_ssd_BUFG |                                                                                             | sync_reset/reset_clean                                                                        |                3 |              4 |
|  clk_IBUF_BUFG                        | uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/E[0]                       | sync_reset/reset_clean                                                                        |                1 |              5 |
|  clk_IBUF_BUFG                        | uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/E[0]             | sync_reset/reset_clean                                                                        |                3 |             10 |
|  clk_IBUF_BUFG                        | uart_transceiver_inst/uart_receiver/receive_module_inst/current_state                       | sync_reset/reset_clean                                                                        |                5 |             12 |
|  clk_IBUF_BUFG                        |                                                                                             | sync_reset/reset_clean                                                                        |               15 |             58 |
+---------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+


