  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg
WARNING: [HLS 200-1921] Skipping unknown config ini [hls] entry 'ldflags=-lstdc++' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(22)
INFO: [HLS 200-1465] Applying config ini 'syn.file=defs.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/defs.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=aes.hpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=encrypt.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/encrypt.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=encrypt.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/encrypt.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=PRG.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/PRG.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=PRG.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/PRG.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=ggm_tree.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/ggm_tree.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=ggm_tree.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/ggm_tree.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=sha3.hpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=./shake.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/shake.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=./shake.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/shake.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb_ggm.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(23)
INFO: [HLS 200-10] Adding test bench file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/tb_ggm.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=ggm_tree' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcu250-figd2104-2-e' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2-e'
INFO: [HLS 200-1465] Applying config ini 'clock=7ns' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(21)
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(24)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(20)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
   Compiling ../../../../tb_ggm.cpp in release mode
   Compiling ../../../../shake.cpp in release mode
   Compiling ../../../../ggm_tree.cpp in release mode
   Compiling ../../../../PRG.cpp in release mode
   Compiling ../../../../encrypt.cpp in release mode
   Generating csim.exe
============================================
GGM_TREE + VC_OPEN Comprehensive Testbench
============================================
Configuration:
  K (tree depth):        2
  TAU (num trees):       64
  GGM_UNROLL_FAC:        2
  PATH_LEN:              4 (K+2)
  Nodes per tree:        7
  Leaves per tree:       4
============================================

RANDOM OPEN INDICES:
--------------------
  Tree 0: opening leaf 1
  Tree 1: opening leaf 3
  Tree 2: opening leaf 3
  Tree 3: opening leaf 0
  Tree 4: opening leaf 2
  Tree 5: opening leaf 3
  Tree 6: opening leaf 2
  Tree 7: opening leaf 2
  Tree 8: opening leaf 0
  Tree 9: opening leaf 1
  ...

INPUT PARAMETERS:
-----------------
Master Root: 0x01234567_89abcdef_fedcba98_76543210
IV:          0xffeeddcc_bbaa9988_77665544_33221100

=== PROVER PHASE ===
Calling ggm_tree() (includes H hashing)...
âœ“ ggm_tree() completed.

Reading prover hashes from h_strm:
  h_prover[0] = 0xde786ebb56f8c00bafb0c64c42cdf6df_d188422ed598ca5250cd41e4dba584a7
  h_prover[1] = 0x0fc773ef44ec5273411bc68c3429c2b6_826f032b3d73baf95f550df7e900a1fe
  h_prover[2] = 0xd33f202e5bae771763e040e3c313ee00_7078735833bbd4e1ff28586f02afc0cd
  h_prover[3] = 0xc320c5aa4533030a60bbc7f412fabead_101d2d5bd8b904ccf9ac20fbae9fa4b3
  h_prover[4] = 0x68f1f819b80af0164c61a32ffb11e628_1d4a34fb1ecdbdbd50978a71104aea8e
  ...
âœ“ All 64 prover hashes collected.

=== OPENING PHASE ===
Calling VC_Open()...
âœ“ VC_Open() completed.
  Generated 256 path elements
  (64 trees Ã— 4 elements per path)

=== VERIFIER PHASE ===
Calling ggm_reconstruct()...
âœ“ ggm_reconstruct() completed.

============================================
HASH VERIFICATION
============================================

Comparing prover vs verifier hashes:
  âœ“âœ“âœ“ ALL 64 HASHES MATCH! âœ“âœ“âœ“
  Verification SUCCESSFUL!

============================================
DETAILED PATH VERIFICATION (First 3 Trees)
============================================

--- Tree 0 (Opening leaf 1) ---
  Authentication Path:
    [0] Root:        0x4dea6990_73925dc6_92f7b439_c6e2b9f4
    [1] Sibling L1:   0xc835ead6_75f8d6cf_f0fbd7a6_09d4e693
    [2] Sibling L2:   0x0eb4bb5e_28b3bd73_8e60bd1c_86e2b86d
    [3] Com at leaf 1: 0x606b0d88_75436764_4053c1c2_8a861fe0
  âœ“ Path elements verified
  Prover hash:     0xde786ebb_56f8c00b_afb0c64c_42cdf6df_d188422e_d598ca52_50cd41e4_dba584a7
  Verifier hash:   0xde786ebb_56f8c00b_afb0c64c_42cdf6df_d188422e_d598ca52_50cd41e4_dba584a7
  âœ“ Hashes MATCH!

--- Tree 1 (Opening leaf 3) ---
  Authentication Path:
    [0] Root:        0x723dffb4_4af06f6b_a536bdc2_e971c383
    [1] Sibling L1:   0x83122c0d_6e80557c_ef2d5828_c2de0225
    [2] Sibling L2:   0xede87783_1b76db26_f9855f8a_466f89e7
    [3] Com at leaf 3: 0xb00bb456_39504e8d_4a53f5e4_4a57a176
  âœ“ Path elements verified
  Prover hash:     0x0fc773ef_44ec5273_411bc68c_3429c2b6_826f032b_3d73baf9_5f550df7_e900a1fe
  Verifier hash:   0x0fc773ef_44ec5273_411bc68c_3429c2b6_826f032b_3d73baf9_5f550df7_e900a1fe
  âœ“ Hashes MATCH!

--- Tree 2 (Opening leaf 3) ---
  Authentication Path:
    [0] Root:        0x7a040796_be7b4376_26364a12_310ad4b8
    [1] Sibling L1:   0xa6bb884d_ebbc72e4_66adf281_a90188ee
    [2] Sibling L2:   0x87514930_b0ebe9d5_7aaf495a_24c023f8
    [3] Com at leaf 3: 0x189f63d8_af6bad65_f76aeb25_ce762b4a
  âœ“ Path elements verified
  Prover hash:     0xd33f202e_5bae7717_63e040e3_c313ee00_70787358_33bbd4e1_ff28586f_02afc0cd
  Verifier hash:   0xd33f202e_5bae7717_63e040e3_c313ee00_70787358_33bbd4e1_ff28586f_02afc0cd
  âœ“ Hashes MATCH!

============================================
FINAL VERIFICATION SUMMARY
============================================
âœ“âœ“âœ“ ALL TESTS PASSED âœ“âœ“âœ“
  â€¢ All 64 trees generated correctly
  â€¢ All 64 authentication paths valid
  â€¢ All 64 hash verifications successful

ðŸŽ‰ Vector Commitment scheme verified!
============================================

Statistics:
  Total PRG calls:       416
  Total h0 calls:        256 (prover)
  Total h0 calls:        192 (verifier)
  Total H (SHAKE256):    64 (prover)
  Total H (SHAKE256):    64 (verifier)
  Total path elements:   256
  Path size per tree:    64 bytes
WARNING [HLS SIM]: hls::stream 'hls::stream<ap_uint<128>, 0>1' contains leftover data, which may result in RTL simulation hanging.
WARNING [HLS SIM]: hls::stream 'hls::stream<ap_uint<128>, 0>0' contains leftover data, which may result in RTL simulation hanging.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 256
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 8.45 seconds. Total CPU system time: 0.67 seconds. Total elapsed time: 9.1 seconds; peak allocated memory: 481.969 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 13s
