{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702022898136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702022898138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 02:08:18 2023 " "Processing started: Fri Dec  8 02:08:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702022898138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022898138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multi_cache -c microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off multi_cache -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022898138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702022898296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702022898297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_multi " "Found entity 1: cache_multi" {  } { { "cache_multi.v" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/cache_multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702022902531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022902531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computational_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file computational_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computational_unit " "Found entity 1: computational_unit" {  } { { "computational_unit.sv" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/computational_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702022902538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022902538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/instruction_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702022902545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022902545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file microprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microprocessor " "Found entity 1: microprocessor" {  } { { "microprocessor.sv" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/microprocessor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702022902551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022902551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_sequencer.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_sequencer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_sequencer " "Found entity 1: program_sequencer" {  } { { "program_sequencer.sv" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/program_sequencer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702022902558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022902558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.v 1 1 " "Found 1 design units, including 1 entities, in source file cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.v" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702022902564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022902564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory.v" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/program_memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702022902571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022902571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2port " "Found entity 1: ram_2port" {  } { { "ram_2port.v" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/ram_2port.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702022902578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022902578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702022902585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022902585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessor " "Elaborating entity \"microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702022902663 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "i microprocessor.sv(9) " "Output port \"i\" at microprocessor.sv(9) has no driver" {  } { { "microprocessor.sv" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/microprocessor.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702022902665 "|microprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_sequencer program_sequencer:prog_sequencer " "Elaborating entity \"program_sequencer\" for hierarchy \"program_sequencer:prog_sequencer\"" {  } { { "microprocessor.sv" "prog_sequencer" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/microprocessor.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_multi cache_multi:cache " "Elaborating entity \"cache_multi\" for hierarchy \"cache_multi:cache\"" {  } { { "microprocessor.sv" "cache" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/microprocessor.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2port cache_multi:cache\|ram_2port:cache_ram_inst " "Elaborating entity \"ram_2port\" for hierarchy \"cache_multi:cache\|ram_2port:cache_ram_inst\"" {  } { { "cache_multi.v" "cache_ram_inst" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/cache_multi.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cache_multi:cache\|ram_2port:cache_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cache_multi:cache\|ram_2port:cache_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_2port.v" "altsyncram_component" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/ram_2port.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache_multi:cache\|ram_2port:cache_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cache_multi:cache\|ram_2port:cache_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_2port.v" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/ram_2port.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache_multi:cache\|ram_2port:cache_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"cache_multi:cache\|ram_2port:cache_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902806 ""}  } { { "ram_2port.v" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/ram_2port.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702022902806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4q1 " "Found entity 1: altsyncram_b4q1" {  } { { "db/altsyncram_b4q1.tdf" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/db/altsyncram_b4q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702022902855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022902855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4q1 cache_multi:cache\|ram_2port:cache_ram_inst\|altsyncram:altsyncram_component\|altsyncram_b4q1:auto_generated " "Elaborating entity \"altsyncram_b4q1\" for hierarchy \"cache_multi:cache\|ram_2port:cache_ram_inst\|altsyncram:altsyncram_component\|altsyncram_b4q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory program_memory:prog_mem " "Elaborating entity \"program_memory\" for hierarchy \"program_memory:prog_mem\"" {  } { { "microprocessor.sv" "prog_mem" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/microprocessor.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram program_memory:prog_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"program_memory:prog_mem\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "altsyncram_component" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/program_memory.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_memory:prog_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"program_memory:prog_mem\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/program_memory.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_memory:prog_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"program_memory:prog_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file computational_test_for_cache_Lab5.hex " "Parameter \"init_file\" = \"computational_test_for_cache_Lab5.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902874 ""}  } { { "program_memory.v" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/program_memory.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702022902874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_plc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_plc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_plc1 " "Found entity 1: altsyncram_plc1" {  } { { "db/altsyncram_plc1.tdf" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/db/altsyncram_plc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702022902914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022902914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_plc1 program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_plc1:auto_generated " "Elaborating entity \"altsyncram_plc1\" for hierarchy \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_plc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:instr_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:instr_decoder\"" {  } { { "microprocessor.sv" "instr_decoder" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/microprocessor.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computational_unit computational_unit:comp_unit " "Elaborating entity \"computational_unit\" for hierarchy \"computational_unit:comp_unit\"" {  } { { "microprocessor.sv" "comp_unit" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/microprocessor.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "microprocessor.sv" "data_mem" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/microprocessor.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component " "Elaborating entity \"lpm_ram_dq\" for hierarchy \"data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "data_memory.v" "lpm_ram_dq_component" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/data_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component " "Elaborated megafunction instantiation \"data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "data_memory.v" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/data_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component " "Instantiated megafunction \"data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_DQ " "Parameter \"lpm_type\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 4 " "Parameter \"lpm_widthad\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022902957 ""}  } { { "data_memory.v" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/data_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702022902957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "/opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 76 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902975 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component " "Elaborated megafunction instantiation \"data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "/opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 76 6 0 } } { "data_memory.v" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/data_memory.v" 69 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_mux:mux " "Elaborating entity \"lpm_mux\" for hierarchy \"data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_mux:mux\"" {  } { { "altram.tdf" "mux" { Text "/opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altram.tdf" 193 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_mux:mux data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component " "Elaborated megafunction instantiation \"data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_mux:mux\", which is child of megafunction instantiation \"data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "altram.tdf" "" { Text "/opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altram.tdf" 193 4 0 } } { "data_memory.v" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/data_memory.v" 69 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022902998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2tc " "Found entity 1: mux_2tc" {  } { { "db/mux_2tc.tdf" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/db/mux_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702022903037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022903037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2tc data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_mux:mux\|mux_2tc:auto_generated " "Elaborating entity \"mux_2tc\" for hierarchy \"data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_mux:mux\|mux_2tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022903038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_decode:decode " "Elaborating entity \"lpm_decode\" for hierarchy \"data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_decode:decode\"" {  } { { "altram.tdf" "decode" { Text "/opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altram.tdf" 196 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022903064 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_decode:decode data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component " "Elaborated megafunction instantiation \"data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_decode:decode\", which is child of megafunction instantiation \"data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "altram.tdf" "" { Text "/opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altram.tdf" 196 4 0 } } { "data_memory.v" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/data_memory.v" 69 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022903066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_51g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_51g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_51g " "Found entity 1: decode_51g" {  } { { "db/decode_51g.tdf" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/db/decode_51g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702022903104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022903104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_51g data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_decode:decode\|decode_51g:auto_generated " "Elaborating entity \"decode_51g\" for hierarchy \"data_memory:data_mem\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|lpm_decode:decode\|decode_51g:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022903105 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "computational_unit:comp_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"computational_unit:comp_unit\|Mult0\"" {  } { { "computational_unit.sv" "Mult0" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/computational_unit.sv" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702022903603 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702022903603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "computational_unit:comp_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"computational_unit:comp_unit\|lpm_mult:Mult0\"" {  } { { "computational_unit.sv" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/computational_unit.sv" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022903635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "computational_unit:comp_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"computational_unit:comp_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022903635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022903635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022903635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022903635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022903635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022903635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022903635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022903635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702022903635 ""}  } { { "computational_unit.sv" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/computational_unit.sv" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702022903635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/db/mult_j8t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702022903676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022903676 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "computational_unit:comp_unit\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"computational_unit:comp_unit\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "computational_unit.sv" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/computational_unit.sv" 47 -1 0 } } { "microprocessor.sv" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/microprocessor.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702022903690 "|microprocessor|computational_unit:comp_unit|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1702022903690 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1702022903690 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702022903820 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1702022903832 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1702022903832 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1702022903832 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "i\[0\] GND " "Pin \"i\[0\]\" is stuck at GND" {  } { { "microprocessor.sv" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/microprocessor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702022903995 "|microprocessor|i[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i\[1\] GND " "Pin \"i\[1\]\" is stuck at GND" {  } { { "microprocessor.sv" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/microprocessor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702022903995 "|microprocessor|i[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i\[2\] GND " "Pin \"i\[2\]\" is stuck at GND" {  } { { "microprocessor.sv" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/microprocessor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702022903995 "|microprocessor|i[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i\[3\] GND " "Pin \"i\[3\]\" is stuck at GND" {  } { { "microprocessor.sv" "" { Text "/home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/microprocessor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702022903995 "|microprocessor|i[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702022903995 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702022904034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702022905059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702022905059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "667 " "Implemented 667 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702022905342 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702022905342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "461 " "Implemented 461 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702022905342 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702022905342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702022905342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "764 " "Peak virtual memory: 764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702022905405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 02:08:25 2023 " "Processing ended: Fri Dec  8 02:08:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702022905405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702022905405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702022905405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702022905405 ""}
