// Seed: 3836927294
module module_0 (
    input  wor   id_0,
    output wor   id_1,
    input  uwire id_2
);
  assign id_1 = id_0;
  wire id_4;
  wire id_5;
  integer id_6 = id_2;
  assign id_1 = -1 ? 1 : -1;
  assign module_1.id_11 = 0;
  assign id_1 = -1'b0;
  parameter id_7 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd53,
    parameter id_8 = 32'd8
) (
    output logic id_0,
    input uwire id_1,
    output wand id_2,
    input wire id_3,
    input wire _id_4,
    input wire id_5,
    input tri1 id_6,
    input wor id_7,
    input wor _id_8,
    output wand id_9,
    output wire id_10,
    input supply1 id_11
);
  logic [id_8 : -1  -  id_4] id_13;
  logic id_14 = id_5;
  wire id_15;
  always @(posedge id_7) begin : LABEL_0
    id_0 <= id_8;
  end
  module_0 modCall_1 (
      id_11,
      id_10,
      id_7
  );
endmodule
