// Seed: 3397346683
module module_0 (
    input  tri1  id_0,
    input  tri   id_1,
    output uwire id_2,
    input  wire  id_3,
    output wand  id_4
);
  assign id_2 = 1;
  assign id_2 = 1 ? 0 : {1{id_3 - id_1}} ==? 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output wor id_3,
    output wor id_4,
    output tri1 id_5,
    output wire id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply1 id_9,
    input supply0 id_10,
    output supply1 id_11,
    output supply0 id_12
    , id_15,
    output wand id_13
);
  id_16(
      .id_0(id_4), .id_1(1 == id_1)
  );
  assign id_15 = id_10;
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_3,
      id_0,
      id_4
  );
endmodule
