0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/think/Desktop/alu4/alu4.sim/sim_1/synth/func/xsim/sim_func_synth.v,1529147429,verilog,,C:/Users/think/Desktop/alu4/alu4.srcs/sim_1/new/sim.v,,glbl;whole;whole_alu4_wrapper_0_0;whole_alu4_wrapper_0_0_alu4;whole_alu4_wrapper_0_0_alu4_util_vector_logic_0_0;whole_alu4_wrapper_0_0_alu4_util_vector_logic_0_1;whole_alu4_wrapper_0_0_alu4_util_vector_logic_0_2;whole_alu4_wrapper_0_0_alu4_util_vector_logic_0_3;whole_alu4_wrapper_0_0_alu4_util_vector_logic_0_4;whole_alu4_wrapper_0_0_alu4_util_vector_logic_11_0;whole_alu4_wrapper_0_0_alu4_util_vector_logic_1_0;whole_alu4_wrapper_0_0_alu4_util_vector_logic_1_1;whole_alu4_wrapper_0_0_alu4_util_vector_logic_1_2;whole_alu4_wrapper_0_0_alu4_util_vector_logic_3_0;whole_alu4_wrapper_0_0_alu4_util_vector_logic_6_0;whole_alu4_wrapper_0_0_alu4_util_vector_logic_8_0;whole_alu4_wrapper_0_0_alu4_util_vector_logic_9_0;whole_alu4_wrapper_0_0_alu4_util_vector_logic_9_1;whole_alu4_wrapper_0_0_alu4_util_vector_logic_9_2;whole_alu4_wrapper_0_0_alu4_wrapper;whole_alu4_wrapper_0_1;whole_alu4_wrapper_0_1__alu4;whole_alu4_wrapper_0_1__alu4_util_vector_logic_0_0;whole_alu4_wrapper_0_1__alu4_util_vector_logic_0_1;whole_alu4_wrapper_0_1__alu4_util_vector_logic_0_2;whole_alu4_wrapper_0_1__alu4_util_vector_logic_0_3;whole_alu4_wrapper_0_1__alu4_util_vector_logic_0_4;whole_alu4_wrapper_0_1__alu4_util_vector_logic_11_0;whole_alu4_wrapper_0_1__alu4_util_vector_logic_1_0;whole_alu4_wrapper_0_1__alu4_util_vector_logic_1_1;whole_alu4_wrapper_0_1__alu4_util_vector_logic_1_2;whole_alu4_wrapper_0_1__alu4_util_vector_logic_3_0;whole_alu4_wrapper_0_1__alu4_util_vector_logic_6_0;whole_alu4_wrapper_0_1__alu4_util_vector_logic_8_0;whole_alu4_wrapper_0_1__alu4_util_vector_logic_9_0;whole_alu4_wrapper_0_1__alu4_util_vector_logic_9_1;whole_alu4_wrapper_0_1__alu4_util_vector_logic_9_2;whole_alu4_wrapper_0_1__alu4_wrapper;whole_alu4_wrapper_1_0;whole_alu4_wrapper_1_0__alu4;whole_alu4_wrapper_1_0__alu4_util_vector_logic_0_0;whole_alu4_wrapper_1_0__alu4_util_vector_logic_0_1;whole_alu4_wrapper_1_0__alu4_util_vector_logic_0_2;whole_alu4_wrapper_1_0__alu4_util_vector_logic_0_3;whole_alu4_wrapper_1_0__alu4_util_vector_logic_0_4;whole_alu4_wrapper_1_0__alu4_util_vector_logic_11_0;whole_alu4_wrapper_1_0__alu4_util_vector_logic_1_0;whole_alu4_wrapper_1_0__alu4_util_vector_logic_1_1;whole_alu4_wrapper_1_0__alu4_util_vector_logic_1_2;whole_alu4_wrapper_1_0__alu4_util_vector_logic_3_0;whole_alu4_wrapper_1_0__alu4_util_vector_logic_6_0;whole_alu4_wrapper_1_0__alu4_util_vector_logic_8_0;whole_alu4_wrapper_1_0__alu4_util_vector_logic_9_0;whole_alu4_wrapper_1_0__alu4_util_vector_logic_9_1;whole_alu4_wrapper_1_0__alu4_util_vector_logic_9_2;whole_alu4_wrapper_1_0__alu4_wrapper;whole_design_1_wrapper_0_0;whole_design_1_wrapper_0_0_design_1;whole_design_1_wrapper_0_0_design_1_util_vector_logic_0_0;whole_design_1_wrapper_0_0_design_1_util_vector_logic_0_1;whole_design_1_wrapper_0_0_design_1_util_vector_logic_0_2;whole_design_1_wrapper_0_0_design_1_util_vector_logic_0_4;whole_design_1_wrapper_0_0_design_1_util_vector_logic_0_6;whole_design_1_wrapper_0_0_design_1_util_vector_logic_1_0;whole_design_1_wrapper_0_0_design_1_util_vector_logic_1_1;whole_design_1_wrapper_0_0_design_1_util_vector_logic_7_0;whole_design_1_wrapper_0_0_design_1_util_vector_logic_7_1;whole_design_1_wrapper_0_0_design_1_util_vector_logic_8_0;whole_design_1_wrapper_0_0_design_1_wrapper;whole_design_1_wrapper_0_1;whole_design_1_wrapper_0_1__design_1;whole_design_1_wrapper_0_1__design_1_util_vector_logic_0_0;whole_design_1_wrapper_0_1__design_1_util_vector_logic_0_1;whole_design_1_wrapper_0_1__design_1_util_vector_logic_0_2;whole_design_1_wrapper_0_1__design_1_util_vector_logic_0_4;whole_design_1_wrapper_0_1__design_1_util_vector_logic_0_6;whole_design_1_wrapper_0_1__design_1_util_vector_logic_1_0;whole_design_1_wrapper_0_1__design_1_util_vector_logic_1_1;whole_design_1_wrapper_0_1__design_1_util_vector_logic_7_0;whole_design_1_wrapper_0_1__design_1_util_vector_logic_7_1;whole_design_1_wrapper_0_1__design_1_util_vector_logic_8_0;whole_design_1_wrapper_0_1__design_1_wrapper;whole_util_vector_logic_0_0;whole_util_vector_logic_0_1;whole_util_vector_logic_0_2;whole_util_vector_logic_0_3;whole_util_vector_logic_11_0;whole_util_vector_logic_13_0;whole_util_vector_logic_13_1;whole_util_vector_logic_13_2;whole_util_vector_logic_13_3;whole_util_vector_logic_13_4;whole_util_vector_logic_2_0;whole_util_vector_logic_3_0;whole_util_vector_logic_3_1;whole_util_vector_logic_5_0;whole_util_vector_logic_5_1;whole_util_vector_logic_5_2;whole_util_vector_logic_6_0;whole_util_vector_logic_6_1;whole_util_vector_logic_8_0;whole_wrapper,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.srcs/sim_1/new/sim.v,1529146620,verilog,,,,sim,,,,,,,,
