<stg><name>EphemeralKeyGeneration_A.1_Pipeline_VITIS_LOOP_40_1</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_71, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %PublicKeyA_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %PublicKeyA

]]></Node>
<StgValue><ssdm name="PublicKeyA_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln36 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc.i397

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.i397:0 %i_294 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_294"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i397:1 %icmp_ln40 = icmp_eq  i6 %i_294, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i397:3 %br_ln40 = br i1 %icmp_ln40, void %for.inc.i397.split, void %fp2_encode.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i397.split:5 %lshr_ln42 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %i_294, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln42"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i397.split:6 %zext_ln42 = zext i3 %lshr_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i397.split:7 %t_i_addr = getelementptr i64 %t_i, i32 0, i32 %zext_ln42

]]></Node>
<StgValue><ssdm name="t_i_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i397.split:8 %t_i_load = load i4 %t_i_addr

]]></Node>
<StgValue><ssdm name="t_i_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.i397.split:18 %zext_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %lshr_ln42

]]></Node>
<StgValue><ssdm name="zext_ln"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
for.inc.i397.split:19 %zext_ln43 = zext i4 %zext_ln

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i397.split:20 %t_i_addr_2 = getelementptr i64 %t_i, i32 0, i32 %zext_ln43

]]></Node>
<StgValue><ssdm name="t_i_addr_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i397.split:21 %t_i_load_2 = load i4 %t_i_addr_2

]]></Node>
<StgValue><ssdm name="t_i_load_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i397:2 %add_ln40 = add i6 %i_294, i6 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i397.split:4 %zext_ln36 = zext i6 %i_294

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i397.split:8 %t_i_load = load i4 %t_i_addr

]]></Node>
<StgValue><ssdm name="t_i_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i397.split:13 %add_ln42 = add i32 %zext_ln36, i32 %PublicKeyA_read

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
for.inc.i397.split:14 %gmem0_addr_2 = getelementptr i8 %gmem0, i32 %add_ln42

]]></Node>
<StgValue><ssdm name="gmem0_addr_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i397.split:21 %t_i_load_2 = load i4 %t_i_addr_2

]]></Node>
<StgValue><ssdm name="t_i_load_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i397.split:31 %store_ln36 = store i6 %add_ln40, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="6">
<![CDATA[
for.inc.i397.split:0 %zext_ln40 = zext i6 %i_294

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i397.split:9 %shl_ln42 = shl i6 %i_294, i6 3

]]></Node>
<StgValue><ssdm name="shl_ln42"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i397.split:10 %zext_ln42_3 = zext i6 %shl_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i397.split:11 %lshr_ln42_2 = lshr i64 %t_i_load, i64 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="lshr_ln42_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
for.inc.i397.split:12 %trunc_ln42 = trunc i64 %lshr_ln42_2

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.i397.split:15 %gmem0_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_req"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i397.split:24 %add_ln43 = add i7 %zext_ln40, i7 63

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i397.split:25 %zext_ln43_2 = zext i7 %add_ln43

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i397.split:26 %add_ln43_1 = add i32 %zext_ln43_2, i32 %PublicKeyA_read

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
for.inc.i397.split:27 %gmem0_addr_3 = getelementptr i8 %gmem0, i32 %add_ln43_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="46" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc.i397.split:16 %write_ln42 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem0_addr_2, i8 %trunc_ln42, i1 1

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i397.split:22 %lshr_ln43 = lshr i64 %t_i_load_2, i64 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="lshr_ln43"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="64">
<![CDATA[
for.inc.i397.split:23 %trunc_ln43 = trunc i64 %lshr_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i397.split:28 %gmem0_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_addr_3_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="50" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i397.split:17 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i397.split:29 %write_ln43 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem0_addr_3, i8 %trunc_ln43, i1 1

]]></Node>
<StgValue><ssdm name="write_ln43"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="52" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i397.split:17 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i397.split:30 %gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="54" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i397.split:17 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i397.split:30 %gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="56" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i397.split:17 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i397.split:30 %gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_3_resp"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
fp2_encode.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="58" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i397.split:17 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i397.split:30 %gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i397.split:1 %specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln36"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i397.split:2 %speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln36"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i397.split:3 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i397.split:30 %gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_3_resp"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i397.split:32 %br_ln40 = br void %for.inc.i397

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
