Resource Usage Summary report for lte_fft
Mon Jun 06 11:32:38 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                            ;
+-------------------------------------------------------------+--------------------+-------+
; Resource                                                    ; Usage              ; %     ;
+-------------------------------------------------------------+--------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 848 / 9,430        ; 9 %   ;
; ALMs needed [=A-B+C]                                        ; 848                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,099 / 9,430      ; 12 %  ;
;         [a] ALMs used for LUT logic and registers           ; 333                ;       ;
;         [b] ALMs used for LUT logic                         ; 227                ;       ;
;         [c] ALMs used for registers                         ; 539                ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                  ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 255 / 9,430        ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 4 / 9,430          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                  ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 4                  ;       ;
;         [c] Due to LAB input limits                         ; 0                  ;       ;
;         [d] Due to virtual I/Os                             ; 0                  ;       ;
;                                                             ;                    ;       ;
; Difficulty packing design                                   ; Low                ;       ;
;                                                             ;                    ;       ;
; Total LABs:  partially or completely used                   ; 143 / 943          ; 15 %  ;
;     -- Logic LABs                                           ; 143                ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                  ;       ;
;                                                             ;                    ;       ;
; Combinational ALUT usage for logic                          ; 1,029              ;       ;
;     -- 7 input functions                                    ; 24                 ;       ;
;     -- 6 input functions                                    ; 141                ;       ;
;     -- 5 input functions                                    ; 121                ;       ;
;     -- 4 input functions                                    ; 102                ;       ;
;     -- <=3 input functions                                  ; 641                ;       ;
; Combinational ALUT usage for route-throughs                 ; 731                ;       ;
; Dedicated logic registers                                   ; 1,852              ;       ;
;     -- By type:                                             ;                    ;       ;
;         -- Primary logic registers                          ; 1,743 / 18,860     ; 9 %   ;
;         -- Secondary logic registers                        ; 109 / 18,860       ; < 1 % ;
;     -- By function:                                         ;                    ;       ;
;         -- Design implementation registers                  ; 1,817              ;       ;
;         -- Routing optimization registers                   ; 35                 ;       ;
;                                                             ;                    ;       ;
; Virtual pins                                                ; 0                  ;       ;
; I/O pins                                                    ; 85 / 128           ; 66 %  ;
;     -- Clock pins                                           ; 4 / 5              ; 80 %  ;
;     -- Dedicated input pins                                 ; 3 / 11             ; 27 %  ;
;                                                             ;                    ;       ;
; Global signals                                              ; 2                  ;       ;
; M10K blocks                                                 ; 9 / 176            ; 5 %   ;
; Total MLAB memory bits                                      ; 0                  ;       ;
; Total block memory bits                                     ; 75,008 / 1,802,240 ; 4 %   ;
; Total block memory implementation bits                      ; 92,160 / 1,802,240 ; 5 %   ;
;                                                             ;                    ;       ;
; Total DSP Blocks                                            ; 2 / 25             ; 8 %   ;
;                                                             ;                    ;       ;
; Fractional PLLs                                             ; 0 / 4              ; 0 %   ;
; Global clocks                                               ; 2 / 16             ; 13 %  ;
; Quadrant clocks                                             ; 0 / 88             ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68             ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68             ; 0 %   ;
; JTAGs                                                       ; 1 / 1              ; 100 % ;
; ASMI blocks                                                 ; 0 / 1              ; 0 %   ;
; CRC blocks                                                  ; 0 / 1              ; 0 %   ;
; Remote update blocks                                        ; 0 / 1              ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1              ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3              ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.4% / 1.4% / 1.4% ;       ;
; Peak interconnect usage (total/H/V)                         ; 9.3% / 9.6% / 8.5% ;       ;
; Maximum fan-out                                             ; 1703               ;       ;
; Highest non-global fan-out                                  ; 1221               ;       ;
; Total fan-out                                               ; 12047              ;       ;
; Average fan-out                                             ; 3.18               ;       ;
+-------------------------------------------------------------+--------------------+-------+


