Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 18 00:07:25 2024
| Host         : LAPTOP-VCKIONAK running 64-bit major release  (build 9200)
| Command      : report_methodology -file sistema_wrapper_methodology_drc_routed.rpt -pb sistema_wrapper_methodology_drc_routed.pb -rpx sistema_wrapper_methodology_drc_routed.rpx
| Design       : sistema_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_sistema_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 89
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 4          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 16         |
| TIMING-6  | Warning  | No common primary clock between related clocks  | 1          |
| TIMING-7  | Warning  | No common node between related clocks           | 1          |
| TIMING-16 | Warning  | Large setup violation                           | 67         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X21Y61 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X21Y63 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X23Y63 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X22Y63 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X22Y61 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X24Y59 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X22Y59 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X27Y63 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X27Y62 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X27Y64 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X18Y66 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X18Y67 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X20Y58 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X20Y59 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X25Y60 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X23Y60 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out1_sistema_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_sistema_clk_wiz_0_0]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out1_sistema_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_sistema_clk_wiz_0_0]
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.928 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2/A[8] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -10.048 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2/A[5] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -11.037 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -12.413 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2/A[4] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -13.610 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -15.166 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2/A[3] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -16.406 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -17.827 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2/A[2] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -19.244 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.949 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -20.744 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2/A[1] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -21.951 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -23.458 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2/A[0] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -24.699 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -26.319 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[16] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -27.322 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -28.731 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[15] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -29.447 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o_reg/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -30.159 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -31.516 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[14] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -31.707 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[14] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -32.894 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -34.429 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[13] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -34.574 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[13] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -35.941 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -37.102 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[12] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -37.104 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[12] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -39.006 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -4.718 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2/A[7] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -40.279 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[11] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -40.281 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[11] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -41.972 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -43.708 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[10] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -43.710 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[10] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -44.687 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -46.274 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[9] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -46.276 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[9] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -47.508 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -48.826 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[8] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -48.828 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[8] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -5.751 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -50.569 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -51.656 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[7] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -51.658 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[7] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -53.484 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -54.798 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[6] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -54.800 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[6] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -56.369 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -57.618 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[5] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -57.620 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[5] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -59.280 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -60.507 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[4] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -60.509 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[4] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -62.024 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -63.328 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[3] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -63.330 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[3] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -64.992 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -66.236 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[2] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -66.238 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[2] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -67.914 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -69.250 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[1] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -69.252 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[1] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -7.531 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2/A[6] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -70.948 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -72.241 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[0] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -72.243 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[0] (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -8.370 ns between sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]/D (clocked by clk_out1_sistema_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


