// Seed: 3688770488
module module_0 (
    output uwire id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4
);
  assign id_0[1'b0] = 1;
  logic id_5;
endmodule
