#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("conv_input_0_address0", 5, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_0_q0", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_1_address0", 5, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_1_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_2_address0", 5, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_2_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_2_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_3_address0", 5, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_3_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_3_q0", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_4_address0", 5, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_4_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_4_q0", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_5_address0", 5, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_5_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_5_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_6_address0", 5, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_6_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_6_q0", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_7_address0", 5, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_7_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_7_q0", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_8_address0", 5, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_8_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_8_q0", 32, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_9_address0", 5, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_9_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_9_q0", 32, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_10_address0", 5, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_10_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_10_q0", 32, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_11_address0", 5, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_11_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_11_q0", 32, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_12_address0", 5, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_12_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_12_q0", 32, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_13_address0", 5, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_13_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_13_q0", 32, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_14_address0", 5, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_14_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_14_q0", 32, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_15_address0", 5, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_15_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_15_q0", 32, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_16_address0", 5, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_16_ce0", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_16_q0", 32, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_17_address0", 5, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_17_ce0", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_17_q0", 32, hls_in, 17, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_18_address0", 5, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_18_ce0", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_18_q0", 32, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_19_address0", 5, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_19_ce0", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_19_q0", 32, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_20_address0", 5, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_20_ce0", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_20_q0", 32, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_21_address0", 5, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_21_ce0", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_21_q0", 32, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_22_address0", 5, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_22_ce0", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_22_q0", 32, hls_in, 22, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_23_address0", 5, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_23_ce0", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_23_q0", 32, hls_in, 23, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_24_address0", 5, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_24_ce0", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_24_q0", 32, hls_in, 24, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_25_address0", 5, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_25_ce0", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_25_q0", 32, hls_in, 25, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_26_address0", 5, hls_out, 26, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_26_ce0", 1, hls_out, 26, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_26_q0", 32, hls_in, 26, "ap_memory", "mem_dout", 1),
	Port_Property("conv_input_27_address0", 5, hls_out, 27, "ap_memory", "mem_address", 1),
	Port_Property("conv_input_27_ce0", 1, hls_out, 27, "ap_memory", "mem_ce", 1),
	Port_Property("conv_input_27_q0", 32, hls_in, 27, "ap_memory", "mem_dout", 1),
	Port_Property("conv_out_address0", 15, hls_out, 28, "ap_memory", "mem_address", 1),
	Port_Property("conv_out_ce0", 1, hls_out, 28, "ap_memory", "mem_ce", 1),
	Port_Property("conv_out_we0", 1, hls_out, 28, "ap_memory", "mem_we", 1),
	Port_Property("conv_out_d0", 32, hls_out, 28, "ap_memory", "mem_din", 1),
};
const char* HLS_Design_Meta::dut_name = "conv_1";
