//Aaron Hong (ahong02)
//Stephen Macris (smacris)
//3/29/23
//EE469 Lab1

module alu (a, b, ALUControl, Result, ALUFlags);

	input  logic  [31:0] a, b;
	input  logic [1:0] ALUControl;
	output logic [31:0] Result;
	output logic [3:0] ALUFlags;
	logic cout, x, diff_sign;
	logic [31:0] sum, b_mod;
	
	assign x = ~ALUControl[0] & ~ALUControl[1] & (a[31] == b[31]);
	assign diff_sign = a[31] ^ sum[31];
	
	fulladder32 FA(.A(a), .B(b_mod), .cin(ALUControl[0]), .sum(sum), .cout(cout));

   always_comb begin
		case (ALUControl[0])
			1'b0: b_mod = b;
			1'b1: b_mod = ~b;
		endcase;
		
		case (ALUControl)
			2'b00: Result = sum; 
         2'b01: Result = sum; 
			2'b10: Result = a & b;
			2'b11: Result = a | b;
      endcase

      ALUFlags[3] = Result[31];
      ALUFlags[2] = (Result == 32'b0);
		ALUFlags[1] = ~ALUControl[1] & cout;
      ALUFlags[0] = x & diff_sign & ~ALUControl[1];
	end
					
endmodule

module alu_testbench();
	logic [103:0] testvectors [1000:0];
	logic [31:0] a, b, Result;
	logic [3:0] ALUFlags;
	logic [1:0] ALUControl;
	logic clk;
	
	alu dut (.a(a), .b(b), .ALUControl(ALUControl), .Result(Result), .ALUFlags(ALUFlags));

	parameter CLOCK_PERIOD = 100;
	
	//clock setup
	initial clk = 1;
	always begin
		#(CLOCK_PERIOD/2);
		clk = ~clk;
	end
	
	initial begin
		$readmemh("alu.tv", testvectors);
	
		for(int i = 0; i < 20; i = i + 1) begin
			{ALUControl, a, b, Result, ALUFlags} = testvectors[i]; @(posedge clk);
		end //end simulation							
						
	end //initial
	
endmodule	
	