#ifndef CACHE_H
#define CACHE_H
#include <vector>
#include <queue>
#include "../common.h"
#include "../sim.h"
#include "FunctionalCache.h"
#include <unordered_set>
using namespace std;

class DRAMSimInterface;
class Simulator;
class Cache;
class Core;

struct TransPointerLT {
    bool operator()(const MemTransaction* a, const MemTransaction* b) const {

      if(a->id >= 0 && b->id >= 0) { //not eviction or prefetch
        return *(a->d) < *(b->d); //compare their dynamic nodes
      }
      else {
        return a < b; //just use their pointers, so they're unique in the set
      }
    }
};

class MSHR_entry {
public:
  set<MemTransaction*, TransPointerLT> opset;
  bool hit=false;
  int non_prefetch_size=0;
  void insert(MemTransaction* t) {
    opset.insert(t);
    //inc num of real mem ops

    if(!t->isPrefetch) {
      non_prefetch_size++;
    }

  }
};

class Cache {
public:
  Simulator *sim;
  Core *core;
  DRAMSimInterface *memInterface;
  Cache* parent_cache;
  Cache* child_cache;
  bool isLLC=false;
  bool isL1=false;

  int prefetch_set_size=128;
  queue<uint64_t> prefetch_queue; //order of loads
  unordered_set<uint64_t> prefetch_set;
  int pattern_threshold=4; //how many close addresses to check to determine spatially local accesses
  int min_stride=4; //bytes of strided access

  unordered_map<uint64_t,MSHR_entry> mshr; //map of cacheline to set to mshr_entry
  int num_mshr_entries=0;
  vector<MemTransaction*> to_execute;
  vector<MemTransaction*> next_to_execute;
  //unordered_map<uint64_t,set<MemTransaction*>> memop_map; //map of cacheline to set of dynamic nodes
  vector<MemTransaction*> to_send;
  vector<tuple<uint64_t>> to_evict;
  priority_queue<TransactionOp, vector<TransactionOp>, TransactionOpCompare> pq;

  int size;
  int mshr_size;
  int latency;
  int size_of_cacheline;
  int load_ports;
  int store_ports;
  int free_load_ports;
  int free_store_ports;
  uint64_t cycles = 0;
  bool ideal;
  int prefetch_distance=0;
  int num_prefetched_lines=1;
  bool useL2;
  FunctionalCache *fc;

  Cache(Config cache_cfg):
    size(cache_cfg.cache_size), mshr_size(cache_cfg.mshr_size), latency(cache_cfg.cache_latency), size_of_cacheline(cache_cfg.cache_linesize), load_ports(cache_cfg.cache_load_ports), store_ports(cache_cfg.cache_store_ports), ideal(cache_cfg.ideal_cache), prefetch_distance(cache_cfg.prefetch_distance), num_prefetched_lines(cache_cfg.num_prefetched_lines), useL2(cache_cfg.use_l2) {
    fc = new FunctionalCache(cache_cfg.cache_size, cache_cfg.cache_assoc, cache_cfg.cache_linesize);
    free_load_ports = load_ports;
    free_store_ports = store_ports;
  }

  Cache(int size, int mshr_size, int latency, int linesize, int load_ports, int store_ports, bool ideal, int prefetch_distance, int num_prefetched_lines, int assoc, int use_l2):
    size(size), mshr_size(mshr_size), latency(latency), size_of_cacheline(linesize), load_ports(load_ports), store_ports(store_ports), ideal(ideal), prefetch_distance(prefetch_distance), num_prefetched_lines(num_prefetched_lines), useL2(use_l2) {
    fc = new FunctionalCache(size, assoc, linesize);
    free_load_ports = load_ports;
    free_store_ports = store_ports;
  }

  void evict(uint64_t addr);
  bool process();
  void execute(MemTransaction* t);
  void addTransaction(MemTransaction *t);
  void TransactionComplete(MemTransaction *t);
  bool willAcceptTransaction(MemTransaction *t);
};

#endif
