#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d2ccb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d2ce40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1d1f2d0 .functor NOT 1, L_0x1d7ded0, C4<0>, C4<0>, C4<0>;
L_0x1d7dcb0 .functor XOR 2, L_0x1d7db50, L_0x1d7dc10, C4<00>, C4<00>;
L_0x1d7ddc0 .functor XOR 2, L_0x1d7dcb0, L_0x1d7dd20, C4<00>, C4<00>;
v0x1d78c30_0 .net *"_ivl_10", 1 0, L_0x1d7dd20;  1 drivers
v0x1d78d30_0 .net *"_ivl_12", 1 0, L_0x1d7ddc0;  1 drivers
v0x1d78e10_0 .net *"_ivl_2", 1 0, L_0x1d7bff0;  1 drivers
v0x1d78ed0_0 .net *"_ivl_4", 1 0, L_0x1d7db50;  1 drivers
v0x1d78fb0_0 .net *"_ivl_6", 1 0, L_0x1d7dc10;  1 drivers
v0x1d790e0_0 .net *"_ivl_8", 1 0, L_0x1d7dcb0;  1 drivers
v0x1d791c0_0 .net "a", 0 0, v0x1d75580_0;  1 drivers
v0x1d79260_0 .net "b", 0 0, v0x1d75620_0;  1 drivers
v0x1d79300_0 .net "c", 0 0, v0x1d756c0_0;  1 drivers
v0x1d793a0_0 .var "clk", 0 0;
v0x1d79440_0 .net "d", 0 0, v0x1d75800_0;  1 drivers
v0x1d794e0_0 .net "out_pos_dut", 0 0, L_0x1d7d8a0;  1 drivers
v0x1d79580_0 .net "out_pos_ref", 0 0, L_0x1d7aab0;  1 drivers
v0x1d79620_0 .net "out_sop_dut", 0 0, L_0x1d7c330;  1 drivers
v0x1d796c0_0 .net "out_sop_ref", 0 0, L_0x1d4fd30;  1 drivers
v0x1d79760_0 .var/2u "stats1", 223 0;
v0x1d79800_0 .var/2u "strobe", 0 0;
v0x1d798a0_0 .net "tb_match", 0 0, L_0x1d7ded0;  1 drivers
v0x1d79970_0 .net "tb_mismatch", 0 0, L_0x1d1f2d0;  1 drivers
v0x1d79a10_0 .net "wavedrom_enable", 0 0, v0x1d75ad0_0;  1 drivers
v0x1d79ae0_0 .net "wavedrom_title", 511 0, v0x1d75b70_0;  1 drivers
L_0x1d7bff0 .concat [ 1 1 0 0], L_0x1d7aab0, L_0x1d4fd30;
L_0x1d7db50 .concat [ 1 1 0 0], L_0x1d7aab0, L_0x1d4fd30;
L_0x1d7dc10 .concat [ 1 1 0 0], L_0x1d7d8a0, L_0x1d7c330;
L_0x1d7dd20 .concat [ 1 1 0 0], L_0x1d7aab0, L_0x1d4fd30;
L_0x1d7ded0 .cmp/eeq 2, L_0x1d7bff0, L_0x1d7ddc0;
S_0x1d2cfd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1d2ce40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d1f6b0 .functor AND 1, v0x1d756c0_0, v0x1d75800_0, C4<1>, C4<1>;
L_0x1d1fa90 .functor NOT 1, v0x1d75580_0, C4<0>, C4<0>, C4<0>;
L_0x1d1fe70 .functor NOT 1, v0x1d75620_0, C4<0>, C4<0>, C4<0>;
L_0x1d200f0 .functor AND 1, L_0x1d1fa90, L_0x1d1fe70, C4<1>, C4<1>;
L_0x1d37840 .functor AND 1, L_0x1d200f0, v0x1d756c0_0, C4<1>, C4<1>;
L_0x1d4fd30 .functor OR 1, L_0x1d1f6b0, L_0x1d37840, C4<0>, C4<0>;
L_0x1d79f30 .functor NOT 1, v0x1d75620_0, C4<0>, C4<0>, C4<0>;
L_0x1d79fa0 .functor OR 1, L_0x1d79f30, v0x1d75800_0, C4<0>, C4<0>;
L_0x1d7a0b0 .functor AND 1, v0x1d756c0_0, L_0x1d79fa0, C4<1>, C4<1>;
L_0x1d7a170 .functor NOT 1, v0x1d75580_0, C4<0>, C4<0>, C4<0>;
L_0x1d7a240 .functor OR 1, L_0x1d7a170, v0x1d75620_0, C4<0>, C4<0>;
L_0x1d7a2b0 .functor AND 1, L_0x1d7a0b0, L_0x1d7a240, C4<1>, C4<1>;
L_0x1d7a430 .functor NOT 1, v0x1d75620_0, C4<0>, C4<0>, C4<0>;
L_0x1d7a4a0 .functor OR 1, L_0x1d7a430, v0x1d75800_0, C4<0>, C4<0>;
L_0x1d7a3c0 .functor AND 1, v0x1d756c0_0, L_0x1d7a4a0, C4<1>, C4<1>;
L_0x1d7a630 .functor NOT 1, v0x1d75580_0, C4<0>, C4<0>, C4<0>;
L_0x1d7a730 .functor OR 1, L_0x1d7a630, v0x1d75800_0, C4<0>, C4<0>;
L_0x1d7a7f0 .functor AND 1, L_0x1d7a3c0, L_0x1d7a730, C4<1>, C4<1>;
L_0x1d7a9a0 .functor XNOR 1, L_0x1d7a2b0, L_0x1d7a7f0, C4<0>, C4<0>;
v0x1d1ec00_0 .net *"_ivl_0", 0 0, L_0x1d1f6b0;  1 drivers
v0x1d1f000_0 .net *"_ivl_12", 0 0, L_0x1d79f30;  1 drivers
v0x1d1f3e0_0 .net *"_ivl_14", 0 0, L_0x1d79fa0;  1 drivers
v0x1d1f7c0_0 .net *"_ivl_16", 0 0, L_0x1d7a0b0;  1 drivers
v0x1d1fba0_0 .net *"_ivl_18", 0 0, L_0x1d7a170;  1 drivers
v0x1d1ff80_0 .net *"_ivl_2", 0 0, L_0x1d1fa90;  1 drivers
v0x1d20200_0 .net *"_ivl_20", 0 0, L_0x1d7a240;  1 drivers
v0x1d73af0_0 .net *"_ivl_24", 0 0, L_0x1d7a430;  1 drivers
v0x1d73bd0_0 .net *"_ivl_26", 0 0, L_0x1d7a4a0;  1 drivers
v0x1d73cb0_0 .net *"_ivl_28", 0 0, L_0x1d7a3c0;  1 drivers
v0x1d73d90_0 .net *"_ivl_30", 0 0, L_0x1d7a630;  1 drivers
v0x1d73e70_0 .net *"_ivl_32", 0 0, L_0x1d7a730;  1 drivers
v0x1d73f50_0 .net *"_ivl_36", 0 0, L_0x1d7a9a0;  1 drivers
L_0x7f473c73c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d74010_0 .net *"_ivl_38", 0 0, L_0x7f473c73c018;  1 drivers
v0x1d740f0_0 .net *"_ivl_4", 0 0, L_0x1d1fe70;  1 drivers
v0x1d741d0_0 .net *"_ivl_6", 0 0, L_0x1d200f0;  1 drivers
v0x1d742b0_0 .net *"_ivl_8", 0 0, L_0x1d37840;  1 drivers
v0x1d74390_0 .net "a", 0 0, v0x1d75580_0;  alias, 1 drivers
v0x1d74450_0 .net "b", 0 0, v0x1d75620_0;  alias, 1 drivers
v0x1d74510_0 .net "c", 0 0, v0x1d756c0_0;  alias, 1 drivers
v0x1d745d0_0 .net "d", 0 0, v0x1d75800_0;  alias, 1 drivers
v0x1d74690_0 .net "out_pos", 0 0, L_0x1d7aab0;  alias, 1 drivers
v0x1d74750_0 .net "out_sop", 0 0, L_0x1d4fd30;  alias, 1 drivers
v0x1d74810_0 .net "pos0", 0 0, L_0x1d7a2b0;  1 drivers
v0x1d748d0_0 .net "pos1", 0 0, L_0x1d7a7f0;  1 drivers
L_0x1d7aab0 .functor MUXZ 1, L_0x7f473c73c018, L_0x1d7a2b0, L_0x1d7a9a0, C4<>;
S_0x1d74a50 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1d2ce40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d75580_0 .var "a", 0 0;
v0x1d75620_0 .var "b", 0 0;
v0x1d756c0_0 .var "c", 0 0;
v0x1d75760_0 .net "clk", 0 0, v0x1d793a0_0;  1 drivers
v0x1d75800_0 .var "d", 0 0;
v0x1d758f0_0 .var/2u "fail", 0 0;
v0x1d75990_0 .var/2u "fail1", 0 0;
v0x1d75a30_0 .net "tb_match", 0 0, L_0x1d7ded0;  alias, 1 drivers
v0x1d75ad0_0 .var "wavedrom_enable", 0 0;
v0x1d75b70_0 .var "wavedrom_title", 511 0;
E_0x1d2b620/0 .event negedge, v0x1d75760_0;
E_0x1d2b620/1 .event posedge, v0x1d75760_0;
E_0x1d2b620 .event/or E_0x1d2b620/0, E_0x1d2b620/1;
S_0x1d74d80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d74a50;
 .timescale -12 -12;
v0x1d74fc0_0 .var/2s "i", 31 0;
E_0x1d2b4c0 .event posedge, v0x1d75760_0;
S_0x1d750c0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d74a50;
 .timescale -12 -12;
v0x1d752c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d753a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d74a50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d75d50 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1d2ce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d7ac60 .functor NOT 1, v0x1d75620_0, C4<0>, C4<0>, C4<0>;
L_0x1d7ae00 .functor AND 1, v0x1d75580_0, L_0x1d7ac60, C4<1>, C4<1>;
L_0x1d7aee0 .functor NOT 1, v0x1d756c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d7b060 .functor AND 1, L_0x1d7ae00, L_0x1d7aee0, C4<1>, C4<1>;
L_0x1d7b1a0 .functor NOT 1, v0x1d75800_0, C4<0>, C4<0>, C4<0>;
L_0x1d7b320 .functor AND 1, L_0x1d7b060, L_0x1d7b1a0, C4<1>, C4<1>;
L_0x1d7b470 .functor NOT 1, v0x1d75580_0, C4<0>, C4<0>, C4<0>;
L_0x1d7b5f0 .functor AND 1, L_0x1d7b470, v0x1d75620_0, C4<1>, C4<1>;
L_0x1d7b700 .functor NOT 1, v0x1d756c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d7b770 .functor AND 1, L_0x1d7b5f0, L_0x1d7b700, C4<1>, C4<1>;
L_0x1d7b8e0 .functor NOT 1, v0x1d75800_0, C4<0>, C4<0>, C4<0>;
L_0x1d7b950 .functor AND 1, L_0x1d7b770, L_0x1d7b8e0, C4<1>, C4<1>;
L_0x1d7ba80 .functor OR 1, L_0x1d7b320, L_0x1d7b950, C4<0>, C4<0>;
L_0x1d7bb90 .functor AND 1, v0x1d75580_0, v0x1d75620_0, C4<1>, C4<1>;
L_0x1d7ba10 .functor AND 1, L_0x1d7bb90, v0x1d756c0_0, C4<1>, C4<1>;
L_0x1d7bcd0 .functor NOT 1, v0x1d75800_0, C4<0>, C4<0>, C4<0>;
L_0x1d7bdd0 .functor AND 1, L_0x1d7ba10, L_0x1d7bcd0, C4<1>, C4<1>;
L_0x1d7bee0 .functor OR 1, L_0x1d7ba80, L_0x1d7bdd0, C4<0>, C4<0>;
L_0x1d7c090 .functor AND 1, v0x1d75580_0, v0x1d75620_0, C4<1>, C4<1>;
L_0x1d7c100 .functor AND 1, L_0x1d7c090, v0x1d756c0_0, C4<1>, C4<1>;
L_0x1d7c270 .functor AND 1, L_0x1d7c100, v0x1d75800_0, C4<1>, C4<1>;
L_0x1d7c330 .functor OR 1, L_0x1d7bee0, L_0x1d7c270, C4<0>, C4<0>;
L_0x1d7c550 .functor NOT 1, v0x1d75580_0, C4<0>, C4<0>, C4<0>;
L_0x1d7c5c0 .functor NOT 1, v0x1d75620_0, C4<0>, C4<0>, C4<0>;
L_0x1d7c700 .functor OR 1, L_0x1d7c550, L_0x1d7c5c0, C4<0>, C4<0>;
L_0x1d7c810 .functor OR 1, L_0x1d7c700, v0x1d756c0_0, C4<0>, C4<0>;
L_0x1d7c9b0 .functor OR 1, L_0x1d7c810, v0x1d75800_0, C4<0>, C4<0>;
L_0x1d7ca70 .functor NOT 1, v0x1d75620_0, C4<0>, C4<0>, C4<0>;
L_0x1d7cbd0 .functor OR 1, v0x1d75580_0, L_0x1d7ca70, C4<0>, C4<0>;
L_0x1d7cc90 .functor NOT 1, v0x1d756c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d7ce00 .functor OR 1, L_0x1d7cbd0, L_0x1d7cc90, C4<0>, C4<0>;
L_0x1d7cf10 .functor NOT 1, v0x1d75800_0, C4<0>, C4<0>, C4<0>;
L_0x1d7d090 .functor OR 1, L_0x1d7ce00, L_0x1d7cf10, C4<0>, C4<0>;
L_0x1d7d1a0 .functor AND 1, L_0x1d7c9b0, L_0x1d7d090, C4<1>, C4<1>;
L_0x1d7d3d0 .functor OR 1, v0x1d75580_0, v0x1d75620_0, C4<0>, C4<0>;
L_0x1d7d440 .functor NOT 1, v0x1d756c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d7d5e0 .functor OR 1, L_0x1d7d3d0, L_0x1d7d440, C4<0>, C4<0>;
L_0x1d7d6f0 .functor NOT 1, v0x1d75800_0, C4<0>, C4<0>, C4<0>;
L_0x1d7d4b0 .functor OR 1, L_0x1d7d5e0, L_0x1d7d6f0, C4<0>, C4<0>;
L_0x1d7d8a0 .functor AND 1, L_0x1d7d1a0, L_0x1d7d4b0, C4<1>, C4<1>;
v0x1d75f10_0 .net *"_ivl_0", 0 0, L_0x1d7ac60;  1 drivers
v0x1d75ff0_0 .net *"_ivl_10", 0 0, L_0x1d7b320;  1 drivers
v0x1d760d0_0 .net *"_ivl_12", 0 0, L_0x1d7b470;  1 drivers
v0x1d761c0_0 .net *"_ivl_14", 0 0, L_0x1d7b5f0;  1 drivers
v0x1d762a0_0 .net *"_ivl_16", 0 0, L_0x1d7b700;  1 drivers
v0x1d763d0_0 .net *"_ivl_18", 0 0, L_0x1d7b770;  1 drivers
v0x1d764b0_0 .net *"_ivl_2", 0 0, L_0x1d7ae00;  1 drivers
v0x1d76590_0 .net *"_ivl_20", 0 0, L_0x1d7b8e0;  1 drivers
v0x1d76670_0 .net *"_ivl_22", 0 0, L_0x1d7b950;  1 drivers
v0x1d767e0_0 .net *"_ivl_24", 0 0, L_0x1d7ba80;  1 drivers
v0x1d768c0_0 .net *"_ivl_26", 0 0, L_0x1d7bb90;  1 drivers
v0x1d769a0_0 .net *"_ivl_28", 0 0, L_0x1d7ba10;  1 drivers
v0x1d76a80_0 .net *"_ivl_30", 0 0, L_0x1d7bcd0;  1 drivers
v0x1d76b60_0 .net *"_ivl_32", 0 0, L_0x1d7bdd0;  1 drivers
v0x1d76c40_0 .net *"_ivl_34", 0 0, L_0x1d7bee0;  1 drivers
v0x1d76d20_0 .net *"_ivl_36", 0 0, L_0x1d7c090;  1 drivers
v0x1d76e00_0 .net *"_ivl_38", 0 0, L_0x1d7c100;  1 drivers
v0x1d76ff0_0 .net *"_ivl_4", 0 0, L_0x1d7aee0;  1 drivers
v0x1d770d0_0 .net *"_ivl_40", 0 0, L_0x1d7c270;  1 drivers
v0x1d771b0_0 .net *"_ivl_44", 0 0, L_0x1d7c550;  1 drivers
v0x1d77290_0 .net *"_ivl_46", 0 0, L_0x1d7c5c0;  1 drivers
v0x1d77370_0 .net *"_ivl_48", 0 0, L_0x1d7c700;  1 drivers
v0x1d77450_0 .net *"_ivl_50", 0 0, L_0x1d7c810;  1 drivers
v0x1d77530_0 .net *"_ivl_52", 0 0, L_0x1d7c9b0;  1 drivers
v0x1d77610_0 .net *"_ivl_54", 0 0, L_0x1d7ca70;  1 drivers
v0x1d776f0_0 .net *"_ivl_56", 0 0, L_0x1d7cbd0;  1 drivers
v0x1d777d0_0 .net *"_ivl_58", 0 0, L_0x1d7cc90;  1 drivers
v0x1d778b0_0 .net *"_ivl_6", 0 0, L_0x1d7b060;  1 drivers
v0x1d77990_0 .net *"_ivl_60", 0 0, L_0x1d7ce00;  1 drivers
v0x1d77a70_0 .net *"_ivl_62", 0 0, L_0x1d7cf10;  1 drivers
v0x1d77b50_0 .net *"_ivl_64", 0 0, L_0x1d7d090;  1 drivers
v0x1d77c30_0 .net *"_ivl_66", 0 0, L_0x1d7d1a0;  1 drivers
v0x1d77d10_0 .net *"_ivl_68", 0 0, L_0x1d7d3d0;  1 drivers
v0x1d78000_0 .net *"_ivl_70", 0 0, L_0x1d7d440;  1 drivers
v0x1d780e0_0 .net *"_ivl_72", 0 0, L_0x1d7d5e0;  1 drivers
v0x1d781c0_0 .net *"_ivl_74", 0 0, L_0x1d7d6f0;  1 drivers
v0x1d782a0_0 .net *"_ivl_76", 0 0, L_0x1d7d4b0;  1 drivers
v0x1d78380_0 .net *"_ivl_8", 0 0, L_0x1d7b1a0;  1 drivers
v0x1d78460_0 .net "a", 0 0, v0x1d75580_0;  alias, 1 drivers
v0x1d78500_0 .net "b", 0 0, v0x1d75620_0;  alias, 1 drivers
v0x1d785f0_0 .net "c", 0 0, v0x1d756c0_0;  alias, 1 drivers
v0x1d786e0_0 .net "d", 0 0, v0x1d75800_0;  alias, 1 drivers
v0x1d787d0_0 .net "out_pos", 0 0, L_0x1d7d8a0;  alias, 1 drivers
v0x1d78890_0 .net "out_sop", 0 0, L_0x1d7c330;  alias, 1 drivers
S_0x1d78a10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1d2ce40;
 .timescale -12 -12;
E_0x1d149f0 .event anyedge, v0x1d79800_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d79800_0;
    %nor/r;
    %assign/vec4 v0x1d79800_0, 0;
    %wait E_0x1d149f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d74a50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d758f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d75990_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d74a50;
T_4 ;
    %wait E_0x1d2b620;
    %load/vec4 v0x1d75a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d758f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d74a50;
T_5 ;
    %wait E_0x1d2b4c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d75800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d756c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d75620_0, 0;
    %assign/vec4 v0x1d75580_0, 0;
    %wait E_0x1d2b4c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d75800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d756c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d75620_0, 0;
    %assign/vec4 v0x1d75580_0, 0;
    %wait E_0x1d2b4c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d75800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d756c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d75620_0, 0;
    %assign/vec4 v0x1d75580_0, 0;
    %wait E_0x1d2b4c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d75800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d756c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d75620_0, 0;
    %assign/vec4 v0x1d75580_0, 0;
    %wait E_0x1d2b4c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d75800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d756c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d75620_0, 0;
    %assign/vec4 v0x1d75580_0, 0;
    %wait E_0x1d2b4c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d75800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d756c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d75620_0, 0;
    %assign/vec4 v0x1d75580_0, 0;
    %wait E_0x1d2b4c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d75800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d756c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d75620_0, 0;
    %assign/vec4 v0x1d75580_0, 0;
    %wait E_0x1d2b4c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d75800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d756c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d75620_0, 0;
    %assign/vec4 v0x1d75580_0, 0;
    %wait E_0x1d2b4c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d75800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d756c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d75620_0, 0;
    %assign/vec4 v0x1d75580_0, 0;
    %wait E_0x1d2b4c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d75800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d756c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d75620_0, 0;
    %assign/vec4 v0x1d75580_0, 0;
    %wait E_0x1d2b4c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d75800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d756c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d75620_0, 0;
    %assign/vec4 v0x1d75580_0, 0;
    %wait E_0x1d2b4c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d75800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d756c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d75620_0, 0;
    %assign/vec4 v0x1d75580_0, 0;
    %wait E_0x1d2b4c0;
    %load/vec4 v0x1d758f0_0;
    %store/vec4 v0x1d75990_0, 0, 1;
    %fork t_1, S_0x1d74d80;
    %jmp t_0;
    .scope S_0x1d74d80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d74fc0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d74fc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1d2b4c0;
    %load/vec4 v0x1d74fc0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d75800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d756c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d75620_0, 0;
    %assign/vec4 v0x1d75580_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d74fc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d74fc0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d74a50;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d2b620;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d75800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d756c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d75620_0, 0;
    %assign/vec4 v0x1d75580_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d758f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d75990_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d2ce40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d793a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d79800_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1d2ce40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d793a0_0;
    %inv;
    %store/vec4 v0x1d793a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1d2ce40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d75760_0, v0x1d79970_0, v0x1d791c0_0, v0x1d79260_0, v0x1d79300_0, v0x1d79440_0, v0x1d796c0_0, v0x1d79620_0, v0x1d79580_0, v0x1d794e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1d2ce40;
T_9 ;
    %load/vec4 v0x1d79760_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d79760_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d79760_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d79760_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d79760_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d79760_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d79760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d79760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d79760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d79760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1d2ce40;
T_10 ;
    %wait E_0x1d2b620;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d79760_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d79760_0, 4, 32;
    %load/vec4 v0x1d798a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d79760_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d79760_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d79760_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d79760_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d796c0_0;
    %load/vec4 v0x1d796c0_0;
    %load/vec4 v0x1d79620_0;
    %xor;
    %load/vec4 v0x1d796c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d79760_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d79760_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d79760_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d79760_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d79580_0;
    %load/vec4 v0x1d79580_0;
    %load/vec4 v0x1d794e0_0;
    %xor;
    %load/vec4 v0x1d79580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d79760_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d79760_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d79760_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d79760_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response4/top_module.sv";
