// Seed: 3674616109
module module_0 #(
    parameter id_1 = 32'd46,
    parameter id_4 = 32'd68
) (
    _id_1,
    id_2[!-1|id_1 : id_4],
    id_3,
    _id_4[1'b0 : id_4]
);
  input logic [7:0] _id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  output wire _id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_8 = 32'd10
) (
    id_1,
    id_2,
    id_3[1 :-1],
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input logic [7:0] id_12;
  input wire id_11;
  output wire id_10;
  inout wor id_9;
  output wire _id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_9,
      id_3,
      id_7,
      id_9
  );
endmodule
