# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do elec374-lab_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BoothAlgorithm
# 
# Top level modules:
# 	BoothAlgorithm
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BCell.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BCell
# 
# Top level modules:
# 	BCell
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ThirtyTwoBitAdder
# 
# Top level modules:
# 	ThirtyTwoBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SixteenBitAdder
# 
# Top level modules:
# 	SixteenBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FourBitAdder
# 
# Top level modules:
# 	FourBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/carrylookaheadlogic.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module carrylookaheadlogic
# 
# Top level modules:
# 	carrylookaheadlogic
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/DataPath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/MDR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/Bus.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ZMux.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ZMux
# 
# Top level modules:
# 	ZMux
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lookaheadadder
# 
# Top level modules:
# 	lookaheadadder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NonRestoringDivision
# ** Warning: C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	NonRestoringDivision
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/se.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SE
# 
# Top level modules:
# 	SE
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/reg0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg0
# 
# Top level modules:
# 	reg0
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/conff.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module conFF
# 
# Top level modules:
# 	conFF
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/InPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InPort
# 
# Top level modules:
# 	InPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/OutPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module OutPort
# 
# Top level modules:
# 	OutPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ControlUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/CU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Error: C:/altera/13.0sp1/elec374-Lab/CU_tb.v(1): Error in time literal.  Expected fs, ps, ns, us, ms, or s.
# ** Error: C:/altera/13.0sp1/elec374-Lab/CU_tb.v(1): Error in `timescale directive.  <time_precision> must be at least as precise as <time_unit>.
# -- Compiling module CU_tb
# ** Error: C:/altera/13.0sp1/elec374-Lab/CU_tb.v(10): Error in timescale or timeprecision statement.  <timeprecision> must be at least as precise as <timeunit>.
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./elec374-lab_run_msim_rtl_verilog.do line 31
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/CU_tb.v}"
do elec374-lab_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BoothAlgorithm
# 
# Top level modules:
# 	BoothAlgorithm
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BCell.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BCell
# 
# Top level modules:
# 	BCell
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ThirtyTwoBitAdder
# 
# Top level modules:
# 	ThirtyTwoBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SixteenBitAdder
# 
# Top level modules:
# 	SixteenBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FourBitAdder
# 
# Top level modules:
# 	FourBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/carrylookaheadlogic.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module carrylookaheadlogic
# 
# Top level modules:
# 	carrylookaheadlogic
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/DataPath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/MDR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/Bus.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ZMux.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ZMux
# 
# Top level modules:
# 	ZMux
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lookaheadadder
# 
# Top level modules:
# 	lookaheadadder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NonRestoringDivision
# ** Warning: C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	NonRestoringDivision
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/se.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SE
# 
# Top level modules:
# 	SE
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/reg0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg0
# 
# Top level modules:
# 	reg0
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/conff.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module conFF
# 
# Top level modules:
# 	conFF
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/InPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InPort
# 
# Top level modules:
# 	InPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/OutPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module OutPort
# 
# Top level modules:
# 	OutPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ControlUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/CU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CU_tb
# 
# Top level modules:
# 	CU_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  CU_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps CU_tb 
# Loading work.CU_tb
# Loading work.DataPath
# Loading work.reg0
# Loading work.register
# Loading work.pc
# Loading work.MDR
# Loading work.RAM
# Loading work.InPort
# Loading work.OutPort
# Loading work.ALU
# Loading work.lookaheadadder
# Loading work.ThirtyTwoBitAdder
# Loading work.SixteenBitAdder
# Loading work.FourBitAdder
# Loading work.BCell
# Loading work.carrylookaheadlogic
# Loading work.BoothAlgorithm
# Loading work.NonRestoringDivision
# Loading work.ZMux
# Loading work.conFF
# Loading work.SE
# Loading work.Bus
# Loading work.ControlUnit
# ** Error: (vsim-3009) [TSCALE] - Module 'ControlUnit' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /CU_tb/DUT/CPU
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./elec374-lab_run_msim_rtl_verilog.do PAUSED at line 33
do elec374-lab_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BoothAlgorithm
# 
# Top level modules:
# 	BoothAlgorithm
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BCell.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BCell
# 
# Top level modules:
# 	BCell
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ThirtyTwoBitAdder
# 
# Top level modules:
# 	ThirtyTwoBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SixteenBitAdder
# 
# Top level modules:
# 	SixteenBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FourBitAdder
# 
# Top level modules:
# 	FourBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/carrylookaheadlogic.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module carrylookaheadlogic
# 
# Top level modules:
# 	carrylookaheadlogic
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/DataPath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/MDR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/Bus.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ZMux.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ZMux
# 
# Top level modules:
# 	ZMux
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lookaheadadder
# 
# Top level modules:
# 	lookaheadadder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NonRestoringDivision
# ** Warning: C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	NonRestoringDivision
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/se.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SE
# 
# Top level modules:
# 	SE
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/reg0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg0
# 
# Top level modules:
# 	reg0
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/conff.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module conFF
# 
# Top level modules:
# 	conFF
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/InPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InPort
# 
# Top level modules:
# 	InPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/OutPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module OutPort
# 
# Top level modules:
# 	OutPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ControlUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/CU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CU_tb
# 
# Top level modules:
# 	CU_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  CU_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps CU_tb 
# Loading work.CU_tb
# Loading work.DataPath
# Loading work.reg0
# Loading work.register
# Loading work.pc
# Loading work.MDR
# Loading work.RAM
# Loading work.InPort
# Loading work.OutPort
# Loading work.ALU
# Loading work.lookaheadadder
# Loading work.ThirtyTwoBitAdder
# Loading work.SixteenBitAdder
# Loading work.FourBitAdder
# Loading work.BCell
# Loading work.carrylookaheadlogic
# Loading work.BoothAlgorithm
# Loading work.NonRestoringDivision
# Loading work.ZMux
# Loading work.conFF
# Loading work.SE
# Loading work.Bus
# Loading work.ControlUnit
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Too few port connections. Expected 15, found 8.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(67): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxOut'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ZMux.v(5).
# 
#         Region: /CU_tb/DUT/ZMUX
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'in'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(5).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'out'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(6).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(84): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxInZMux'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/Bus.v(5).
# 
#         Region: /CU_tb/DUT/bus
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Keshav  Hostname: SHITBOX420  ProcessID: 3212
# 
#           Attempting to use alternate WLF file "./wlftds2aks".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftds2aks
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
do elec374-lab_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BoothAlgorithm
# 
# Top level modules:
# 	BoothAlgorithm
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BCell.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BCell
# 
# Top level modules:
# 	BCell
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ThirtyTwoBitAdder
# 
# Top level modules:
# 	ThirtyTwoBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SixteenBitAdder
# 
# Top level modules:
# 	SixteenBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FourBitAdder
# 
# Top level modules:
# 	FourBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/carrylookaheadlogic.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module carrylookaheadlogic
# 
# Top level modules:
# 	carrylookaheadlogic
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/DataPath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/MDR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/Bus.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ZMux.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ZMux
# 
# Top level modules:
# 	ZMux
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lookaheadadder
# 
# Top level modules:
# 	lookaheadadder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NonRestoringDivision
# ** Warning: C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	NonRestoringDivision
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/se.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SE
# 
# Top level modules:
# 	SE
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/reg0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg0
# 
# Top level modules:
# 	reg0
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/conff.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module conFF
# 
# Top level modules:
# 	conFF
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/InPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InPort
# 
# Top level modules:
# 	InPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/OutPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module OutPort
# 
# Top level modules:
# 	OutPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ControlUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/CU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CU_tb
# 
# Top level modules:
# 	CU_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  CU_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps CU_tb 
# Loading work.CU_tb
# Loading work.DataPath
# Loading work.reg0
# Loading work.register
# Loading work.pc
# Loading work.MDR
# Loading work.RAM
# Loading work.InPort
# Loading work.OutPort
# Loading work.ALU
# Loading work.lookaheadadder
# Loading work.ThirtyTwoBitAdder
# Loading work.SixteenBitAdder
# Loading work.FourBitAdder
# Loading work.BCell
# Loading work.carrylookaheadlogic
# Loading work.BoothAlgorithm
# Loading work.NonRestoringDivision
# Loading work.ZMux
# Loading work.conFF
# Loading work.SE
# Loading work.Bus
# Loading work.ControlUnit
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Too few port connections. Expected 15, found 8.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(67): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxOut'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ZMux.v(5).
# 
#         Region: /CU_tb/DUT/ZMUX
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'in'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(5).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'out'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(6).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(84): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxInZMux'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/Bus.v(5).
# 
#         Region: /CU_tb/DUT/bus
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Keshav  Hostname: SHITBOX420  ProcessID: 3212
# 
#           Attempting to use alternate WLF file "./wlftg77j97".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftg77j97
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
run 100ns
add wave -position insertpoint sim:/CU_tb/DUT/CPU/*
restart
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Too few port connections. Expected 15, found 8.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(67): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxOut'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ZMux.v(5).
# 
#         Region: /CU_tb/DUT/ZMUX
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'in'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(5).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'out'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(6).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(84): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxInZMux'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/Bus.v(5).
# 
#         Region: /CU_tb/DUT/bus
run 20ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
restart
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Too few port connections. Expected 15, found 8.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(67): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxOut'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ZMux.v(5).
# 
#         Region: /CU_tb/DUT/ZMUX
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'in'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(5).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'out'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(6).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(84): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxInZMux'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/Bus.v(5).
# 
#         Region: /CU_tb/DUT/bus
run 20ns
add wave -position insertpoint sim:/CU_tb/DUT/CPU/*
do elec374-lab_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BoothAlgorithm
# 
# Top level modules:
# 	BoothAlgorithm
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BCell.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BCell
# 
# Top level modules:
# 	BCell
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ThirtyTwoBitAdder
# 
# Top level modules:
# 	ThirtyTwoBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SixteenBitAdder
# 
# Top level modules:
# 	SixteenBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FourBitAdder
# 
# Top level modules:
# 	FourBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/carrylookaheadlogic.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module carrylookaheadlogic
# 
# Top level modules:
# 	carrylookaheadlogic
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/DataPath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/MDR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/Bus.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ZMux.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ZMux
# 
# Top level modules:
# 	ZMux
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lookaheadadder
# 
# Top level modules:
# 	lookaheadadder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NonRestoringDivision
# ** Warning: C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	NonRestoringDivision
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/se.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SE
# 
# Top level modules:
# 	SE
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/reg0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg0
# 
# Top level modules:
# 	reg0
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/conff.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module conFF
# 
# Top level modules:
# 	conFF
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/InPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InPort
# 
# Top level modules:
# 	InPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/OutPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module OutPort
# 
# Top level modules:
# 	OutPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ControlUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/CU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CU_tb
# 
# Top level modules:
# 	CU_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  CU_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps CU_tb 
# Loading work.CU_tb
# Loading work.DataPath
# Loading work.reg0
# Loading work.register
# Loading work.pc
# Loading work.MDR
# Loading work.RAM
# Loading work.InPort
# Loading work.OutPort
# Loading work.ALU
# Loading work.lookaheadadder
# Loading work.ThirtyTwoBitAdder
# Loading work.SixteenBitAdder
# Loading work.FourBitAdder
# Loading work.BCell
# Loading work.carrylookaheadlogic
# Loading work.BoothAlgorithm
# Loading work.NonRestoringDivision
# Loading work.ZMux
# Loading work.conFF
# Loading work.SE
# Loading work.Bus
# Loading work.ControlUnit
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Too few port connections. Expected 15, found 8.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(67): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxOut'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ZMux.v(5).
# 
#         Region: /CU_tb/DUT/ZMUX
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'in'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(5).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'out'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(6).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(84): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxInZMux'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/Bus.v(5).
# 
#         Region: /CU_tb/DUT/bus
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Keshav  Hostname: SHITBOX420  ProcessID: 3212
# 
#           Attempting to use alternate WLF file "./wlfts5e670".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfts5e670
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
add wave -position insertpoint sim:/CU_tb/DUT/CPU/*
run 60ns
restart
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Too few port connections. Expected 15, found 8.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(67): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxOut'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ZMux.v(5).
# 
#         Region: /CU_tb/DUT/ZMUX
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'in'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(5).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'out'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(6).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(84): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxInZMux'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/Bus.v(5).
# 
#         Region: /CU_tb/DUT/bus
run 20ns
run 20ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
restart
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Too few port connections. Expected 15, found 8.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(67): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxOut'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ZMux.v(5).
# 
#         Region: /CU_tb/DUT/ZMUX
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'in'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(5).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'out'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(6).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(84): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxInZMux'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/Bus.v(5).
# 
#         Region: /CU_tb/DUT/bus
run 100ns
run 20ns
run 20ns
do elec374-lab_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BoothAlgorithm
# 
# Top level modules:
# 	BoothAlgorithm
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BCell.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BCell
# 
# Top level modules:
# 	BCell
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ThirtyTwoBitAdder
# 
# Top level modules:
# 	ThirtyTwoBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SixteenBitAdder
# 
# Top level modules:
# 	SixteenBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FourBitAdder
# 
# Top level modules:
# 	FourBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/carrylookaheadlogic.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module carrylookaheadlogic
# 
# Top level modules:
# 	carrylookaheadlogic
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/DataPath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/MDR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/Bus.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ZMux.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ZMux
# 
# Top level modules:
# 	ZMux
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lookaheadadder
# 
# Top level modules:
# 	lookaheadadder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NonRestoringDivision
# ** Warning: C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	NonRestoringDivision
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/se.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SE
# 
# Top level modules:
# 	SE
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/reg0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg0
# 
# Top level modules:
# 	reg0
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/conff.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module conFF
# 
# Top level modules:
# 	conFF
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/InPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InPort
# 
# Top level modules:
# 	InPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/OutPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module OutPort
# 
# Top level modules:
# 	OutPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ControlUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/CU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CU_tb
# 
# Top level modules:
# 	CU_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  CU_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps CU_tb 
# Loading work.CU_tb
# Loading work.DataPath
# Loading work.reg0
# Loading work.register
# Loading work.pc
# Loading work.MDR
# Loading work.RAM
# Loading work.InPort
# Loading work.OutPort
# Loading work.ALU
# Loading work.lookaheadadder
# Loading work.ThirtyTwoBitAdder
# Loading work.SixteenBitAdder
# Loading work.FourBitAdder
# Loading work.BCell
# Loading work.carrylookaheadlogic
# Loading work.BoothAlgorithm
# Loading work.NonRestoringDivision
# Loading work.ZMux
# Loading work.conFF
# Loading work.SE
# Loading work.Bus
# Loading work.ControlUnit
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(66): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'ALUControl'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ALU.v(4).
# 
#         Region: /CU_tb/DUT/alu
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Too few port connections. Expected 15, found 8.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(67): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxOut'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ZMux.v(5).
# 
#         Region: /CU_tb/DUT/ZMUX
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'in'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(5).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'out'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(6).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(84): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxInZMux'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/Bus.v(5).
# 
#         Region: /CU_tb/DUT/bus
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Keshav  Hostname: SHITBOX420  ProcessID: 3212
# 
#           Attempting to use alternate WLF file "./wlft8yt9ey".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft8yt9ey
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
add wave -position insertpoint sim:/CU_tb/DUT/CPU/*
restart
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(66): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'ALUControl'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ALU.v(4).
# 
#         Region: /CU_tb/DUT/alu
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Too few port connections. Expected 15, found 8.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(67): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxOut'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ZMux.v(5).
# 
#         Region: /CU_tb/DUT/ZMUX
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'in'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(5).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'out'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(6).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(84): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxInZMux'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/Bus.v(5).
# 
#         Region: /CU_tb/DUT/bus
run 100ns
run 20ns
restart
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(66): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'ALUControl'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ALU.v(4).
# 
#         Region: /CU_tb/DUT/alu
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Too few port connections. Expected 15, found 8.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(67): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxOut'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ZMux.v(5).
# 
#         Region: /CU_tb/DUT/ZMUX
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'in'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(5).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'out'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(6).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(84): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxInZMux'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/Bus.v(5).
# 
#         Region: /CU_tb/DUT/bus
run 20ns
run 20ns
restart
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(66): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'ALUControl'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ALU.v(4).
# 
#         Region: /CU_tb/DUT/alu
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Too few port connections. Expected 15, found 8.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(67): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxOut'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ZMux.v(5).
# 
#         Region: /CU_tb/DUT/ZMUX
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'in'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(5).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'out'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(6).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(84): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxInZMux'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/Bus.v(5).
# 
#         Region: /CU_tb/DUT/bus
run 20ns
run 20ns
add wave -position insertpoint sim:/CU_tb/DUT/CPU/*
do elec374-lab_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BoothAlgorithm
# 
# Top level modules:
# 	BoothAlgorithm
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BCell.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BCell
# 
# Top level modules:
# 	BCell
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ThirtyTwoBitAdder
# 
# Top level modules:
# 	ThirtyTwoBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SixteenBitAdder
# 
# Top level modules:
# 	SixteenBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FourBitAdder
# 
# Top level modules:
# 	FourBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/carrylookaheadlogic.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module carrylookaheadlogic
# 
# Top level modules:
# 	carrylookaheadlogic
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/DataPath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/MDR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/Bus.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ZMux.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ZMux
# 
# Top level modules:
# 	ZMux
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lookaheadadder
# 
# Top level modules:
# 	lookaheadadder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NonRestoringDivision
# ** Warning: C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	NonRestoringDivision
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/se.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SE
# 
# Top level modules:
# 	SE
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/reg0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg0
# 
# Top level modules:
# 	reg0
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/conff.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module conFF
# 
# Top level modules:
# 	conFF
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/InPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InPort
# 
# Top level modules:
# 	InPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/OutPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module OutPort
# 
# Top level modules:
# 	OutPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ControlUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ControlUnit
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(75): (vlog-2110) Illegal reference to net "MDRout".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(75): (vlog-2110) Illegal reference to net "RAMenable".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(76): (vlog-2110) Illegal reference to net "MARin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(76): (vlog-2110) Illegal reference to net "MDRin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(76): (vlog-2110) Illegal reference to net "Yin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(77): (vlog-2110) Illegal reference to net "Gra".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(77): (vlog-2110) Illegal reference to net "Grb".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(77): (vlog-2110) Illegal reference to net "Grc".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(77): (vlog-2110) Illegal reference to net "Rin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(77): (vlog-2110) Illegal reference to net "Rout".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(77): (vlog-2110) Illegal reference to net "BAout".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(78): (vlog-2110) Illegal reference to net "read".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(78): (vlog-2110) Illegal reference to net "write".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(78): (vlog-2110) Illegal reference to net "clear".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(78): (vlog-2110) Illegal reference to net "conin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(79): (vlog-2110) Illegal reference to net "ZMuxEnable".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(79): (vlog-2110) Illegal reference to net "ZSelect".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(79): (vlog-2110) Illegal reference to net "ZMuxOut".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(80): (vlog-2110) Illegal reference to net "OutPortenable".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(80): (vlog-2110) Illegal reference to net "PortInout".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(80): (vlog-2110) Illegal reference to net "R15inC".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(83): (vlog-2110) Illegal reference to net "MARin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(86): (vlog-2110) Illegal reference to net "MARin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(87): (vlog-2110) Illegal reference to net "read".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(87): (vlog-2110) Illegal reference to net "RAMenable".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(87): (vlog-2110) Illegal reference to net "MDRin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(90): (vlog-2110) Illegal reference to net "read".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(90): (vlog-2110) Illegal reference to net "RAMenable".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(90): (vlog-2110) Illegal reference to net "MDRin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(91): (vlog-2110) Illegal reference to net "MDRout".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(94): (vlog-2110) Illegal reference to net "MDRout".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(95): (vlog-2110) Illegal reference to net "Grb".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(95): (vlog-2110) Illegal reference to net "BAout".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(95): (vlog-2110) Illegal reference to net "Yin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(99): (vlog-2110) Illegal reference to net "Grb".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(99): (vlog-2110) Illegal reference to net "BAout".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(99): (vlog-2110) Illegal reference to net "Yin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(105): (vlog-2110) Illegal reference to net "MARin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(109): (vlog-2110) Illegal reference to net "MARin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(110): (vlog-2110) Illegal reference to net "read".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(110): (vlog-2110) Illegal reference to net "MDRin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(110): (vlog-2110) Illegal reference to net "RAMenable".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(114): (vlog-2110) Illegal reference to net "read".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(114): (vlog-2110) Illegal reference to net "MDRin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(114): (vlog-2110) Illegal reference to net "RAMenable".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(115): (vlog-2110) Illegal reference to net "MDRout".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(115): (vlog-2110) Illegal reference to net "Gra".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(115): (vlog-2110) Illegal reference to net "Rin".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(116): (vlog-2110) Illegal reference to net "MDRout".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(116): (vlog-2110) Illegal reference to net "Gra".
# 
# ** Error: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(116): (vlog-2110) Illegal reference to net "Rin".
# 
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./elec374-lab_run_msim_rtl_verilog.do line 29
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ControlUnit.v}"
do elec374-lab_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BoothAlgorithm
# 
# Top level modules:
# 	BoothAlgorithm
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BCell.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BCell
# 
# Top level modules:
# 	BCell
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ThirtyTwoBitAdder
# 
# Top level modules:
# 	ThirtyTwoBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SixteenBitAdder
# 
# Top level modules:
# 	SixteenBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FourBitAdder
# 
# Top level modules:
# 	FourBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/carrylookaheadlogic.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module carrylookaheadlogic
# 
# Top level modules:
# 	carrylookaheadlogic
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/DataPath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/MDR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/Bus.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ZMux.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ZMux
# 
# Top level modules:
# 	ZMux
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lookaheadadder
# 
# Top level modules:
# 	lookaheadadder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NonRestoringDivision
# ** Warning: C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	NonRestoringDivision
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/se.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SE
# 
# Top level modules:
# 	SE
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/reg0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg0
# 
# Top level modules:
# 	reg0
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/conff.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module conFF
# 
# Top level modules:
# 	conFF
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/InPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InPort
# 
# Top level modules:
# 	InPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/OutPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module OutPort
# 
# Top level modules:
# 	OutPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ControlUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/CU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CU_tb
# 
# Top level modules:
# 	CU_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  CU_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps CU_tb 
# Loading work.CU_tb
# Loading work.DataPath
# Loading work.reg0
# Loading work.register
# Loading work.pc
# Loading work.MDR
# Loading work.RAM
# Loading work.InPort
# Loading work.OutPort
# Loading work.ALU
# Loading work.lookaheadadder
# Loading work.ThirtyTwoBitAdder
# Loading work.SixteenBitAdder
# Loading work.FourBitAdder
# Loading work.BCell
# Loading work.carrylookaheadlogic
# Loading work.BoothAlgorithm
# Loading work.NonRestoringDivision
# Loading work.ZMux
# Loading work.conFF
# Loading work.SE
# Loading work.Bus
# Loading work.ControlUnit
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(66): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'ALUControl'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ALU.v(4).
# 
#         Region: /CU_tb/DUT/alu
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Too few port connections. Expected 15, found 8.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(67): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxOut'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ZMux.v(5).
# 
#         Region: /CU_tb/DUT/ZMUX
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'in'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(5).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(75): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'out'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(6).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(84): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxInZMux'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/Bus.v(5).
# 
#         Region: /CU_tb/DUT/bus
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(90): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'aluControl'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ControlUnit.v(5).
# 
#         Region: /CU_tb/DUT/CPU
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Keshav  Hostname: SHITBOX420  ProcessID: 3212
# 
#           Attempting to use alternate WLF file "./wlftgt37by".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftgt37by
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
add wave -position insertpoint sim:/CU_tb/DUT/CPU/*
run 20ns
run 20ns
do elec374-lab_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BoothAlgorithm
# 
# Top level modules:
# 	BoothAlgorithm
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/BCell.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BCell
# 
# Top level modules:
# 	BCell
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ThirtyTwoBitAdder
# 
# Top level modules:
# 	ThirtyTwoBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SixteenBitAdder
# 
# Top level modules:
# 	SixteenBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FourBitAdder
# 
# Top level modules:
# 	FourBitAdder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/carrylookaheadlogic.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module carrylookaheadlogic
# 
# Top level modules:
# 	carrylookaheadlogic
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/DataPath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/MDR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/Bus.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ZMux.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ZMux
# 
# Top level modules:
# 	ZMux
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lookaheadadder
# 
# Top level modules:
# 	lookaheadadder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NonRestoringDivision
# ** Warning: C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	NonRestoringDivision
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/se.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SE
# 
# Top level modules:
# 	SE
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/reg0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg0
# 
# Top level modules:
# 	reg0
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/conff.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module conFF
# 
# Top level modules:
# 	conFF
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/InPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InPort
# 
# Top level modules:
# 	InPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/OutPort.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module OutPort
# 
# Top level modules:
# 	OutPort
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/ControlUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374-Lab {C:/altera/13.0sp1/elec374-Lab/CU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CU_tb
# 
# Top level modules:
# 	CU_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  CU_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps CU_tb 
# Loading work.CU_tb
# Loading work.DataPath
# Loading work.reg0
# Loading work.register
# Loading work.pc
# Loading work.MDR
# Loading work.RAM
# Loading work.InPort
# Loading work.OutPort
# Loading work.ALU
# Loading work.lookaheadadder
# Loading work.ThirtyTwoBitAdder
# Loading work.SixteenBitAdder
# Loading work.FourBitAdder
# Loading work.BCell
# Loading work.carrylookaheadlogic
# Loading work.BoothAlgorithm
# Loading work.NonRestoringDivision
# Loading work.ZMux
# Loading work.conFF
# Loading work.SE
# Loading work.Bus
# Loading work.ControlUnit
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Too few port connections. Expected 15, found 8.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'P3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'G3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c2'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c3'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v(74): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst4
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v(78): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst5/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst6/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3017) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CU_tb/DUT/alu/addSub/ThirtyTwoBitAdder_inst/b2v_inst5/b2v_inst7/b2v_inst6
# ** Warning: (vsim-3722) C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v(105): [TFMPC] - Missing connection for port 'c4'.
# 
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(68): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxOut'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/ZMux.v(5).
# 
#         Region: /CU_tb/DUT/ZMUX
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(76): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'in'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(5).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(76): [PCDPC] - Port size (17 or 17) does not match connection size (16) for port 'out'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/se.v(6).
# 
#         Region: /CU_tb/DUT/SelectAndEncode
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374-Lab/DataPath.v(85): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'BusMuxInZMux'. The port definition is at: C:/altera/13.0sp1/elec374-Lab/Bus.v(5).
# 
#         Region: /CU_tb/DUT/bus
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Keshav  Hostname: SHITBOX420  ProcessID: 3212
# 
#           Attempting to use alternate WLF file "./wlfte1r7q3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfte1r7q3
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
add wave -position insertpoint sim:/CU_tb/DUT/CPU/*
run 20ns
run 20ns
run 20ns
run 20ns
run 20ns
run 20ns
run 20ns
run 20ns
run 20ns
run 20ns
run 20ns
