{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1568603034308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568603034308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 00:03:54 2019 " "Processing started: Mon Sep 16 00:03:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568603034308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1568603034308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map aes -c aes --generate_functional_sim_netlist " "Command: quartus_map aes -c aes --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1568603034308 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1568603034652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes-rtl " "Found design unit 1: aes-rtl" {  } { { "aes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568603035137 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes " "Found entity 1: aes" {  } { { "aes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568603035137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568603035137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addroundkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addRoundKey-rtl " "Found design unit 1: addRoundKey-rtl" {  } { { "addRoundKey.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/addRoundKey.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568603035137 ""} { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "addRoundKey.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/addRoundKey.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568603035137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568603035137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox-Behavioral " "Found design unit 1: sbox-Behavioral" {  } { { "sbox.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/sbox.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568603035137 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "sbox.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/sbox.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568603035137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568603035137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subbytes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subBytes-rtl " "Found design unit 1: subBytes-rtl" {  } { { "subbytes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/subbytes.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568603035137 ""} { "Info" "ISGN_ENTITY_NAME" "1 subBytes " "Found entity 1: subBytes" {  } { { "subbytes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/subbytes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568603035137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568603035137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aes " "Elaborating entity \"aes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1568603035168 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outAddRoundKey aes.vhd(19) " "VHDL Signal Declaration warning at aes.vhd(19): used implicit default value for signal \"outAddRoundKey\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568603035168 "|aes"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outSubBytes aes.vhd(21) " "VHDL Signal Declaration warning at aes.vhd(21): used implicit default value for signal \"outSubBytes\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568603035183 "|aes"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "plaintText_sg aes.vhd(27) " "VHDL Signal Declaration warning at aes.vhd(27): used implicit default value for signal \"plaintText_sg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568603035183 "|aes"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "keyIni_sg aes.vhd(27) " "VHDL Signal Declaration warning at aes.vhd(27): used implicit default value for signal \"keyIni_sg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568603035183 "|aes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outSubBytes_sg aes.vhd(27) " "Verilog HDL or VHDL warning at aes.vhd(27): object \"outSubBytes_sg\" assigned a value but never read" {  } { { "aes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568603035183 "|aes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addRoundKey addRoundKey:ARK " "Elaborating entity \"addRoundKey\" for hierarchy \"addRoundKey:ARK\"" {  } { { "aes.vhd" "ARK" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568603035199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subBytes subBytes:SB " "Elaborating entity \"subBytes\" for hierarchy \"subBytes:SB\"" {  } { { "aes.vhd" "SB" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568603035215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox subBytes:SB\|sbox:sub1 " "Elaborating entity \"sbox\" for hierarchy \"subBytes:SB\|sbox:sub1\"" {  } { { "subbytes.vhd" "sub1" { Text "C:/Users/Arthur/Documents/designs/AES/subbytes.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568603035246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568603035527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 00:03:55 2019 " "Processing ended: Mon Sep 16 00:03:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568603035527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568603035527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568603035527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568603035527 ""}
