|sthv749_driver_RAM_LCD
clk => clk.IN2
rst => rst.IN2
start => start.IN1
stop => stop.IN1
loop => loop.IN2
prog[0] => prog[0].IN1
prog[1] => prog[1].IN1
in0 << sthv749_driver:sthv749_driver.in0
in1 << sthv749_driver:sthv749_driver.in1
in2 << sthv749_driver:sthv749_driver.in2
cw << sthv749_driver:sthv749_driver.cw
LT24_D[0] << LT24Top:LT24Top.LT24_D
LT24_D[1] << LT24Top:LT24Top.LT24_D
LT24_D[2] << LT24Top:LT24Top.LT24_D
LT24_D[3] << LT24Top:LT24Top.LT24_D
LT24_D[4] << LT24Top:LT24Top.LT24_D
LT24_D[5] << LT24Top:LT24Top.LT24_D
LT24_D[6] << LT24Top:LT24Top.LT24_D
LT24_D[7] << LT24Top:LT24Top.LT24_D
LT24_D[8] << LT24Top:LT24Top.LT24_D
LT24_D[9] << LT24Top:LT24Top.LT24_D
LT24_D[10] << LT24Top:LT24Top.LT24_D
LT24_D[11] << LT24Top:LT24Top.LT24_D
LT24_D[12] << LT24Top:LT24Top.LT24_D
LT24_D[13] << LT24Top:LT24Top.LT24_D
LT24_D[14] << LT24Top:LT24Top.LT24_D
LT24_D[15] << LT24Top:LT24Top.LT24_D
LT24_WRn << LT24Top:LT24Top.LT24_WRn
LT24_RDn << LT24Top:LT24Top.LT24_RDn
LT24_CSn << LT24Top:LT24Top.LT24_CSn
LT24_RS << LT24Top:LT24Top.LT24_RS
LT24_RESETn << LT24Top:LT24Top.LT24_RESETn
LT24_LCD_ON << LT24Top:LT24Top.LT24_LCD_ON


|sthv749_driver_RAM_LCD|sthv749_driver:sthv749_driver
clk => clk.IN1
rst => rst.IN1
start => _.IN1
stop => _.IN1
loop => loop.IN1
prog[0] => Equal2.IN3
prog[0] => Equal3.IN3
prog[0] => progReg[0].CLK
prog[0] => progReg[1].CLK
prog[0] => progReg[2].CLK
prog[0] => progReg[3].CLK
prog[1] => Equal2.IN2
prog[1] => Equal3.IN2
progSel[0] <= progReg[0].DB_MAX_OUTPUT_PORT_TYPE
progSel[1] <= progReg[1].DB_MAX_OUTPUT_PORT_TYPE
progSel[2] <= progReg[2].DB_MAX_OUTPUT_PORT_TYPE
progSel[3] <= progReg[3].DB_MAX_OUTPUT_PORT_TYPE
loading <= programLoader:programLoader.loading
ready <= programLoader:programLoader.ready
inOperation <= programLoader:programLoader.inOperation
in0 <= programLoader:programLoader.in0
in1 <= programLoader:programLoader.in1
in2 <= programLoader:programLoader.in2
cw <= programLoader:programLoader.cw


|sthv749_driver_RAM_LCD|sthv749_driver:sthv749_driver|programLoader:programLoader
del_PL_state[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
del_PL_state[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
del_PL_state[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
del_PL_state[3] <= <GND>
del_PL_progCount[0] <= PL_progCount[0].DB_MAX_OUTPUT_PORT_TYPE
del_PL_progCount[1] <= PL_progCount[1].DB_MAX_OUTPUT_PORT_TYPE
del_PL_progCount[2] <= PL_progCount[2].DB_MAX_OUTPUT_PORT_TYPE
del_PL_progCount[3] <= PL_progCount[3].DB_MAX_OUTPUT_PORT_TYPE
del_PL_progCount[4] <= PL_progCount[4].DB_MAX_OUTPUT_PORT_TYPE
del_PL_progCount[5] <= PL_progCount[5].DB_MAX_OUTPUT_PORT_TYPE
del_PL_progCount[6] <= PL_progCount[6].DB_MAX_OUTPUT_PORT_TYPE
del_PL_progCount[7] <= PL_progCount[7].DB_MAX_OUTPUT_PORT_TYPE
del_PL_progCount[8] <= PL_progCount[8].DB_MAX_OUTPUT_PORT_TYPE
del_PL_progCount[9] <= PL_progCount[9].DB_MAX_OUTPUT_PORT_TYPE
del_PL_progCount[10] <= PL_progCount[10].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[0] <= PL_outputLength[0].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[1] <= PL_outputLength[1].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[2] <= PL_outputLength[2].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[3] <= PL_outputLength[3].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[4] <= PL_outputLength[4].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[5] <= PL_outputLength[5].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[6] <= PL_outputLength[6].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[7] <= PL_outputLength[7].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[8] <= PL_outputLength[8].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[9] <= PL_outputLength[9].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[10] <= PL_outputLength[10].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[11] <= PL_outputLength[11].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[12] <= PL_outputLength[12].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[13] <= PL_outputLength[13].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[14] <= PL_outputLength[14].DB_MAX_OUTPUT_PORT_TYPE
del_PL_outputLength[15] <= PL_outputLength[15].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_A[0] <= RAM_address_A[0].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_A[1] <= RAM_address_A[1].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_A[2] <= RAM_address_A[2].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_A[3] <= RAM_address_A[3].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_A[4] <= RAM_address_A[4].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_A[5] <= RAM_address_A[5].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_A[6] <= RAM_address_A[6].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_A[7] <= RAM_address_A[7].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_A[8] <= RAM_address_A[8].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_A[9] <= RAM_address_A[9].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_A[10] <= RAM_address_A[10].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_A[11] <= RAM_address_A[11].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_B[0] <= RAM_address_B[0].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_B[1] <= RAM_address_B[1].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_B[2] <= RAM_address_B[2].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_B[3] <= RAM_address_B[3].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_B[4] <= RAM_address_B[4].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_B[5] <= RAM_address_B[5].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_B[6] <= RAM_address_B[6].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_B[7] <= RAM_address_B[7].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_B[8] <= RAM_address_B[8].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_B[9] <= RAM_address_B[9].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_address_B[10] <= RAM_address_B[10].DB_MAX_OUTPUT_PORT_TYPE
del_RAM_output_A[0] <= progRAM:progRAM.q_a
del_RAM_output_A[1] <= progRAM:progRAM.q_a
del_RAM_output_A[2] <= progRAM:progRAM.q_a
del_RAM_output_A[3] <= progRAM:progRAM.q_a
del_RAM_output_A[4] <= progRAM:progRAM.q_a
del_RAM_output_A[5] <= progRAM:progRAM.q_a
del_RAM_output_A[6] <= progRAM:progRAM.q_a
del_RAM_output_A[7] <= progRAM:progRAM.q_a
del_RAM_output_A[8] <= progRAM:progRAM.q_a
del_RAM_output_A[9] <= progRAM:progRAM.q_a
del_RAM_output_A[10] <= progRAM:progRAM.q_a
del_RAM_output_A[11] <= progRAM:progRAM.q_a
del_RAM_output_A[12] <= progRAM:progRAM.q_a
del_RAM_output_A[13] <= progRAM:progRAM.q_a
del_RAM_output_A[14] <= progRAM:progRAM.q_a
del_RAM_output_A[15] <= progRAM:progRAM.q_a
del_RAM_output_B[0] <= progRAM:progRAM.q_b
del_RAM_output_B[1] <= progRAM:progRAM.q_b
del_RAM_output_B[2] <= progRAM:progRAM.q_b
del_RAM_output_B[3] <= progRAM:progRAM.q_b
del_RAM_output_B[4] <= progRAM:progRAM.q_b
del_RAM_output_B[5] <= progRAM:progRAM.q_b
del_RAM_output_B[6] <= progRAM:progRAM.q_b
del_RAM_output_B[7] <= progRAM:progRAM.q_b
del_RAM_output_B[8] <= progRAM:progRAM.q_b
del_RAM_output_B[9] <= progRAM:progRAM.q_b
del_RAM_output_B[10] <= progRAM:progRAM.q_b
del_RAM_output_B[11] <= progRAM:progRAM.q_b
del_RAM_output_B[12] <= progRAM:progRAM.q_b
del_RAM_output_B[13] <= progRAM:progRAM.q_b
del_RAM_output_B[14] <= progRAM:progRAM.q_b
del_RAM_output_B[15] <= progRAM:progRAM.q_b
del_RAM_output_B[16] <= progRAM:progRAM.q_b
del_RAM_output_B[17] <= progRAM:progRAM.q_b
del_RAM_output_B[18] <= progRAM:progRAM.q_b
del_RAM_output_B[19] <= progRAM:progRAM.q_b
del_RAM_output_B[20] <= progRAM:progRAM.q_b
del_RAM_output_B[21] <= progRAM:progRAM.q_b
del_RAM_output_B[22] <= progRAM:progRAM.q_b
del_RAM_output_B[23] <= progRAM:progRAM.q_b
del_RAM_output_B[24] <= progRAM:progRAM.q_b
del_RAM_output_B[25] <= progRAM:progRAM.q_b
del_RAM_output_B[26] <= progRAM:progRAM.q_b
del_RAM_output_B[27] <= progRAM:progRAM.q_b
del_RAM_output_B[28] <= progRAM:progRAM.q_b
del_RAM_output_B[29] <= progRAM:progRAM.q_b
del_RAM_output_B[30] <= progRAM:progRAM.q_b
del_RAM_output_B[31] <= progRAM:progRAM.q_b
del_ROM_address_A[0] <= ROM_address_A[0].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_A[1] <= ROM_address_A[1].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_A[2] <= ROM_address_A[2].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_A[3] <= ROM_address_A[3].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_A[4] <= ROM_address_A[4].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_A[5] <= ROM_address_A[5].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_A[6] <= ROM_address_A[6].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_A[7] <= ROM_address_A[7].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_A[8] <= ROM_address_A[8].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_A[9] <= ROM_address_A[9].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_A[10] <= ROM_address_A[10].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_A[11] <= ROM_address_A[11].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_B[0] <= ROM_address_B[0].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_B[1] <= ROM_address_B[1].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_B[2] <= ROM_address_B[2].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_B[3] <= ROM_address_B[3].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_B[4] <= ROM_address_B[4].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_B[5] <= ROM_address_B[5].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_B[6] <= ROM_address_B[6].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_B[7] <= ROM_address_B[7].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_B[8] <= ROM_address_B[8].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_B[9] <= ROM_address_B[9].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_address_B[10] <= ROM_address_B[10].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[0] <= ROM_output_A[0].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[1] <= ROM_output_A[1].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[2] <= ROM_output_A[2].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[3] <= ROM_output_A[3].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[4] <= ROM_output_A[4].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[5] <= ROM_output_A[5].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[6] <= ROM_output_A[6].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[7] <= ROM_output_A[7].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[8] <= ROM_output_A[8].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[9] <= ROM_output_A[9].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[10] <= ROM_output_A[10].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[11] <= ROM_output_A[11].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[12] <= ROM_output_A[12].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[13] <= ROM_output_A[13].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[14] <= ROM_output_A[14].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_A[15] <= ROM_output_A[15].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[0] <= ROM_output_B[0].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[1] <= ROM_output_B[1].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[2] <= ROM_output_B[2].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[3] <= ROM_output_B[3].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[4] <= ROM_output_B[4].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[5] <= ROM_output_B[5].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[6] <= ROM_output_B[6].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[7] <= ROM_output_B[7].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[8] <= ROM_output_B[8].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[9] <= ROM_output_B[9].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[10] <= ROM_output_B[10].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[11] <= ROM_output_B[11].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[12] <= ROM_output_B[12].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[13] <= ROM_output_B[13].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[14] <= ROM_output_B[14].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[15] <= ROM_output_B[15].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[16] <= ROM_output_B[16].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[17] <= ROM_output_B[17].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[18] <= ROM_output_B[18].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[19] <= ROM_output_B[19].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[20] <= ROM_output_B[20].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[21] <= ROM_output_B[21].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[22] <= ROM_output_B[22].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[23] <= ROM_output_B[23].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[24] <= ROM_output_B[24].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[25] <= ROM_output_B[25].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[26] <= ROM_output_B[26].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[27] <= ROM_output_B[27].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[28] <= ROM_output_B[28].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[29] <= ROM_output_B[29].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[30] <= ROM_output_B[30].DB_MAX_OUTPUT_PORT_TYPE
del_ROM_output_B[31] <= ROM_output_B[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN3
rst => PL_state.OUTPUTSELECT
rst => PL_state.OUTPUTSELECT
rst => PL_state.OUTPUTSELECT
rst => PL_state.OUTPUTSELECT
rst => PL_state.OUTPUTSELECT
rst => PL_state.OUTPUTSELECT
rst => PL_state.OUTPUTSELECT
rst => PL_loading.OUTPUTSELECT
rst => PL_ready.OUTPUTSELECT
rst => PL_inOperation.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputLength.OUTPUTSELECT
rst => PL_outputEn.OUTPUTSELECT
rst => RAM_writeEN.OUTPUTSELECT
rst => RAM_address_A.OUTPUTSELECT
rst => RAM_address_A.OUTPUTSELECT
rst => RAM_address_A.OUTPUTSELECT
rst => RAM_address_A.OUTPUTSELECT
rst => RAM_address_A.OUTPUTSELECT
rst => RAM_address_A.OUTPUTSELECT
rst => RAM_address_A.OUTPUTSELECT
rst => RAM_address_A.OUTPUTSELECT
rst => RAM_address_A.OUTPUTSELECT
rst => RAM_address_A.OUTPUTSELECT
rst => RAM_address_A.OUTPUTSELECT
rst => RAM_address_A.OUTPUTSELECT
rst => RAM_address_B.OUTPUTSELECT
rst => RAM_address_B.OUTPUTSELECT
rst => RAM_address_B.OUTPUTSELECT
rst => RAM_address_B.OUTPUTSELECT
rst => RAM_address_B.OUTPUTSELECT
rst => RAM_address_B.OUTPUTSELECT
rst => RAM_address_B.OUTPUTSELECT
rst => RAM_address_B.OUTPUTSELECT
rst => RAM_address_B.OUTPUTSELECT
rst => RAM_address_B.OUTPUTSELECT
rst => RAM_address_B.OUTPUTSELECT
rst => ROM_address_A.OUTPUTSELECT
rst => ROM_address_A.OUTPUTSELECT
rst => ROM_address_A.OUTPUTSELECT
rst => ROM_address_A.OUTPUTSELECT
rst => ROM_address_A.OUTPUTSELECT
rst => ROM_address_A.OUTPUTSELECT
rst => ROM_address_A.OUTPUTSELECT
rst => ROM_address_A.OUTPUTSELECT
rst => ROM_address_A.OUTPUTSELECT
rst => ROM_address_A.OUTPUTSELECT
rst => ROM_address_A.OUTPUTSELECT
rst => ROM_address_A.OUTPUTSELECT
rst => ROM_address_B.OUTPUTSELECT
rst => ROM_address_B.OUTPUTSELECT
rst => ROM_address_B.OUTPUTSELECT
rst => ROM_address_B.OUTPUTSELECT
rst => ROM_address_B.OUTPUTSELECT
rst => ROM_address_B.OUTPUTSELECT
rst => ROM_address_B.OUTPUTSELECT
rst => ROM_address_B.OUTPUTSELECT
rst => ROM_address_B.OUTPUTSELECT
rst => ROM_address_B.OUTPUTSELECT
rst => ROM_address_B.OUTPUTSELECT
rst => PL_prev_prog[1].ENA
rst => PL_prev_prog[0].ENA
rst => PL_prev_prog[2].ENA
rst => PL_prev_prog[3].ENA
rst => PL_outputTimer[0].ENA
rst => PL_outputTimer[1].ENA
rst => PL_outputTimer[2].ENA
rst => PL_outputTimer[3].ENA
rst => PL_outputTimer[4].ENA
rst => PL_outputTimer[5].ENA
rst => PL_outputTimer[6].ENA
rst => PL_outputTimer[7].ENA
rst => PL_outputTimer[8].ENA
rst => PL_outputTimer[9].ENA
rst => PL_outputTimer[10].ENA
rst => PL_outputTimer[11].ENA
rst => PL_outputTimer[12].ENA
rst => PL_outputTimer[13].ENA
rst => PL_outputTimer[14].ENA
rst => PL_outputTimer[15].ENA
rst => PL_outputTimer[16].ENA
rst => PL_outputTimer[17].ENA
rst => PL_outputTimer[18].ENA
rst => PL_outputTimer[19].ENA
rst => PL_outputTimer[20].ENA
rst => PL_outputTimer[21].ENA
rst => PL_outputTimer[22].ENA
rst => PL_outputTimer[23].ENA
rst => PL_outputTimer[24].ENA
rst => PL_outputTimer[25].ENA
rst => PL_outputTimer[26].ENA
rst => PL_outputTimer[27].ENA
rst => PL_outputTimer[28].ENA
rst => PL_outputTimer[29].ENA
rst => PL_outputTimer[30].ENA
rst => PL_outputTimer[31].ENA
rst => PL_progCount[0].ENA
rst => PL_progCount[1].ENA
rst => PL_progCount[2].ENA
rst => PL_progCount[3].ENA
rst => PL_progCount[4].ENA
rst => PL_progCount[5].ENA
rst => PL_progCount[6].ENA
rst => PL_progCount[7].ENA
rst => PL_progCount[8].ENA
rst => PL_progCount[9].ENA
rst => PL_progCount[10].ENA
rst => PL_progCount[11].ENA
start => always0.IN1
start => PL_ready.OUTPUTSELECT
start => PL_inOperation.OUTPUTSELECT
start => PL_state.OUTPUTSELECT
start => PL_state.OUTPUTSELECT
start => PL_state.OUTPUTSELECT
start => PL_state.OUTPUTSELECT
start => PL_state.OUTPUTSELECT
start => PL_state.OUTPUTSELECT
start => PL_state.OUTPUTSELECT
start => PL_progCount.OUTPUTSELECT
start => PL_progCount.OUTPUTSELECT
start => PL_progCount.OUTPUTSELECT
start => PL_progCount.OUTPUTSELECT
start => PL_progCount.OUTPUTSELECT
start => PL_progCount.OUTPUTSELECT
start => PL_progCount.OUTPUTSELECT
start => PL_progCount.OUTPUTSELECT
start => PL_progCount.OUTPUTSELECT
start => PL_progCount.OUTPUTSELECT
start => PL_progCount.OUTPUTSELECT
start => PL_progCount.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => PL_outputTimer.OUTPUTSELECT
start => RAM_writeEN.OUTPUTSELECT
start => RAM_address_A.OUTPUTSELECT
start => RAM_address_A.OUTPUTSELECT
start => RAM_address_A.OUTPUTSELECT
start => RAM_address_A.OUTPUTSELECT
start => RAM_address_A.OUTPUTSELECT
start => RAM_address_A.OUTPUTSELECT
start => RAM_address_A.OUTPUTSELECT
start => RAM_address_A.OUTPUTSELECT
start => RAM_address_A.OUTPUTSELECT
start => RAM_address_A.OUTPUTSELECT
start => RAM_address_A.OUTPUTSELECT
start => RAM_address_A.OUTPUTSELECT
start => RAM_address_B.OUTPUTSELECT
start => RAM_address_B.OUTPUTSELECT
start => RAM_address_B.OUTPUTSELECT
start => RAM_address_B.OUTPUTSELECT
start => RAM_address_B.OUTPUTSELECT
start => RAM_address_B.OUTPUTSELECT
start => RAM_address_B.OUTPUTSELECT
start => RAM_address_B.OUTPUTSELECT
start => RAM_address_B.OUTPUTSELECT
start => RAM_address_B.OUTPUTSELECT
start => RAM_address_B.OUTPUTSELECT
start => PL_outputEn.OUTPUTSELECT
start => PL_ready.OUTPUTSELECT
start => PL_state.OUTPUTSELECT
start => PL_state.OUTPUTSELECT
start => PL_state.OUTPUTSELECT
start => PL_state.OUTPUTSELECT
start => PL_state.OUTPUTSELECT
start => PL_state.OUTPUTSELECT
start => PL_state.OUTPUTSELECT
stop => PL_outputEn.OUTPUTSELECT
stop => PL_inOperation.OUTPUTSELECT
stop => PL_state.OUTPUTSELECT
stop => PL_state.OUTPUTSELECT
stop => PL_state.OUTPUTSELECT
stop => PL_state.OUTPUTSELECT
stop => PL_state.OUTPUTSELECT
stop => PL_state.OUTPUTSELECT
stop => PL_state.OUTPUTSELECT
stop => RAM_writeEN.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => PL_outputTimer.OUTPUTSELECT
stop => RAM_address_A.OUTPUTSELECT
stop => RAM_address_A.OUTPUTSELECT
stop => RAM_address_A.OUTPUTSELECT
stop => RAM_address_A.OUTPUTSELECT
stop => RAM_address_A.OUTPUTSELECT
stop => RAM_address_A.OUTPUTSELECT
stop => RAM_address_A.OUTPUTSELECT
stop => RAM_address_A.OUTPUTSELECT
stop => RAM_address_A.OUTPUTSELECT
stop => RAM_address_A.OUTPUTSELECT
stop => RAM_address_A.OUTPUTSELECT
stop => RAM_address_A.OUTPUTSELECT
stop => RAM_address_B.OUTPUTSELECT
stop => RAM_address_B.OUTPUTSELECT
stop => RAM_address_B.OUTPUTSELECT
stop => RAM_address_B.OUTPUTSELECT
stop => RAM_address_B.OUTPUTSELECT
stop => RAM_address_B.OUTPUTSELECT
stop => RAM_address_B.OUTPUTSELECT
stop => RAM_address_B.OUTPUTSELECT
stop => RAM_address_B.OUTPUTSELECT
stop => RAM_address_B.OUTPUTSELECT
stop => RAM_address_B.OUTPUTSELECT
stop => PL_progCount.OUTPUTSELECT
stop => PL_progCount.OUTPUTSELECT
stop => PL_progCount.OUTPUTSELECT
stop => PL_progCount.OUTPUTSELECT
stop => PL_progCount.OUTPUTSELECT
stop => PL_progCount.OUTPUTSELECT
stop => PL_progCount.OUTPUTSELECT
stop => PL_progCount.OUTPUTSELECT
stop => PL_progCount.OUTPUTSELECT
stop => PL_progCount.OUTPUTSELECT
stop => PL_progCount.OUTPUTSELECT
stop => PL_progCount.OUTPUTSELECT
loop => PL_progCount.OUTPUTSELECT
loop => PL_progCount.OUTPUTSELECT
loop => PL_progCount.OUTPUTSELECT
loop => PL_progCount.OUTPUTSELECT
loop => PL_progCount.OUTPUTSELECT
loop => PL_progCount.OUTPUTSELECT
loop => PL_progCount.OUTPUTSELECT
loop => PL_progCount.OUTPUTSELECT
loop => PL_progCount.OUTPUTSELECT
loop => PL_progCount.OUTPUTSELECT
loop => PL_progCount.OUTPUTSELECT
loop => PL_progCount.OUTPUTSELECT
loop => RAM_address_A.OUTPUTSELECT
loop => RAM_address_A.OUTPUTSELECT
loop => RAM_address_A.OUTPUTSELECT
loop => RAM_address_A.OUTPUTSELECT
loop => RAM_address_A.OUTPUTSELECT
loop => RAM_address_A.OUTPUTSELECT
loop => RAM_address_A.OUTPUTSELECT
loop => RAM_address_A.OUTPUTSELECT
loop => RAM_address_A.OUTPUTSELECT
loop => RAM_address_A.OUTPUTSELECT
loop => RAM_address_A.OUTPUTSELECT
loop => RAM_address_A.OUTPUTSELECT
loop => RAM_address_B.OUTPUTSELECT
loop => RAM_address_B.OUTPUTSELECT
loop => RAM_address_B.OUTPUTSELECT
loop => RAM_address_B.OUTPUTSELECT
loop => RAM_address_B.OUTPUTSELECT
loop => RAM_address_B.OUTPUTSELECT
loop => RAM_address_B.OUTPUTSELECT
loop => RAM_address_B.OUTPUTSELECT
loop => RAM_address_B.OUTPUTSELECT
loop => RAM_address_B.OUTPUTSELECT
loop => RAM_address_B.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_outputTimer.OUTPUTSELECT
loop => PL_inOperation.OUTPUTSELECT
loop => PL_state.OUTPUTSELECT
loop => PL_state.OUTPUTSELECT
loop => PL_state.OUTPUTSELECT
loop => PL_state.OUTPUTSELECT
loop => PL_state.OUTPUTSELECT
loop => PL_state.OUTPUTSELECT
loop => PL_state.OUTPUTSELECT
loop => PL_outputEn.DATAA
prog[0] => PL_prev_prog.DATAA
prog[0] => Equal0.IN3
prog[0] => Equal1.IN3
prog[0] => Equal2.IN0
prog[1] => PL_prev_prog.DATAA
prog[1] => Equal0.IN2
prog[1] => Equal1.IN2
prog[1] => Equal2.IN3
prog[2] => PL_prev_prog.DATAA
prog[2] => Equal0.IN1
prog[2] => Equal1.IN1
prog[2] => Equal2.IN2
prog[3] => PL_prev_prog.DATAA
prog[3] => Equal0.IN0
prog[3] => Equal1.IN0
prog[3] => Equal2.IN1
loading <= PL_loading.DB_MAX_OUTPUT_PORT_TYPE
ready <= PL_ready.DB_MAX_OUTPUT_PORT_TYPE
inOperation <= PL_inOperation.DB_MAX_OUTPUT_PORT_TYPE
in0 <= in0.DB_MAX_OUTPUT_PORT_TYPE
in1 <= in1.DB_MAX_OUTPUT_PORT_TYPE
in2 <= in2.DB_MAX_OUTPUT_PORT_TYPE
cw <= cw.DB_MAX_OUTPUT_PORT_TYPE


|sthv749_driver_RAM_LCD|sthv749_driver:sthv749_driver|programLoader:programLoader|progRAM:progRAM
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|sthv749_driver_RAM_LCD|sthv749_driver:sthv749_driver|programLoader:programLoader|progRAM:progRAM|altsyncram:altsyncram_component
wren_a => altsyncram_4em2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_4em2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4em2:auto_generated.data_a[0]
data_a[1] => altsyncram_4em2:auto_generated.data_a[1]
data_a[2] => altsyncram_4em2:auto_generated.data_a[2]
data_a[3] => altsyncram_4em2:auto_generated.data_a[3]
data_a[4] => altsyncram_4em2:auto_generated.data_a[4]
data_a[5] => altsyncram_4em2:auto_generated.data_a[5]
data_a[6] => altsyncram_4em2:auto_generated.data_a[6]
data_a[7] => altsyncram_4em2:auto_generated.data_a[7]
data_a[8] => altsyncram_4em2:auto_generated.data_a[8]
data_a[9] => altsyncram_4em2:auto_generated.data_a[9]
data_a[10] => altsyncram_4em2:auto_generated.data_a[10]
data_a[11] => altsyncram_4em2:auto_generated.data_a[11]
data_a[12] => altsyncram_4em2:auto_generated.data_a[12]
data_a[13] => altsyncram_4em2:auto_generated.data_a[13]
data_a[14] => altsyncram_4em2:auto_generated.data_a[14]
data_a[15] => altsyncram_4em2:auto_generated.data_a[15]
data_b[0] => altsyncram_4em2:auto_generated.data_b[0]
data_b[1] => altsyncram_4em2:auto_generated.data_b[1]
data_b[2] => altsyncram_4em2:auto_generated.data_b[2]
data_b[3] => altsyncram_4em2:auto_generated.data_b[3]
data_b[4] => altsyncram_4em2:auto_generated.data_b[4]
data_b[5] => altsyncram_4em2:auto_generated.data_b[5]
data_b[6] => altsyncram_4em2:auto_generated.data_b[6]
data_b[7] => altsyncram_4em2:auto_generated.data_b[7]
data_b[8] => altsyncram_4em2:auto_generated.data_b[8]
data_b[9] => altsyncram_4em2:auto_generated.data_b[9]
data_b[10] => altsyncram_4em2:auto_generated.data_b[10]
data_b[11] => altsyncram_4em2:auto_generated.data_b[11]
data_b[12] => altsyncram_4em2:auto_generated.data_b[12]
data_b[13] => altsyncram_4em2:auto_generated.data_b[13]
data_b[14] => altsyncram_4em2:auto_generated.data_b[14]
data_b[15] => altsyncram_4em2:auto_generated.data_b[15]
data_b[16] => altsyncram_4em2:auto_generated.data_b[16]
data_b[17] => altsyncram_4em2:auto_generated.data_b[17]
data_b[18] => altsyncram_4em2:auto_generated.data_b[18]
data_b[19] => altsyncram_4em2:auto_generated.data_b[19]
data_b[20] => altsyncram_4em2:auto_generated.data_b[20]
data_b[21] => altsyncram_4em2:auto_generated.data_b[21]
data_b[22] => altsyncram_4em2:auto_generated.data_b[22]
data_b[23] => altsyncram_4em2:auto_generated.data_b[23]
data_b[24] => altsyncram_4em2:auto_generated.data_b[24]
data_b[25] => altsyncram_4em2:auto_generated.data_b[25]
data_b[26] => altsyncram_4em2:auto_generated.data_b[26]
data_b[27] => altsyncram_4em2:auto_generated.data_b[27]
data_b[28] => altsyncram_4em2:auto_generated.data_b[28]
data_b[29] => altsyncram_4em2:auto_generated.data_b[29]
data_b[30] => altsyncram_4em2:auto_generated.data_b[30]
data_b[31] => altsyncram_4em2:auto_generated.data_b[31]
address_a[0] => altsyncram_4em2:auto_generated.address_a[0]
address_a[1] => altsyncram_4em2:auto_generated.address_a[1]
address_a[2] => altsyncram_4em2:auto_generated.address_a[2]
address_a[3] => altsyncram_4em2:auto_generated.address_a[3]
address_a[4] => altsyncram_4em2:auto_generated.address_a[4]
address_a[5] => altsyncram_4em2:auto_generated.address_a[5]
address_a[6] => altsyncram_4em2:auto_generated.address_a[6]
address_a[7] => altsyncram_4em2:auto_generated.address_a[7]
address_a[8] => altsyncram_4em2:auto_generated.address_a[8]
address_a[9] => altsyncram_4em2:auto_generated.address_a[9]
address_a[10] => altsyncram_4em2:auto_generated.address_a[10]
address_a[11] => altsyncram_4em2:auto_generated.address_a[11]
address_b[0] => altsyncram_4em2:auto_generated.address_b[0]
address_b[1] => altsyncram_4em2:auto_generated.address_b[1]
address_b[2] => altsyncram_4em2:auto_generated.address_b[2]
address_b[3] => altsyncram_4em2:auto_generated.address_b[3]
address_b[4] => altsyncram_4em2:auto_generated.address_b[4]
address_b[5] => altsyncram_4em2:auto_generated.address_b[5]
address_b[6] => altsyncram_4em2:auto_generated.address_b[6]
address_b[7] => altsyncram_4em2:auto_generated.address_b[7]
address_b[8] => altsyncram_4em2:auto_generated.address_b[8]
address_b[9] => altsyncram_4em2:auto_generated.address_b[9]
address_b[10] => altsyncram_4em2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4em2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4em2:auto_generated.q_a[0]
q_a[1] <= altsyncram_4em2:auto_generated.q_a[1]
q_a[2] <= altsyncram_4em2:auto_generated.q_a[2]
q_a[3] <= altsyncram_4em2:auto_generated.q_a[3]
q_a[4] <= altsyncram_4em2:auto_generated.q_a[4]
q_a[5] <= altsyncram_4em2:auto_generated.q_a[5]
q_a[6] <= altsyncram_4em2:auto_generated.q_a[6]
q_a[7] <= altsyncram_4em2:auto_generated.q_a[7]
q_a[8] <= altsyncram_4em2:auto_generated.q_a[8]
q_a[9] <= altsyncram_4em2:auto_generated.q_a[9]
q_a[10] <= altsyncram_4em2:auto_generated.q_a[10]
q_a[11] <= altsyncram_4em2:auto_generated.q_a[11]
q_a[12] <= altsyncram_4em2:auto_generated.q_a[12]
q_a[13] <= altsyncram_4em2:auto_generated.q_a[13]
q_a[14] <= altsyncram_4em2:auto_generated.q_a[14]
q_a[15] <= altsyncram_4em2:auto_generated.q_a[15]
q_b[0] <= altsyncram_4em2:auto_generated.q_b[0]
q_b[1] <= altsyncram_4em2:auto_generated.q_b[1]
q_b[2] <= altsyncram_4em2:auto_generated.q_b[2]
q_b[3] <= altsyncram_4em2:auto_generated.q_b[3]
q_b[4] <= altsyncram_4em2:auto_generated.q_b[4]
q_b[5] <= altsyncram_4em2:auto_generated.q_b[5]
q_b[6] <= altsyncram_4em2:auto_generated.q_b[6]
q_b[7] <= altsyncram_4em2:auto_generated.q_b[7]
q_b[8] <= altsyncram_4em2:auto_generated.q_b[8]
q_b[9] <= altsyncram_4em2:auto_generated.q_b[9]
q_b[10] <= altsyncram_4em2:auto_generated.q_b[10]
q_b[11] <= altsyncram_4em2:auto_generated.q_b[11]
q_b[12] <= altsyncram_4em2:auto_generated.q_b[12]
q_b[13] <= altsyncram_4em2:auto_generated.q_b[13]
q_b[14] <= altsyncram_4em2:auto_generated.q_b[14]
q_b[15] <= altsyncram_4em2:auto_generated.q_b[15]
q_b[16] <= altsyncram_4em2:auto_generated.q_b[16]
q_b[17] <= altsyncram_4em2:auto_generated.q_b[17]
q_b[18] <= altsyncram_4em2:auto_generated.q_b[18]
q_b[19] <= altsyncram_4em2:auto_generated.q_b[19]
q_b[20] <= altsyncram_4em2:auto_generated.q_b[20]
q_b[21] <= altsyncram_4em2:auto_generated.q_b[21]
q_b[22] <= altsyncram_4em2:auto_generated.q_b[22]
q_b[23] <= altsyncram_4em2:auto_generated.q_b[23]
q_b[24] <= altsyncram_4em2:auto_generated.q_b[24]
q_b[25] <= altsyncram_4em2:auto_generated.q_b[25]
q_b[26] <= altsyncram_4em2:auto_generated.q_b[26]
q_b[27] <= altsyncram_4em2:auto_generated.q_b[27]
q_b[28] <= altsyncram_4em2:auto_generated.q_b[28]
q_b[29] <= altsyncram_4em2:auto_generated.q_b[29]
q_b[30] <= altsyncram_4em2:auto_generated.q_b[30]
q_b[31] <= altsyncram_4em2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sthv749_driver_RAM_LCD|sthv749_driver:sthv749_driver|programLoader:programLoader|progRAM:progRAM|altsyncram:altsyncram_component|altsyncram_4em2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a0.PORTBDATAIN1
data_b[17] => ram_block1a1.PORTBDATAIN1
data_b[18] => ram_block1a2.PORTBDATAIN1
data_b[19] => ram_block1a3.PORTBDATAIN1
data_b[20] => ram_block1a4.PORTBDATAIN1
data_b[21] => ram_block1a5.PORTBDATAIN1
data_b[22] => ram_block1a6.PORTBDATAIN1
data_b[23] => ram_block1a7.PORTBDATAIN1
data_b[24] => ram_block1a8.PORTBDATAIN1
data_b[25] => ram_block1a9.PORTBDATAIN1
data_b[26] => ram_block1a10.PORTBDATAIN1
data_b[27] => ram_block1a11.PORTBDATAIN1
data_b[28] => ram_block1a12.PORTBDATAIN1
data_b[29] => ram_block1a13.PORTBDATAIN1
data_b[30] => ram_block1a14.PORTBDATAIN1
data_b[31] => ram_block1a15.PORTBDATAIN1
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a0.PORTBDATAOUT1
q_b[17] <= ram_block1a1.PORTBDATAOUT1
q_b[18] <= ram_block1a2.PORTBDATAOUT1
q_b[19] <= ram_block1a3.PORTBDATAOUT1
q_b[20] <= ram_block1a4.PORTBDATAOUT1
q_b[21] <= ram_block1a5.PORTBDATAOUT1
q_b[22] <= ram_block1a6.PORTBDATAOUT1
q_b[23] <= ram_block1a7.PORTBDATAOUT1
q_b[24] <= ram_block1a8.PORTBDATAOUT1
q_b[25] <= ram_block1a9.PORTBDATAOUT1
q_b[26] <= ram_block1a10.PORTBDATAOUT1
q_b[27] <= ram_block1a11.PORTBDATAOUT1
q_b[28] <= ram_block1a12.PORTBDATAOUT1
q_b[29] <= ram_block1a13.PORTBDATAOUT1
q_b[30] <= ram_block1a14.PORTBDATAOUT1
q_b[31] <= ram_block1a15.PORTBDATAOUT1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|sthv749_driver_RAM_LCD|sthv749_driver:sthv749_driver|programLoader:programLoader|progROM_01:progROM_01
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
clock => clock.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|sthv749_driver_RAM_LCD|sthv749_driver:sthv749_driver|programLoader:programLoader|progROM_01:progROM_01|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vja2:auto_generated.data_a[0]
data_a[1] => altsyncram_vja2:auto_generated.data_a[1]
data_a[2] => altsyncram_vja2:auto_generated.data_a[2]
data_a[3] => altsyncram_vja2:auto_generated.data_a[3]
data_a[4] => altsyncram_vja2:auto_generated.data_a[4]
data_a[5] => altsyncram_vja2:auto_generated.data_a[5]
data_a[6] => altsyncram_vja2:auto_generated.data_a[6]
data_a[7] => altsyncram_vja2:auto_generated.data_a[7]
data_a[8] => altsyncram_vja2:auto_generated.data_a[8]
data_a[9] => altsyncram_vja2:auto_generated.data_a[9]
data_a[10] => altsyncram_vja2:auto_generated.data_a[10]
data_a[11] => altsyncram_vja2:auto_generated.data_a[11]
data_a[12] => altsyncram_vja2:auto_generated.data_a[12]
data_a[13] => altsyncram_vja2:auto_generated.data_a[13]
data_a[14] => altsyncram_vja2:auto_generated.data_a[14]
data_a[15] => altsyncram_vja2:auto_generated.data_a[15]
data_b[0] => altsyncram_vja2:auto_generated.data_b[0]
data_b[1] => altsyncram_vja2:auto_generated.data_b[1]
data_b[2] => altsyncram_vja2:auto_generated.data_b[2]
data_b[3] => altsyncram_vja2:auto_generated.data_b[3]
data_b[4] => altsyncram_vja2:auto_generated.data_b[4]
data_b[5] => altsyncram_vja2:auto_generated.data_b[5]
data_b[6] => altsyncram_vja2:auto_generated.data_b[6]
data_b[7] => altsyncram_vja2:auto_generated.data_b[7]
data_b[8] => altsyncram_vja2:auto_generated.data_b[8]
data_b[9] => altsyncram_vja2:auto_generated.data_b[9]
data_b[10] => altsyncram_vja2:auto_generated.data_b[10]
data_b[11] => altsyncram_vja2:auto_generated.data_b[11]
data_b[12] => altsyncram_vja2:auto_generated.data_b[12]
data_b[13] => altsyncram_vja2:auto_generated.data_b[13]
data_b[14] => altsyncram_vja2:auto_generated.data_b[14]
data_b[15] => altsyncram_vja2:auto_generated.data_b[15]
data_b[16] => altsyncram_vja2:auto_generated.data_b[16]
data_b[17] => altsyncram_vja2:auto_generated.data_b[17]
data_b[18] => altsyncram_vja2:auto_generated.data_b[18]
data_b[19] => altsyncram_vja2:auto_generated.data_b[19]
data_b[20] => altsyncram_vja2:auto_generated.data_b[20]
data_b[21] => altsyncram_vja2:auto_generated.data_b[21]
data_b[22] => altsyncram_vja2:auto_generated.data_b[22]
data_b[23] => altsyncram_vja2:auto_generated.data_b[23]
data_b[24] => altsyncram_vja2:auto_generated.data_b[24]
data_b[25] => altsyncram_vja2:auto_generated.data_b[25]
data_b[26] => altsyncram_vja2:auto_generated.data_b[26]
data_b[27] => altsyncram_vja2:auto_generated.data_b[27]
data_b[28] => altsyncram_vja2:auto_generated.data_b[28]
data_b[29] => altsyncram_vja2:auto_generated.data_b[29]
data_b[30] => altsyncram_vja2:auto_generated.data_b[30]
data_b[31] => altsyncram_vja2:auto_generated.data_b[31]
address_a[0] => altsyncram_vja2:auto_generated.address_a[0]
address_a[1] => altsyncram_vja2:auto_generated.address_a[1]
address_a[2] => altsyncram_vja2:auto_generated.address_a[2]
address_a[3] => altsyncram_vja2:auto_generated.address_a[3]
address_a[4] => altsyncram_vja2:auto_generated.address_a[4]
address_a[5] => altsyncram_vja2:auto_generated.address_a[5]
address_a[6] => altsyncram_vja2:auto_generated.address_a[6]
address_a[7] => altsyncram_vja2:auto_generated.address_a[7]
address_a[8] => altsyncram_vja2:auto_generated.address_a[8]
address_a[9] => altsyncram_vja2:auto_generated.address_a[9]
address_a[10] => altsyncram_vja2:auto_generated.address_a[10]
address_a[11] => altsyncram_vja2:auto_generated.address_a[11]
address_b[0] => altsyncram_vja2:auto_generated.address_b[0]
address_b[1] => altsyncram_vja2:auto_generated.address_b[1]
address_b[2] => altsyncram_vja2:auto_generated.address_b[2]
address_b[3] => altsyncram_vja2:auto_generated.address_b[3]
address_b[4] => altsyncram_vja2:auto_generated.address_b[4]
address_b[5] => altsyncram_vja2:auto_generated.address_b[5]
address_b[6] => altsyncram_vja2:auto_generated.address_b[6]
address_b[7] => altsyncram_vja2:auto_generated.address_b[7]
address_b[8] => altsyncram_vja2:auto_generated.address_b[8]
address_b[9] => altsyncram_vja2:auto_generated.address_b[9]
address_b[10] => altsyncram_vja2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vja2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vja2:auto_generated.q_a[0]
q_a[1] <= altsyncram_vja2:auto_generated.q_a[1]
q_a[2] <= altsyncram_vja2:auto_generated.q_a[2]
q_a[3] <= altsyncram_vja2:auto_generated.q_a[3]
q_a[4] <= altsyncram_vja2:auto_generated.q_a[4]
q_a[5] <= altsyncram_vja2:auto_generated.q_a[5]
q_a[6] <= altsyncram_vja2:auto_generated.q_a[6]
q_a[7] <= altsyncram_vja2:auto_generated.q_a[7]
q_a[8] <= altsyncram_vja2:auto_generated.q_a[8]
q_a[9] <= altsyncram_vja2:auto_generated.q_a[9]
q_a[10] <= altsyncram_vja2:auto_generated.q_a[10]
q_a[11] <= altsyncram_vja2:auto_generated.q_a[11]
q_a[12] <= altsyncram_vja2:auto_generated.q_a[12]
q_a[13] <= altsyncram_vja2:auto_generated.q_a[13]
q_a[14] <= altsyncram_vja2:auto_generated.q_a[14]
q_a[15] <= altsyncram_vja2:auto_generated.q_a[15]
q_b[0] <= altsyncram_vja2:auto_generated.q_b[0]
q_b[1] <= altsyncram_vja2:auto_generated.q_b[1]
q_b[2] <= altsyncram_vja2:auto_generated.q_b[2]
q_b[3] <= altsyncram_vja2:auto_generated.q_b[3]
q_b[4] <= altsyncram_vja2:auto_generated.q_b[4]
q_b[5] <= altsyncram_vja2:auto_generated.q_b[5]
q_b[6] <= altsyncram_vja2:auto_generated.q_b[6]
q_b[7] <= altsyncram_vja2:auto_generated.q_b[7]
q_b[8] <= altsyncram_vja2:auto_generated.q_b[8]
q_b[9] <= altsyncram_vja2:auto_generated.q_b[9]
q_b[10] <= altsyncram_vja2:auto_generated.q_b[10]
q_b[11] <= altsyncram_vja2:auto_generated.q_b[11]
q_b[12] <= altsyncram_vja2:auto_generated.q_b[12]
q_b[13] <= altsyncram_vja2:auto_generated.q_b[13]
q_b[14] <= altsyncram_vja2:auto_generated.q_b[14]
q_b[15] <= altsyncram_vja2:auto_generated.q_b[15]
q_b[16] <= altsyncram_vja2:auto_generated.q_b[16]
q_b[17] <= altsyncram_vja2:auto_generated.q_b[17]
q_b[18] <= altsyncram_vja2:auto_generated.q_b[18]
q_b[19] <= altsyncram_vja2:auto_generated.q_b[19]
q_b[20] <= altsyncram_vja2:auto_generated.q_b[20]
q_b[21] <= altsyncram_vja2:auto_generated.q_b[21]
q_b[22] <= altsyncram_vja2:auto_generated.q_b[22]
q_b[23] <= altsyncram_vja2:auto_generated.q_b[23]
q_b[24] <= altsyncram_vja2:auto_generated.q_b[24]
q_b[25] <= altsyncram_vja2:auto_generated.q_b[25]
q_b[26] <= altsyncram_vja2:auto_generated.q_b[26]
q_b[27] <= altsyncram_vja2:auto_generated.q_b[27]
q_b[28] <= altsyncram_vja2:auto_generated.q_b[28]
q_b[29] <= altsyncram_vja2:auto_generated.q_b[29]
q_b[30] <= altsyncram_vja2:auto_generated.q_b[30]
q_b[31] <= altsyncram_vja2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sthv749_driver_RAM_LCD|sthv749_driver:sthv749_driver|programLoader:programLoader|progROM_01:progROM_01|altsyncram:altsyncram_component|altsyncram_vja2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a0.PORTBDATAIN1
data_b[17] => ram_block1a1.PORTBDATAIN1
data_b[18] => ram_block1a2.PORTBDATAIN1
data_b[19] => ram_block1a3.PORTBDATAIN1
data_b[20] => ram_block1a4.PORTBDATAIN1
data_b[21] => ram_block1a5.PORTBDATAIN1
data_b[22] => ram_block1a6.PORTBDATAIN1
data_b[23] => ram_block1a7.PORTBDATAIN1
data_b[24] => ram_block1a8.PORTBDATAIN1
data_b[25] => ram_block1a9.PORTBDATAIN1
data_b[26] => ram_block1a10.PORTBDATAIN1
data_b[27] => ram_block1a11.PORTBDATAIN1
data_b[28] => ram_block1a12.PORTBDATAIN1
data_b[29] => ram_block1a13.PORTBDATAIN1
data_b[30] => ram_block1a14.PORTBDATAIN1
data_b[31] => ram_block1a15.PORTBDATAIN1
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a0.PORTBDATAOUT1
q_b[17] <= ram_block1a1.PORTBDATAOUT1
q_b[18] <= ram_block1a2.PORTBDATAOUT1
q_b[19] <= ram_block1a3.PORTBDATAOUT1
q_b[20] <= ram_block1a4.PORTBDATAOUT1
q_b[21] <= ram_block1a5.PORTBDATAOUT1
q_b[22] <= ram_block1a6.PORTBDATAOUT1
q_b[23] <= ram_block1a7.PORTBDATAOUT1
q_b[24] <= ram_block1a8.PORTBDATAOUT1
q_b[25] <= ram_block1a9.PORTBDATAOUT1
q_b[26] <= ram_block1a10.PORTBDATAOUT1
q_b[27] <= ram_block1a11.PORTBDATAOUT1
q_b[28] <= ram_block1a12.PORTBDATAOUT1
q_b[29] <= ram_block1a13.PORTBDATAOUT1
q_b[30] <= ram_block1a14.PORTBDATAOUT1
q_b[31] <= ram_block1a15.PORTBDATAOUT1


|sthv749_driver_RAM_LCD|sthv749_driver:sthv749_driver|programLoader:programLoader|progROM_02:progROM_02
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
clock => clock.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|sthv749_driver_RAM_LCD|sthv749_driver:sthv749_driver|programLoader:programLoader|progROM_02:progROM_02|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0ka2:auto_generated.data_a[0]
data_a[1] => altsyncram_0ka2:auto_generated.data_a[1]
data_a[2] => altsyncram_0ka2:auto_generated.data_a[2]
data_a[3] => altsyncram_0ka2:auto_generated.data_a[3]
data_a[4] => altsyncram_0ka2:auto_generated.data_a[4]
data_a[5] => altsyncram_0ka2:auto_generated.data_a[5]
data_a[6] => altsyncram_0ka2:auto_generated.data_a[6]
data_a[7] => altsyncram_0ka2:auto_generated.data_a[7]
data_a[8] => altsyncram_0ka2:auto_generated.data_a[8]
data_a[9] => altsyncram_0ka2:auto_generated.data_a[9]
data_a[10] => altsyncram_0ka2:auto_generated.data_a[10]
data_a[11] => altsyncram_0ka2:auto_generated.data_a[11]
data_a[12] => altsyncram_0ka2:auto_generated.data_a[12]
data_a[13] => altsyncram_0ka2:auto_generated.data_a[13]
data_a[14] => altsyncram_0ka2:auto_generated.data_a[14]
data_a[15] => altsyncram_0ka2:auto_generated.data_a[15]
data_b[0] => altsyncram_0ka2:auto_generated.data_b[0]
data_b[1] => altsyncram_0ka2:auto_generated.data_b[1]
data_b[2] => altsyncram_0ka2:auto_generated.data_b[2]
data_b[3] => altsyncram_0ka2:auto_generated.data_b[3]
data_b[4] => altsyncram_0ka2:auto_generated.data_b[4]
data_b[5] => altsyncram_0ka2:auto_generated.data_b[5]
data_b[6] => altsyncram_0ka2:auto_generated.data_b[6]
data_b[7] => altsyncram_0ka2:auto_generated.data_b[7]
data_b[8] => altsyncram_0ka2:auto_generated.data_b[8]
data_b[9] => altsyncram_0ka2:auto_generated.data_b[9]
data_b[10] => altsyncram_0ka2:auto_generated.data_b[10]
data_b[11] => altsyncram_0ka2:auto_generated.data_b[11]
data_b[12] => altsyncram_0ka2:auto_generated.data_b[12]
data_b[13] => altsyncram_0ka2:auto_generated.data_b[13]
data_b[14] => altsyncram_0ka2:auto_generated.data_b[14]
data_b[15] => altsyncram_0ka2:auto_generated.data_b[15]
data_b[16] => altsyncram_0ka2:auto_generated.data_b[16]
data_b[17] => altsyncram_0ka2:auto_generated.data_b[17]
data_b[18] => altsyncram_0ka2:auto_generated.data_b[18]
data_b[19] => altsyncram_0ka2:auto_generated.data_b[19]
data_b[20] => altsyncram_0ka2:auto_generated.data_b[20]
data_b[21] => altsyncram_0ka2:auto_generated.data_b[21]
data_b[22] => altsyncram_0ka2:auto_generated.data_b[22]
data_b[23] => altsyncram_0ka2:auto_generated.data_b[23]
data_b[24] => altsyncram_0ka2:auto_generated.data_b[24]
data_b[25] => altsyncram_0ka2:auto_generated.data_b[25]
data_b[26] => altsyncram_0ka2:auto_generated.data_b[26]
data_b[27] => altsyncram_0ka2:auto_generated.data_b[27]
data_b[28] => altsyncram_0ka2:auto_generated.data_b[28]
data_b[29] => altsyncram_0ka2:auto_generated.data_b[29]
data_b[30] => altsyncram_0ka2:auto_generated.data_b[30]
data_b[31] => altsyncram_0ka2:auto_generated.data_b[31]
address_a[0] => altsyncram_0ka2:auto_generated.address_a[0]
address_a[1] => altsyncram_0ka2:auto_generated.address_a[1]
address_a[2] => altsyncram_0ka2:auto_generated.address_a[2]
address_a[3] => altsyncram_0ka2:auto_generated.address_a[3]
address_a[4] => altsyncram_0ka2:auto_generated.address_a[4]
address_a[5] => altsyncram_0ka2:auto_generated.address_a[5]
address_a[6] => altsyncram_0ka2:auto_generated.address_a[6]
address_a[7] => altsyncram_0ka2:auto_generated.address_a[7]
address_a[8] => altsyncram_0ka2:auto_generated.address_a[8]
address_a[9] => altsyncram_0ka2:auto_generated.address_a[9]
address_a[10] => altsyncram_0ka2:auto_generated.address_a[10]
address_a[11] => altsyncram_0ka2:auto_generated.address_a[11]
address_b[0] => altsyncram_0ka2:auto_generated.address_b[0]
address_b[1] => altsyncram_0ka2:auto_generated.address_b[1]
address_b[2] => altsyncram_0ka2:auto_generated.address_b[2]
address_b[3] => altsyncram_0ka2:auto_generated.address_b[3]
address_b[4] => altsyncram_0ka2:auto_generated.address_b[4]
address_b[5] => altsyncram_0ka2:auto_generated.address_b[5]
address_b[6] => altsyncram_0ka2:auto_generated.address_b[6]
address_b[7] => altsyncram_0ka2:auto_generated.address_b[7]
address_b[8] => altsyncram_0ka2:auto_generated.address_b[8]
address_b[9] => altsyncram_0ka2:auto_generated.address_b[9]
address_b[10] => altsyncram_0ka2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0ka2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0ka2:auto_generated.q_a[0]
q_a[1] <= altsyncram_0ka2:auto_generated.q_a[1]
q_a[2] <= altsyncram_0ka2:auto_generated.q_a[2]
q_a[3] <= altsyncram_0ka2:auto_generated.q_a[3]
q_a[4] <= altsyncram_0ka2:auto_generated.q_a[4]
q_a[5] <= altsyncram_0ka2:auto_generated.q_a[5]
q_a[6] <= altsyncram_0ka2:auto_generated.q_a[6]
q_a[7] <= altsyncram_0ka2:auto_generated.q_a[7]
q_a[8] <= altsyncram_0ka2:auto_generated.q_a[8]
q_a[9] <= altsyncram_0ka2:auto_generated.q_a[9]
q_a[10] <= altsyncram_0ka2:auto_generated.q_a[10]
q_a[11] <= altsyncram_0ka2:auto_generated.q_a[11]
q_a[12] <= altsyncram_0ka2:auto_generated.q_a[12]
q_a[13] <= altsyncram_0ka2:auto_generated.q_a[13]
q_a[14] <= altsyncram_0ka2:auto_generated.q_a[14]
q_a[15] <= altsyncram_0ka2:auto_generated.q_a[15]
q_b[0] <= altsyncram_0ka2:auto_generated.q_b[0]
q_b[1] <= altsyncram_0ka2:auto_generated.q_b[1]
q_b[2] <= altsyncram_0ka2:auto_generated.q_b[2]
q_b[3] <= altsyncram_0ka2:auto_generated.q_b[3]
q_b[4] <= altsyncram_0ka2:auto_generated.q_b[4]
q_b[5] <= altsyncram_0ka2:auto_generated.q_b[5]
q_b[6] <= altsyncram_0ka2:auto_generated.q_b[6]
q_b[7] <= altsyncram_0ka2:auto_generated.q_b[7]
q_b[8] <= altsyncram_0ka2:auto_generated.q_b[8]
q_b[9] <= altsyncram_0ka2:auto_generated.q_b[9]
q_b[10] <= altsyncram_0ka2:auto_generated.q_b[10]
q_b[11] <= altsyncram_0ka2:auto_generated.q_b[11]
q_b[12] <= altsyncram_0ka2:auto_generated.q_b[12]
q_b[13] <= altsyncram_0ka2:auto_generated.q_b[13]
q_b[14] <= altsyncram_0ka2:auto_generated.q_b[14]
q_b[15] <= altsyncram_0ka2:auto_generated.q_b[15]
q_b[16] <= altsyncram_0ka2:auto_generated.q_b[16]
q_b[17] <= altsyncram_0ka2:auto_generated.q_b[17]
q_b[18] <= altsyncram_0ka2:auto_generated.q_b[18]
q_b[19] <= altsyncram_0ka2:auto_generated.q_b[19]
q_b[20] <= altsyncram_0ka2:auto_generated.q_b[20]
q_b[21] <= altsyncram_0ka2:auto_generated.q_b[21]
q_b[22] <= altsyncram_0ka2:auto_generated.q_b[22]
q_b[23] <= altsyncram_0ka2:auto_generated.q_b[23]
q_b[24] <= altsyncram_0ka2:auto_generated.q_b[24]
q_b[25] <= altsyncram_0ka2:auto_generated.q_b[25]
q_b[26] <= altsyncram_0ka2:auto_generated.q_b[26]
q_b[27] <= altsyncram_0ka2:auto_generated.q_b[27]
q_b[28] <= altsyncram_0ka2:auto_generated.q_b[28]
q_b[29] <= altsyncram_0ka2:auto_generated.q_b[29]
q_b[30] <= altsyncram_0ka2:auto_generated.q_b[30]
q_b[31] <= altsyncram_0ka2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sthv749_driver_RAM_LCD|sthv749_driver:sthv749_driver|programLoader:programLoader|progROM_02:progROM_02|altsyncram:altsyncram_component|altsyncram_0ka2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a0.PORTBDATAIN1
data_b[17] => ram_block1a1.PORTBDATAIN1
data_b[18] => ram_block1a2.PORTBDATAIN1
data_b[19] => ram_block1a3.PORTBDATAIN1
data_b[20] => ram_block1a4.PORTBDATAIN1
data_b[21] => ram_block1a5.PORTBDATAIN1
data_b[22] => ram_block1a6.PORTBDATAIN1
data_b[23] => ram_block1a7.PORTBDATAIN1
data_b[24] => ram_block1a8.PORTBDATAIN1
data_b[25] => ram_block1a9.PORTBDATAIN1
data_b[26] => ram_block1a10.PORTBDATAIN1
data_b[27] => ram_block1a11.PORTBDATAIN1
data_b[28] => ram_block1a12.PORTBDATAIN1
data_b[29] => ram_block1a13.PORTBDATAIN1
data_b[30] => ram_block1a14.PORTBDATAIN1
data_b[31] => ram_block1a15.PORTBDATAIN1
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a0.PORTBDATAOUT1
q_b[17] <= ram_block1a1.PORTBDATAOUT1
q_b[18] <= ram_block1a2.PORTBDATAOUT1
q_b[19] <= ram_block1a3.PORTBDATAOUT1
q_b[20] <= ram_block1a4.PORTBDATAOUT1
q_b[21] <= ram_block1a5.PORTBDATAOUT1
q_b[22] <= ram_block1a6.PORTBDATAOUT1
q_b[23] <= ram_block1a7.PORTBDATAOUT1
q_b[24] <= ram_block1a8.PORTBDATAOUT1
q_b[25] <= ram_block1a9.PORTBDATAOUT1
q_b[26] <= ram_block1a10.PORTBDATAOUT1
q_b[27] <= ram_block1a11.PORTBDATAOUT1
q_b[28] <= ram_block1a12.PORTBDATAOUT1
q_b[29] <= ram_block1a13.PORTBDATAOUT1
q_b[30] <= ram_block1a14.PORTBDATAOUT1
q_b[31] <= ram_block1a15.PORTBDATAOUT1


|sthv749_driver_RAM_LCD|LT24Top:LT24Top
clk => clk.IN2
rst => rst.IN1
resetApp <= LT24Display:Display.resetApp
loading => always2.IN1
ready => always2.IN1
inOperation => stringBuffer.DATAB
inOperation => stringBuffer.DATAB
inOperation => stringBuffer.DATAB
inOperation => stringBuffer.DATAB
inOperation => stringBuffer.DATAB
inOperation => stringBuffer.DATAB
inOperation => stringBuffer.DATAB
inOperation => stringBuffer.DATAB
inOperation => stringBuffer.DATAB
inOperation => stringBuffer.DATAB
inOperation => stringBuffer.DATAB
inOperation => stringBuffer.DATAB
inOperation => stringBuffer.DATAB
inOperation => stringBuffer.DATAB
inOperation => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => strLen.DATAB
loop => strLen.DATAB
loop => strLen.DATAB
loop => strLen.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
loop => stringBuffer.DATAB
progSel[0] => Equal1.IN7
progSel[0] => Equal2.IN7
progSel[1] => Equal1.IN6
progSel[1] => Equal2.IN6
progSel[2] => Equal1.IN5
progSel[2] => Equal2.IN5
progSel[3] => Equal1.IN4
progSel[3] => Equal2.IN4
LT24_WRn <= LT24Display:Display.LT24_WRn
LT24_RDn <= LT24Display:Display.LT24_RDn
LT24_CSn <= LT24Display:Display.LT24_CSn
LT24_RS <= LT24Display:Display.LT24_RS
LT24_RESETn <= LT24Display:Display.LT24_RESETn
LT24_D[0] <= LT24Display:Display.LT24_D
LT24_D[1] <= LT24Display:Display.LT24_D
LT24_D[2] <= LT24Display:Display.LT24_D
LT24_D[3] <= LT24Display:Display.LT24_D
LT24_D[4] <= LT24Display:Display.LT24_D
LT24_D[5] <= LT24Display:Display.LT24_D
LT24_D[6] <= LT24Display:Display.LT24_D
LT24_D[7] <= LT24Display:Display.LT24_D
LT24_D[8] <= LT24Display:Display.LT24_D
LT24_D[9] <= LT24Display:Display.LT24_D
LT24_D[10] <= LT24Display:Display.LT24_D
LT24_D[11] <= LT24Display:Display.LT24_D
LT24_D[12] <= LT24Display:Display.LT24_D
LT24_D[13] <= LT24Display:Display.LT24_D
LT24_D[14] <= LT24Display:Display.LT24_D
LT24_D[15] <= LT24Display:Display.LT24_D
LT24_LCD_ON <= LT24Display:Display.LT24_LCD_ON


|sthv749_driver_RAM_LCD|LT24Top:LT24Top|LT24Display:Display
clock => clock.IN3
globalReset => globalReset.IN1
resetApp <= resetApp.DB_MAX_OUTPUT_PORT_TYPE
xAddr[0] => xAddrTemp.DATAB
xAddr[1] => xAddrTemp.DATAB
xAddr[2] => xAddrTemp.DATAB
xAddr[3] => xAddrTemp.DATAB
xAddr[4] => xAddrTemp.DATAB
xAddr[5] => xAddrTemp.DATAB
xAddr[6] => xAddrTemp.DATAB
xAddr[7] => xAddrTemp.DATAB
yAddr[0] => yAddrTemp.DATAB
yAddr[1] => yAddrTemp.DATAB
yAddr[2] => yAddrTemp.DATAB
yAddr[3] => yAddrTemp.DATAB
yAddr[4] => yAddrTemp.DATAB
yAddr[5] => yAddrTemp.DATAB
yAddr[6] => yAddrTemp.DATAB
yAddr[7] => yAddrTemp.DATAB
yAddr[8] => yAddrTemp.DATAB
pixelData[0] => displayData.DATAB
pixelData[0] => pixelDataTemp.DATAB
pixelData[1] => displayData.DATAB
pixelData[1] => pixelDataTemp.DATAB
pixelData[2] => displayData.DATAB
pixelData[2] => pixelDataTemp.DATAB
pixelData[3] => displayData.DATAB
pixelData[3] => pixelDataTemp.DATAB
pixelData[4] => displayData.DATAB
pixelData[4] => pixelDataTemp.DATAB
pixelData[5] => displayData.DATAB
pixelData[5] => pixelDataTemp.DATAB
pixelData[6] => displayData.DATAB
pixelData[6] => pixelDataTemp.DATAB
pixelData[7] => displayData.DATAB
pixelData[7] => pixelDataTemp.DATAB
pixelData[8] => displayData.DATAB
pixelData[8] => pixelDataTemp.DATAB
pixelData[9] => displayData.DATAB
pixelData[9] => pixelDataTemp.DATAB
pixelData[10] => displayData.DATAB
pixelData[10] => pixelDataTemp.DATAB
pixelData[11] => displayData.DATAB
pixelData[11] => pixelDataTemp.DATAB
pixelData[12] => displayData.DATAB
pixelData[12] => pixelDataTemp.DATAB
pixelData[13] => displayData.DATAB
pixelData[13] => pixelDataTemp.DATAB
pixelData[14] => displayData.DATAB
pixelData[14] => pixelDataTemp.DATAB
pixelData[15] => displayData.DATAB
pixelData[15] => pixelDataTemp.DATAB
pixelWrite => always0.IN1
pixelReady <= pixelReady~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => displayRegSelect.DATAB
cmdData[0] => displayData.DATAB
cmdData[0] => displayData.DATAB
cmdData[1] => displayData.DATAB
cmdData[1] => displayData.DATAB
cmdData[2] => displayData.DATAB
cmdData[2] => displayData.DATAB
cmdData[3] => displayData.DATAB
cmdData[3] => displayData.DATAB
cmdData[4] => displayData.DATAB
cmdData[4] => displayData.DATAB
cmdData[5] => displayData.DATAB
cmdData[5] => displayData.DATAB
cmdData[6] => displayData.DATAB
cmdData[6] => displayData.DATAB
cmdData[7] => displayData.DATAB
cmdData[7] => displayData.DATAB
cmdWrite => always0.IN1
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdReady <= cmdReady~reg0.DB_MAX_OUTPUT_PORT_TYPE
LT24_WRn <= LT24DisplayInterface:LT24Iface.LT24_WRn
LT24_RDn <= LT24DisplayInterface:LT24Iface.LT24_RDn
LT24_CSn <= LT24DisplayInterface:LT24Iface.LT24_CSn
LT24_RS <= LT24DisplayInterface:LT24Iface.LT24_RS
LT24_RESETn <= LT24DisplayInterface:LT24Iface.LT24_RESETn
LT24_D[0] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_D[1] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_D[2] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_D[3] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_D[4] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_D[5] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_D[6] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_D[7] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_D[8] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_D[9] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_D[10] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_D[11] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_D[12] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_D[13] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_D[14] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_D[15] <= LT24DisplayInterface:LT24Iface.LT24_D
LT24_LCD_ON <= <VCC>


|sthv749_driver_RAM_LCD|LT24Top:LT24Top|LT24Display:Display|ResetSynchroniser:resetGen
clock => resetSync[0].CLK
clock => resetSync[1].CLK
clock => resetSync[2].CLK
clock => resetSync[3].CLK
resetIn => resetSync[0].PRESET
resetIn => resetSync[1].PRESET
resetIn => resetSync[2].PRESET
resetIn => resetSync[3].PRESET
resetOut <= resetSync[3].DB_MAX_OUTPUT_PORT_TYPE


|sthv749_driver_RAM_LCD|LT24Top:LT24Top|LT24Display:Display|LT24InitialData:initDataRom
clock => initData[0]~reg0.CLK
clock => initData[1]~reg0.CLK
clock => initData[2]~reg0.CLK
clock => initData[3]~reg0.CLK
clock => initData[4]~reg0.CLK
clock => initData[5]~reg0.CLK
clock => initData[6]~reg0.CLK
clock => initData[7]~reg0.CLK
clock => initData[8]~reg0.CLK
addr[0] => ROM.RADDR
addr[1] => ROM.RADDR1
addr[2] => ROM.RADDR2
addr[3] => ROM.RADDR3
addr[4] => ROM.RADDR4
addr[5] => ROM.RADDR5
addr[6] => ROM.RADDR6
initData[0] <= initData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[1] <= initData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[2] <= initData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[3] <= initData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[4] <= initData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[5] <= initData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[6] <= initData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[7] <= initData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[8] <= initData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxAddr[0] <= <GND>
maxAddr[1] <= <VCC>
maxAddr[2] <= <VCC>
maxAddr[3] <= <GND>
maxAddr[4] <= <GND>
maxAddr[5] <= <VCC>
maxAddr[6] <= <VCC>


|sthv749_driver_RAM_LCD|LT24Top:LT24Top|LT24Display:Display|LT24DisplayInterface:LT24Iface
clock => writeDly.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => LT24_RESETn.DATAIN
regSelect => LT24_RS.DATAIN
data[0] => LT24_D[0].DATAIN
data[1] => LT24_D[1].DATAIN
data[2] => LT24_D[2].DATAIN
data[3] => LT24_D[3].DATAIN
data[4] => LT24_D[4].DATAIN
data[5] => LT24_D[5].DATAIN
data[6] => LT24_D[6].DATAIN
data[7] => LT24_D[7].DATAIN
data[8] => LT24_D[8].DATAIN
data[9] => LT24_D[9].DATAIN
data[10] => LT24_D[10].DATAIN
data[11] => LT24_D[11].DATAIN
data[12] => LT24_D[12].DATAIN
data[13] => LT24_D[13].DATAIN
data[14] => LT24_D[14].DATAIN
data[15] => LT24_D[15].DATAIN
write => ready.IN1
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
LT24_WRn <= writeDly.DB_MAX_OUTPUT_PORT_TYPE
LT24_RDn <= <VCC>
LT24_CSn <= <GND>
LT24_RS <= regSelect.DB_MAX_OUTPUT_PORT_TYPE
LT24_RESETn <= reset.DB_MAX_OUTPUT_PORT_TYPE
LT24_D[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
LT24_D[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
LT24_D[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
LT24_D[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
LT24_D[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
LT24_D[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
LT24_D[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
LT24_D[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
LT24_D[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
LT24_D[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
LT24_D[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
LT24_D[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
LT24_D[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
LT24_D[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
LT24_D[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
LT24_D[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|sthv749_driver_RAM_LCD|LT24Top:LT24Top|textGenerator:textGen
clock => clock.IN1
enable => textPixEN.OUTPUTSELECT
xAddLCD[0] => LessThan2.IN8
xAddLCD[0] => LessThan3.IN18
xAddLCD[0] => Add18.IN16
xAddLCD[1] => LessThan2.IN7
xAddLCD[1] => LessThan3.IN17
xAddLCD[1] => Add18.IN15
xAddLCD[2] => LessThan2.IN6
xAddLCD[2] => LessThan3.IN16
xAddLCD[2] => Add18.IN14
xAddLCD[3] => LessThan2.IN5
xAddLCD[3] => LessThan3.IN15
xAddLCD[3] => Add18.IN13
xAddLCD[4] => LessThan2.IN4
xAddLCD[4] => LessThan3.IN14
xAddLCD[4] => Add18.IN12
xAddLCD[5] => LessThan2.IN3
xAddLCD[5] => LessThan3.IN13
xAddLCD[5] => Add18.IN11
xAddLCD[6] => LessThan2.IN2
xAddLCD[6] => LessThan3.IN12
xAddLCD[6] => Add18.IN10
xAddLCD[7] => LessThan2.IN1
xAddLCD[7] => LessThan3.IN11
xAddLCD[7] => Add18.IN9
yAddLCD[0] => LessThan0.IN9
yAddLCD[0] => LessThan1.IN9
yAddLCD[0] => Add6.IN18
yAddLCD[0] => Add12.IN9
yAddLCD[1] => LessThan0.IN8
yAddLCD[1] => LessThan1.IN8
yAddLCD[1] => Add6.IN17
yAddLCD[1] => Add12.IN8
yAddLCD[2] => LessThan0.IN7
yAddLCD[2] => LessThan1.IN7
yAddLCD[2] => Add6.IN16
yAddLCD[2] => Add12.IN7
yAddLCD[3] => LessThan0.IN6
yAddLCD[3] => LessThan1.IN6
yAddLCD[3] => Add6.IN15
yAddLCD[3] => Add12.IN6
yAddLCD[4] => LessThan0.IN5
yAddLCD[4] => LessThan1.IN5
yAddLCD[4] => Add6.IN14
yAddLCD[4] => Add12.IN5
yAddLCD[5] => LessThan0.IN4
yAddLCD[5] => LessThan1.IN4
yAddLCD[5] => Add6.IN13
yAddLCD[5] => Add12.IN4
yAddLCD[6] => LessThan0.IN3
yAddLCD[6] => LessThan1.IN3
yAddLCD[6] => Add6.IN12
yAddLCD[6] => Add12.IN3
yAddLCD[7] => LessThan0.IN2
yAddLCD[7] => LessThan1.IN2
yAddLCD[7] => Add6.IN11
yAddLCD[7] => Add12.IN2
yAddLCD[8] => LessThan0.IN1
yAddLCD[8] => LessThan1.IN1
yAddLCD[8] => Add6.IN10
yAddLCD[8] => Add12.IN1
xAddText[0] => LessThan2.IN16
xAddText[0] => Add5.IN16
xAddText[0] => Add18.IN8
xAddText[1] => LessThan2.IN15
xAddText[1] => Add5.IN15
xAddText[1] => Add18.IN7
xAddText[2] => LessThan2.IN14
xAddText[2] => Add5.IN14
xAddText[2] => Add18.IN6
xAddText[3] => LessThan2.IN13
xAddText[3] => Add5.IN13
xAddText[3] => Add18.IN5
xAddText[4] => LessThan2.IN12
xAddText[4] => Add5.IN12
xAddText[4] => Add18.IN4
xAddText[5] => LessThan2.IN11
xAddText[5] => Add5.IN11
xAddText[5] => Add18.IN3
xAddText[6] => LessThan2.IN10
xAddText[6] => Add5.IN10
xAddText[6] => Add18.IN2
xAddText[7] => LessThan2.IN9
xAddText[7] => Add5.IN9
xAddText[7] => Add18.IN1
yAddText[0] => Add4.IN64
yAddText[0] => LessThan0.IN18
yAddText[0] => Add12.IN18
yAddText[1] => Add4.IN63
yAddText[1] => LessThan0.IN17
yAddText[1] => Add12.IN17
yAddText[2] => Add4.IN62
yAddText[2] => LessThan0.IN16
yAddText[2] => Add12.IN16
yAddText[3] => Add4.IN61
yAddText[3] => LessThan0.IN15
yAddText[3] => Add12.IN15
yAddText[4] => Add4.IN60
yAddText[4] => LessThan0.IN14
yAddText[4] => Add12.IN14
yAddText[5] => Add4.IN59
yAddText[5] => LessThan0.IN13
yAddText[5] => Add12.IN13
yAddText[6] => Add4.IN58
yAddText[6] => LessThan0.IN12
yAddText[6] => Add12.IN12
yAddText[7] => Add4.IN57
yAddText[7] => LessThan0.IN11
yAddText[7] => Add12.IN11
yAddText[8] => Add4.IN56
yAddText[8] => LessThan0.IN10
yAddText[8] => Add12.IN10
textString[0] => Mux7.IN520
textString[1] => Mux6.IN519
textString[2] => Mux5.IN518
textString[3] => Mux4.IN517
textString[4] => Mux3.IN516
textString[5] => Mux2.IN515
textString[6] => Mux1.IN514
textString[7] => Mux0.IN513
textString[8] => Mux7.IN512
textString[9] => Mux6.IN511
textString[10] => Mux5.IN510
textString[11] => Mux4.IN509
textString[12] => Mux3.IN508
textString[13] => Mux2.IN507
textString[14] => Mux1.IN506
textString[15] => Mux0.IN505
textString[16] => Mux7.IN504
textString[17] => Mux6.IN503
textString[18] => Mux5.IN502
textString[19] => Mux4.IN501
textString[20] => Mux3.IN500
textString[21] => Mux2.IN499
textString[22] => Mux1.IN498
textString[23] => Mux0.IN497
textString[24] => Mux7.IN496
textString[25] => Mux6.IN495
textString[26] => Mux5.IN494
textString[27] => Mux4.IN493
textString[28] => Mux3.IN492
textString[29] => Mux2.IN491
textString[30] => Mux1.IN490
textString[31] => Mux0.IN489
textString[32] => Mux7.IN488
textString[33] => Mux6.IN487
textString[34] => Mux5.IN486
textString[35] => Mux4.IN485
textString[36] => Mux3.IN484
textString[37] => Mux2.IN483
textString[38] => Mux1.IN482
textString[39] => Mux0.IN481
textString[40] => Mux7.IN480
textString[41] => Mux6.IN479
textString[42] => Mux5.IN478
textString[43] => Mux4.IN477
textString[44] => Mux3.IN476
textString[45] => Mux2.IN475
textString[46] => Mux1.IN474
textString[47] => Mux0.IN473
textString[48] => Mux7.IN472
textString[49] => Mux6.IN471
textString[50] => Mux5.IN470
textString[51] => Mux4.IN469
textString[52] => Mux3.IN468
textString[53] => Mux2.IN467
textString[54] => Mux1.IN466
textString[55] => Mux0.IN465
textString[56] => Mux7.IN464
textString[57] => Mux6.IN463
textString[58] => Mux5.IN462
textString[59] => Mux4.IN461
textString[60] => Mux3.IN460
textString[61] => Mux2.IN459
textString[62] => Mux1.IN458
textString[63] => Mux0.IN457
textString[64] => Mux7.IN456
textString[65] => Mux6.IN455
textString[66] => Mux5.IN454
textString[67] => Mux4.IN453
textString[68] => Mux3.IN452
textString[69] => Mux2.IN451
textString[70] => Mux1.IN450
textString[71] => Mux0.IN449
textString[72] => Mux7.IN448
textString[73] => Mux6.IN447
textString[74] => Mux5.IN446
textString[75] => Mux4.IN445
textString[76] => Mux3.IN444
textString[77] => Mux2.IN443
textString[78] => Mux1.IN442
textString[79] => Mux0.IN441
textString[80] => Mux7.IN440
textString[81] => Mux6.IN439
textString[82] => Mux5.IN438
textString[83] => Mux4.IN437
textString[84] => Mux3.IN436
textString[85] => Mux2.IN435
textString[86] => Mux1.IN434
textString[87] => Mux0.IN433
textString[88] => Mux7.IN432
textString[89] => Mux6.IN431
textString[90] => Mux5.IN430
textString[91] => Mux4.IN429
textString[92] => Mux3.IN428
textString[93] => Mux2.IN427
textString[94] => Mux1.IN426
textString[95] => Mux0.IN425
textString[96] => Mux7.IN424
textString[97] => Mux6.IN423
textString[98] => Mux5.IN422
textString[99] => Mux4.IN421
textString[100] => Mux3.IN420
textString[101] => Mux2.IN419
textString[102] => Mux1.IN418
textString[103] => Mux0.IN417
textString[104] => Mux7.IN416
textString[105] => Mux6.IN415
textString[106] => Mux5.IN414
textString[107] => Mux4.IN413
textString[108] => Mux3.IN412
textString[109] => Mux2.IN411
textString[110] => Mux1.IN410
textString[111] => Mux0.IN409
textString[112] => Mux7.IN408
textString[113] => Mux6.IN407
textString[114] => Mux5.IN406
textString[115] => Mux4.IN405
textString[116] => Mux3.IN404
textString[117] => Mux2.IN403
textString[118] => Mux1.IN402
textString[119] => Mux0.IN401
textString[120] => Mux7.IN400
textString[121] => Mux6.IN399
textString[122] => Mux5.IN398
textString[123] => Mux4.IN397
textString[124] => Mux3.IN396
textString[125] => Mux2.IN395
textString[126] => Mux1.IN394
textString[127] => Mux0.IN393
textString[128] => Mux7.IN392
textString[129] => Mux6.IN391
textString[130] => Mux5.IN390
textString[131] => Mux4.IN389
textString[132] => Mux3.IN388
textString[133] => Mux2.IN387
textString[134] => Mux1.IN386
textString[135] => Mux0.IN385
textString[136] => Mux7.IN384
textString[137] => Mux6.IN383
textString[138] => Mux5.IN382
textString[139] => Mux4.IN381
textString[140] => Mux3.IN380
textString[141] => Mux2.IN379
textString[142] => Mux1.IN378
textString[143] => Mux0.IN377
textString[144] => Mux7.IN376
textString[145] => Mux6.IN375
textString[146] => Mux5.IN374
textString[147] => Mux4.IN373
textString[148] => Mux3.IN372
textString[149] => Mux2.IN371
textString[150] => Mux1.IN370
textString[151] => Mux0.IN369
textString[152] => Mux7.IN368
textString[153] => Mux6.IN367
textString[154] => Mux5.IN366
textString[155] => Mux4.IN365
textString[156] => Mux3.IN364
textString[157] => Mux2.IN363
textString[158] => Mux1.IN362
textString[159] => Mux0.IN361
textString[160] => Mux7.IN360
textString[161] => Mux6.IN359
textString[162] => Mux5.IN358
textString[163] => Mux4.IN357
textString[164] => Mux3.IN356
textString[165] => Mux2.IN355
textString[166] => Mux1.IN354
textString[167] => Mux0.IN353
textString[168] => Mux7.IN352
textString[169] => Mux6.IN351
textString[170] => Mux5.IN350
textString[171] => Mux4.IN349
textString[172] => Mux3.IN348
textString[173] => Mux2.IN347
textString[174] => Mux1.IN346
textString[175] => Mux0.IN345
textString[176] => Mux7.IN344
textString[177] => Mux6.IN343
textString[178] => Mux5.IN342
textString[179] => Mux4.IN341
textString[180] => Mux3.IN340
textString[181] => Mux2.IN339
textString[182] => Mux1.IN338
textString[183] => Mux0.IN337
textString[184] => Mux7.IN336
textString[185] => Mux6.IN335
textString[186] => Mux5.IN334
textString[187] => Mux4.IN333
textString[188] => Mux3.IN332
textString[189] => Mux2.IN331
textString[190] => Mux1.IN330
textString[191] => Mux0.IN329
textString[192] => Mux7.IN328
textString[193] => Mux6.IN327
textString[194] => Mux5.IN326
textString[195] => Mux4.IN325
textString[196] => Mux3.IN324
textString[197] => Mux2.IN323
textString[198] => Mux1.IN322
textString[199] => Mux0.IN321
textString[200] => Mux7.IN320
textString[201] => Mux6.IN319
textString[202] => Mux5.IN318
textString[203] => Mux4.IN317
textString[204] => Mux3.IN316
textString[205] => Mux2.IN315
textString[206] => Mux1.IN314
textString[207] => Mux0.IN313
textString[208] => Mux7.IN312
textString[209] => Mux6.IN311
textString[210] => Mux5.IN310
textString[211] => Mux4.IN309
textString[212] => Mux3.IN308
textString[213] => Mux2.IN307
textString[214] => Mux1.IN306
textString[215] => Mux0.IN305
textString[216] => Mux7.IN304
textString[217] => Mux6.IN303
textString[218] => Mux5.IN302
textString[219] => Mux4.IN301
textString[220] => Mux3.IN300
textString[221] => Mux2.IN299
textString[222] => Mux1.IN298
textString[223] => Mux0.IN297
textString[224] => Mux7.IN296
textString[225] => Mux6.IN295
textString[226] => Mux5.IN294
textString[227] => Mux4.IN293
textString[228] => Mux3.IN292
textString[229] => Mux2.IN291
textString[230] => Mux1.IN290
textString[231] => Mux0.IN289
textString[232] => Mux7.IN288
textString[233] => Mux6.IN287
textString[234] => Mux5.IN286
textString[235] => Mux4.IN285
textString[236] => Mux3.IN284
textString[237] => Mux2.IN283
textString[238] => Mux1.IN282
textString[239] => Mux0.IN281
textString[240] => Mux7.IN280
textString[241] => Mux6.IN279
textString[242] => Mux5.IN278
textString[243] => Mux4.IN277
textString[244] => Mux3.IN276
textString[245] => Mux2.IN275
textString[246] => Mux1.IN274
textString[247] => Mux0.IN273
textString[248] => Mux7.IN272
textString[249] => Mux6.IN271
textString[250] => Mux5.IN270
textString[251] => Mux4.IN269
textString[252] => Mux3.IN268
textString[253] => Mux2.IN267
textString[254] => Mux1.IN266
textString[255] => Mux0.IN265
textString[256] => Mux7.IN264
textString[257] => Mux6.IN263
textString[258] => Mux5.IN262
textString[259] => Mux4.IN261
textString[260] => Mux3.IN260
textString[261] => Mux2.IN259
textString[262] => Mux1.IN258
textString[263] => Mux0.IN257
textString[264] => Mux7.IN256
textString[265] => Mux6.IN255
textString[266] => Mux5.IN254
textString[267] => Mux4.IN253
textString[268] => Mux3.IN252
textString[269] => Mux2.IN251
textString[270] => Mux1.IN250
textString[271] => Mux0.IN249
textString[272] => Mux7.IN248
textString[273] => Mux6.IN247
textString[274] => Mux5.IN246
textString[275] => Mux4.IN245
textString[276] => Mux3.IN244
textString[277] => Mux2.IN243
textString[278] => Mux1.IN242
textString[279] => Mux0.IN241
textString[280] => Mux7.IN240
textString[281] => Mux6.IN239
textString[282] => Mux5.IN238
textString[283] => Mux4.IN237
textString[284] => Mux3.IN236
textString[285] => Mux2.IN235
textString[286] => Mux1.IN234
textString[287] => Mux0.IN233
textString[288] => Mux7.IN232
textString[289] => Mux6.IN231
textString[290] => Mux5.IN230
textString[291] => Mux4.IN229
textString[292] => Mux3.IN228
textString[293] => Mux2.IN227
textString[294] => Mux1.IN226
textString[295] => Mux0.IN225
textString[296] => Mux7.IN224
textString[297] => Mux6.IN223
textString[298] => Mux5.IN222
textString[299] => Mux4.IN221
textString[300] => Mux3.IN220
textString[301] => Mux2.IN219
textString[302] => Mux1.IN218
textString[303] => Mux0.IN217
textString[304] => Mux7.IN216
textString[305] => Mux6.IN215
textString[306] => Mux5.IN214
textString[307] => Mux4.IN213
textString[308] => Mux3.IN212
textString[309] => Mux2.IN211
textString[310] => Mux1.IN210
textString[311] => Mux0.IN209
textString[312] => Mux7.IN208
textString[313] => Mux6.IN207
textString[314] => Mux5.IN206
textString[315] => Mux4.IN205
textString[316] => Mux3.IN204
textString[317] => Mux2.IN203
textString[318] => Mux1.IN202
textString[319] => Mux0.IN201
textString[320] => Mux7.IN200
textString[321] => Mux6.IN199
textString[322] => Mux5.IN198
textString[323] => Mux4.IN197
textString[324] => Mux3.IN196
textString[325] => Mux2.IN195
textString[326] => Mux1.IN194
textString[327] => Mux0.IN193
textString[328] => Mux7.IN192
textString[329] => Mux6.IN191
textString[330] => Mux5.IN190
textString[331] => Mux4.IN189
textString[332] => Mux3.IN188
textString[333] => Mux2.IN187
textString[334] => Mux1.IN186
textString[335] => Mux0.IN185
textString[336] => Mux7.IN184
textString[337] => Mux6.IN183
textString[338] => Mux5.IN182
textString[339] => Mux4.IN181
textString[340] => Mux3.IN180
textString[341] => Mux2.IN179
textString[342] => Mux1.IN178
textString[343] => Mux0.IN177
textString[344] => Mux7.IN176
textString[345] => Mux6.IN175
textString[346] => Mux5.IN174
textString[347] => Mux4.IN173
textString[348] => Mux3.IN172
textString[349] => Mux2.IN171
textString[350] => Mux1.IN170
textString[351] => Mux0.IN169
textString[352] => Mux7.IN168
textString[353] => Mux6.IN167
textString[354] => Mux5.IN166
textString[355] => Mux4.IN165
textString[356] => Mux3.IN164
textString[357] => Mux2.IN163
textString[358] => Mux1.IN162
textString[359] => Mux0.IN161
stringLength[0] => Add0.IN12
stringLength[0] => Add1.IN12
stringLength[0] => Add3.IN64
stringLength[0] => Add7.IN12
stringLength[1] => Add0.IN11
stringLength[1] => Add1.IN11
stringLength[1] => Add2.IN62
stringLength[1] => Add7.IN11
stringLength[2] => Add0.IN9
stringLength[2] => Add0.IN10
stringLength[2] => Add1.IN10
stringLength[2] => Add7.IN10
stringLength[3] => Add0.IN7
stringLength[3] => Add0.IN8
stringLength[3] => Add1.IN9
stringLength[3] => Add7.IN9
stringLength[4] => Add0.IN5
stringLength[4] => Add0.IN6
stringLength[4] => Add1.IN8
stringLength[4] => Add7.IN8
stringLength[5] => Add0.IN3
stringLength[5] => Add0.IN4
stringLength[5] => Add1.IN7
stringLength[5] => Add7.IN7
textPixEN <= textPixEN.DB_MAX_OUTPUT_PORT_TYPE


|sthv749_driver_RAM_LCD|LT24Top:LT24Top|textGenerator:textGen|fontROM:fontBitmapROM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|sthv749_driver_RAM_LCD|LT24Top:LT24Top|textGenerator:textGen|fontROM:fontBitmapROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9rf1:auto_generated.address_a[0]
address_a[1] => altsyncram_9rf1:auto_generated.address_a[1]
address_a[2] => altsyncram_9rf1:auto_generated.address_a[2]
address_a[3] => altsyncram_9rf1:auto_generated.address_a[3]
address_a[4] => altsyncram_9rf1:auto_generated.address_a[4]
address_a[5] => altsyncram_9rf1:auto_generated.address_a[5]
address_a[6] => altsyncram_9rf1:auto_generated.address_a[6]
address_a[7] => altsyncram_9rf1:auto_generated.address_a[7]
address_a[8] => altsyncram_9rf1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9rf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9rf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9rf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9rf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_9rf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_9rf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_9rf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_9rf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_9rf1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sthv749_driver_RAM_LCD|LT24Top:LT24Top|textGenerator:textGen|fontROM:fontBitmapROM|altsyncram:altsyncram_component|altsyncram_9rf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|sthv749_driver_RAM_LCD|LT24Top:LT24Top|binaryToASCII:binaryToASCII
enable => enable.IN2
binaryInput[0] => binaryInput[0].IN1
binaryInput[1] => binaryInput[1].IN1
binaryInput[2] => binaryInput[2].IN1
binaryInput[3] => binaryInput[3].IN1
binaryInput[4] => binaryInput[4].IN1
binaryInput[5] => binaryInput[5].IN1
binaryInput[6] => binaryInput[6].IN1
binaryInput[7] => binaryInput[7].IN1
acsiiOutput[0] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[1] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[2] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[3] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[4] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[5] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[6] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[7] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[8] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[9] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[10] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[11] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[12] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[13] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[14] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[15] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[16] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[17] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[18] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[19] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[20] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[21] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[22] <= bcdToASCII:bcdToASCII.acsiiOutput
acsiiOutput[23] <= bcdToASCII:bcdToASCII.acsiiOutput


|sthv749_driver_RAM_LCD|LT24Top:LT24Top|binaryToASCII:binaryToASCII|hexToBcd:hexToBcd
bcdEnable => bcdValue[0].OE
bcdEnable => bcdValue[1].OE
bcdEnable => bcdValue[2].OE
bcdEnable => bcdValue[3].OE
bcdEnable => bcdValue[4].OE
bcdEnable => bcdValue[5].OE
bcdEnable => bcdValue[6].OE
bcdEnable => bcdValue[7].OE
bcdEnable => bcdValue[8].OE
bcdEnable => bcdValue[9].OE
bcdEnable => bcdValue[10].OE
bcdEnable => bcdValue[11].OE
hexValue[0] => bcdValue[0].DATAIN
hexValue[1] => LessThan5.IN8
hexValue[1] => Add5.IN8
hexValue[1] => bcdValueConversion[9].DATAA
hexValue[2] => LessThan3.IN8
hexValue[2] => Add3.IN8
hexValue[2] => bcdValueConversion.DATAA
hexValue[3] => LessThan2.IN8
hexValue[3] => Add2.IN8
hexValue[3] => bcdValueConversion.DATAA
hexValue[4] => LessThan1.IN8
hexValue[4] => Add1.IN8
hexValue[4] => bcdValueConversion.DATAA
hexValue[5] => LessThan0.IN6
hexValue[5] => Add0.IN6
hexValue[5] => bcdValueConversion.DATAA
hexValue[6] => LessThan0.IN5
hexValue[6] => Add0.IN5
hexValue[6] => bcdValueConversion.DATAA
hexValue[7] => LessThan0.IN4
hexValue[7] => Add0.IN4
hexValue[7] => bcdValueConversion.DATAA
bcdValue[0] <= bcdValue[0].DB_MAX_OUTPUT_PORT_TYPE
bcdValue[1] <= bcdValue[1].DB_MAX_OUTPUT_PORT_TYPE
bcdValue[2] <= bcdValue[2].DB_MAX_OUTPUT_PORT_TYPE
bcdValue[3] <= bcdValue[3].DB_MAX_OUTPUT_PORT_TYPE
bcdValue[4] <= bcdValue[4].DB_MAX_OUTPUT_PORT_TYPE
bcdValue[5] <= bcdValue[5].DB_MAX_OUTPUT_PORT_TYPE
bcdValue[6] <= bcdValue[6].DB_MAX_OUTPUT_PORT_TYPE
bcdValue[7] <= bcdValue[7].DB_MAX_OUTPUT_PORT_TYPE
bcdValue[8] <= bcdValue[8].DB_MAX_OUTPUT_PORT_TYPE
bcdValue[9] <= bcdValue[9].DB_MAX_OUTPUT_PORT_TYPE
bcdValue[10] <= bcdValue[10].DB_MAX_OUTPUT_PORT_TYPE
bcdValue[11] <= bcdValue[11].DB_MAX_OUTPUT_PORT_TYPE


|sthv749_driver_RAM_LCD|LT24Top:LT24Top|binaryToASCII:binaryToASCII|bcdToASCII:bcdToASCII
asciiEnable => ~NO_FANOUT~
bcdInput[0] => acsiiOutput[0].DATAIN
bcdInput[1] => acsiiOutput[1].DATAIN
bcdInput[2] => acsiiOutput[2].DATAIN
bcdInput[3] => acsiiOutput[3].DATAIN
bcdInput[4] => acsiiOutput[8].DATAIN
bcdInput[5] => acsiiOutput[9].DATAIN
bcdInput[6] => acsiiOutput[10].DATAIN
bcdInput[7] => acsiiOutput[11].DATAIN
bcdInput[8] => acsiiOutput[16].DATAIN
bcdInput[9] => acsiiOutput[17].DATAIN
bcdInput[10] => acsiiOutput[18].DATAIN
bcdInput[11] => acsiiOutput[19].DATAIN
acsiiOutput[0] <= bcdInput[0].DB_MAX_OUTPUT_PORT_TYPE
acsiiOutput[1] <= bcdInput[1].DB_MAX_OUTPUT_PORT_TYPE
acsiiOutput[2] <= bcdInput[2].DB_MAX_OUTPUT_PORT_TYPE
acsiiOutput[3] <= bcdInput[3].DB_MAX_OUTPUT_PORT_TYPE
acsiiOutput[4] <= <VCC>
acsiiOutput[5] <= <VCC>
acsiiOutput[6] <= <GND>
acsiiOutput[7] <= <GND>
acsiiOutput[8] <= bcdInput[4].DB_MAX_OUTPUT_PORT_TYPE
acsiiOutput[9] <= bcdInput[5].DB_MAX_OUTPUT_PORT_TYPE
acsiiOutput[10] <= bcdInput[6].DB_MAX_OUTPUT_PORT_TYPE
acsiiOutput[11] <= bcdInput[7].DB_MAX_OUTPUT_PORT_TYPE
acsiiOutput[12] <= <VCC>
acsiiOutput[13] <= <VCC>
acsiiOutput[14] <= <GND>
acsiiOutput[15] <= <GND>
acsiiOutput[16] <= bcdInput[8].DB_MAX_OUTPUT_PORT_TYPE
acsiiOutput[17] <= bcdInput[9].DB_MAX_OUTPUT_PORT_TYPE
acsiiOutput[18] <= bcdInput[10].DB_MAX_OUTPUT_PORT_TYPE
acsiiOutput[19] <= bcdInput[11].DB_MAX_OUTPUT_PORT_TYPE
acsiiOutput[20] <= <VCC>
acsiiOutput[21] <= <VCC>
acsiiOutput[22] <= <GND>
acsiiOutput[23] <= <GND>


