// Seed: 1912124051
module module_0 #(
    parameter id_3 = 32'd62
) (
    id_1
);
  input wire id_1;
  logic id_2;
  bit [1 'h0 : -1] _id_3, id_4, id_5, id_6[1 : id_3], id_7;
  wire id_8;
  always_ff begin : LABEL_0
    id_5 <= 1'b0;
  end
endmodule
module module_1 #(
    parameter id_16 = 32'd53
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16[id_16 : 1],
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  module_0 modCall_1 (id_21);
  input logic [7:0] _id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  always id_2['h0 : 1] = id_5;
  logic id_22;
  logic id_23;
endmodule
