// Seed: 359746395
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd48,
    parameter id_7 = 32'd56
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input logic [7:0] id_4;
  inout wire _id_3;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_1 = id_2;
  logic [1 : -1  !=?  id_3] _id_7;
  initial id_1[-1!=?id_7] <= 1'b0;
endmodule
