OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 54 270
[INFO GPL-0004] CoreAreaLxLy: 2052 2160
[INFO GPL-0005] CoreAreaUxUy: 97956 97740
[INFO GPL-0006] NumInstances: 16630
[INFO GPL-0007] NumPlaceInstances: 15388
[INFO GPL-0008] NumFixedInstances: 1242
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 15425
[INFO GPL-0011] NumPins: 59476
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 100000 100000
[INFO GPL-0014] CoreAreaLxLy: 2052 2160
[INFO GPL-0015] CoreAreaUxUy: 97956 97740
[INFO GPL-0016] CoreArea: 9166504320
[INFO GPL-0017] NonPlaceInstsArea: 36216720
[INFO GPL-0018] PlaceInstsArea: 3590966520
[INFO GPL-0019] Util(%): 39.33
[INFO GPL-0020] StdInstsArea: 3590966520
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00007160 HPWL: 61857615
[InitialPlace]  Iter: 2 CG residual: 0.00000113 HPWL: 20800995
[InitialPlace]  Iter: 3 CG residual: 0.00000326 HPWL: 20612062
[InitialPlace]  Iter: 4 CG residual: 0.00000143 HPWL: 20715460
[InitialPlace]  Iter: 5 CG residual: 0.00000162 HPWL: 20607036
[INFO GPL-0031] FillerInit: NumGCells: 23412
[INFO GPL-0032] FillerInit: NumGNets: 15425
[INFO GPL-0033] FillerInit: NumGPins: 59476
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 233361
[INFO GPL-0025] IdealBinArea: 388935
[INFO GPL-0026] IdealBinCnt: 23568
[INFO GPL-0027] TotalBinArea: 9166504320
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 750 747
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.994163 HPWL: 4192299
[NesterovSolve] Iter: 10 overflow: 0.989172 HPWL: 6659974
[NesterovSolve] Iter: 20 overflow: 0.987761 HPWL: 7344404
[NesterovSolve] Iter: 30 overflow: 0.98768 HPWL: 7402385
[NesterovSolve] Iter: 40 overflow: 0.987842 HPWL: 7317631
[NesterovSolve] Iter: 50 overflow: 0.987891 HPWL: 7303161
[NesterovSolve] Iter: 60 overflow: 0.988073 HPWL: 7317347
[NesterovSolve] Iter: 70 overflow: 0.988298 HPWL: 7328440
[NesterovSolve] Iter: 80 overflow: 0.988331 HPWL: 7328353
[NesterovSolve] Iter: 90 overflow: 0.988125 HPWL: 7320443
[NesterovSolve] Iter: 100 overflow: 0.988074 HPWL: 7317956
[NesterovSolve] Iter: 110 overflow: 0.988247 HPWL: 7324211
[NesterovSolve] Iter: 120 overflow: 0.988502 HPWL: 7339879
[NesterovSolve] Iter: 130 overflow: 0.988381 HPWL: 7361456
[NesterovSolve] Iter: 140 overflow: 0.988175 HPWL: 7393295
[NesterovSolve] Iter: 150 overflow: 0.988305 HPWL: 7444841
[NesterovSolve] Iter: 160 overflow: 0.988324 HPWL: 7558235
[NesterovSolve] Iter: 170 overflow: 0.987894 HPWL: 7774794
[NesterovSolve] Iter: 180 overflow: 0.987106 HPWL: 8100289
[NesterovSolve] Iter: 190 overflow: 0.985702 HPWL: 8482330
[NesterovSolve] Iter: 200 overflow: 0.983657 HPWL: 8982042
[NesterovSolve] Iter: 210 overflow: 0.981151 HPWL: 9637364
[NesterovSolve] Iter: 220 overflow: 0.977275 HPWL: 10475428
[NesterovSolve] Iter: 230 overflow: 0.972148 HPWL: 11613086
[NesterovSolve] Iter: 240 overflow: 0.964175 HPWL: 13239164
[NesterovSolve] Iter: 250 overflow: 0.952177 HPWL: 15357271
[NesterovSolve] Iter: 260 overflow: 0.937332 HPWL: 17828606
[NesterovSolve] Iter: 270 overflow: 0.921422 HPWL: 20478921
[NesterovSolve] Iter: 280 overflow: 0.90236 HPWL: 23503315
[NesterovSolve] Iter: 290 overflow: 0.879147 HPWL: 27326793
[NesterovSolve] Iter: 300 overflow: 0.853986 HPWL: 30894775
[NesterovSolve] Iter: 310 overflow: 0.824088 HPWL: 34289315
[NesterovSolve] Iter: 320 overflow: 0.792395 HPWL: 38741588
[INFO GPL-0100] worst slack -2.08e-17
[INFO GPL-0103] Weighted 2020 nets.
[NesterovSolve] Iter: 330 overflow: 0.814096 HPWL: 39979218
[NesterovSolve] Iter: 340 overflow: 0.741278 HPWL: 43051460
[NesterovSolve] Iter: 350 overflow: 0.700883 HPWL: 45438805
[NesterovSolve] Iter: 360 overflow: 0.660718 HPWL: 46849111
[INFO GPL-0100] worst slack -2.08e-17
[INFO GPL-0103] Weighted 2019 nets.
[NesterovSolve] Iter: 370 overflow: 0.612037 HPWL: 47685332
[NesterovSolve] Snapshot saved at iter = 372
[NesterovSolve] Iter: 380 overflow: 0.554363 HPWL: 48125588
[NesterovSolve] Iter: 390 overflow: 0.480926 HPWL: 47543897
[INFO GPL-0100] worst slack -2.08e-17
[INFO GPL-0103] Weighted 2019 nets.
[NesterovSolve] Iter: 400 overflow: 0.413352 HPWL: 47147199
[NesterovSolve] Iter: 410 overflow: 0.356622 HPWL: 47137504
[NesterovSolve] Iter: 420 overflow: 0.311146 HPWL: 47068747
[INFO GPL-0100] worst slack -2.08e-17
[INFO GPL-0103] Weighted 2020 nets.
[NesterovSolve] Iter: 430 overflow: 0.274362 HPWL: 46838924
[NesterovSolve] Iter: 440 overflow: 0.240585 HPWL: 46685228
[NesterovSolve] Iter: 450 overflow: 0.207749 HPWL: 46584908
[INFO GPL-0100] worst slack -2.08e-17
[INFO GPL-0103] Weighted 2019 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 540 540
[INFO GPL-0038] TileCnt: 185 185
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 34225
[INFO GPL-0063] TotalRouteOverflowH2: 71.55455076694489
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 277
[INFO GPL-0066] 0.5%RC: 1.1442632071914212
[INFO GPL-0067] 1.0%RC: 1.0721316035957105
[INFO GPL-0068] 2.0%RC: 1.0360839892924583
[INFO GPL-0069] 5.0%RC: 1.0144379642386894
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.1081975
[NesterovSolve] Iter: 460 overflow: 0.180937 HPWL: 46517318
[NesterovSolve] Iter: 470 overflow: 0.157165 HPWL: 46503291
[INFO GPL-0100] worst slack -6.94e-18
[INFO GPL-0103] Weighted 2020 nets.
[NesterovSolve] Iter: 480 overflow: 0.135745 HPWL: 46534231
[NesterovSolve] Iter: 490 overflow: 0.114572 HPWL: 46553585
[NesterovSolve] Iter: 500 overflow: 0.100255 HPWL: 46614978
[NesterovSolve] Finished with Overflow: 0.098755

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -437492.03

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -2562.35

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -2562.35

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_22807_/CLK ^
  60.77
_22807_/CLK ^
  28.01      0.00      32.75


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _22807_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.08                           rst_ni (net)
                  0.62    0.19  100.19 ^ _14726_/A (CKINVDCx5p33_ASAP7_75t_R)
                 23.17   11.34  111.53 v _14726_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   15.27                           _00016_ (net)
                 23.17    0.13  111.66 v _22807_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                111.66   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _22807_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         48.54   48.54   library removal time
                                 48.54   data required time
-----------------------------------------------------------------------------
                                 48.54   data required time
                               -111.66   data arrival time
-----------------------------------------------------------------------------
                                 63.12   slack (MET)


Startpoint: _23386_ (negative level-sensitive latch clocked by clk)
Endpoint: _14711_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _23386_/CLK (DLLx1_ASAP7_75t_R)
                 10.78   25.66  525.66 ^ _23386_/Q (DLLx1_ASAP7_75t_R)
     1    0.55                           gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[13].cg_i.en_latch (net)
                 10.78    0.00  525.66 ^ _14711_/C (AND3x1_ASAP7_75t_R)
                                525.66   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _14711_/A (AND3x1_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -525.66   data arrival time
-----------------------------------------------------------------------------
                                 25.66   slack (MET)


Startpoint: we_a_i (input port clocked by clk)
Endpoint: _22624_ (negative level-sensitive latch clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v we_a_i (in)
    18   13.09                           we_a_i (net)
                  2.22    0.70  100.70 v _22624_/D (DLLx1_ASAP7_75t_R)
                                100.70   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _22624_/CLK (DLLx1_ASAP7_75t_R)
                          1.42    1.42   library hold time
                                  1.42   data required time
-----------------------------------------------------------------------------
                                  1.42   data required time
                               -100.70   data arrival time
-----------------------------------------------------------------------------
                                 99.28   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _22816_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.08                           rst_ni (net)
                  0.62    0.19  100.19 ^ _14726_/A (CKINVDCx5p33_ASAP7_75t_R)
                 23.17   11.34  111.53 v _14726_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   15.27                           _00016_ (net)
                 23.33    1.10  112.63 v _22816_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.63   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _22816_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.66 1031.66   library recovery time
                               1031.66   data required time
-----------------------------------------------------------------------------
                               1031.66   data required time
                               -112.63   data arrival time
-----------------------------------------------------------------------------
                                919.03   slack (MET)


Startpoint: _20113_ (negative level-sensitive latch clocked by clk)
Endpoint: _14474_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _20113_/CLK (DLLx1_ASAP7_75t_R)
                222.01  118.92  618.92 ^ _20113_/Q (DLLx1_ASAP7_75t_R)
    33   23.73                           gen_sub_units_scm[5].sub_unit_i.cg_we_global.en_latch (net)
                222.04    1.63  620.54 ^ _14474_/B (AND3x1_ASAP7_75t_R)
                                620.54   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14474_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -620.54   data arrival time
-----------------------------------------------------------------------------
                                379.46   slack (MET)


Startpoint: raddr_a_i[4] (input port clocked by clk)
Endpoint: rdata_a_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[4] (in)
    13    9.51                           raddr_a_i[4] (net)
                  3.92    1.24  101.24 v _06866_/A (NOR2x1_ASAP7_75t_R)
               3722.40 1486.20 1587.44 ^ _06866_/Y (NOR2x1_ASAP7_75t_R)
   484  403.25                           _06746_ (net)
               3723.91   45.10 1632.54 ^ _06889_/B (AND3x1_ASAP7_75t_R)
               2288.25 1303.15 2935.69 ^ _06889_/Y (AND3x1_ASAP7_75t_R)
   256  242.51                           _06769_ (net)
               2304.38  110.34 3046.03 ^ _08071_/A2 (AO22x1_ASAP7_75t_R)
                 62.78  232.84 3278.87 ^ _08071_/Y (AO22x1_ASAP7_75t_R)
     1    0.87                           _01131_ (net)
                 62.78    0.04 3278.91 ^ _08077_/B (OR4x1_ASAP7_75t_R)
                 11.65   26.44 3305.35 ^ _08077_/Y (OR4x1_ASAP7_75t_R)
     1    0.76                           _01137_ (net)
                 11.65    0.03 3305.38 ^ _08087_/C (OR4x1_ASAP7_75t_R)
                 30.91   26.09 3331.47 ^ _08087_/Y (OR4x1_ASAP7_75t_R)
     1    3.03                           _01147_ (net)
                 30.98    0.84 3332.31 ^ _08116_/A2 (AO22x1_ASAP7_75t_R)
                 65.33   52.20 3384.51 ^ _08116_/Y (AO22x1_ASAP7_75t_R)
     1    6.33                           _01176_ (net)
                 66.01    3.70 3388.21 ^ _08185_/C (OR5x1_ASAP7_75t_R)
                 28.66   42.62 3430.83 ^ _08185_/Y (OR5x1_ASAP7_75t_R)
     1    2.66                           _01245_ (net)
                 28.70    0.63 3431.46 ^ _08463_/A (OR3x1_ASAP7_75t_R)
                 33.34   29.86 3461.33 ^ _08463_/Y (OR3x1_ASAP7_75t_R)
     1    3.31                           rdata_a_o[14] (net)
                 33.44    1.02 3462.35 ^ rdata_a_o[14] (out)
                               3462.35   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -3462.35   data arrival time
-----------------------------------------------------------------------------
                               -2562.35   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _22816_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.08                           rst_ni (net)
                  0.62    0.19  100.19 ^ _14726_/A (CKINVDCx5p33_ASAP7_75t_R)
                 23.17   11.34  111.53 v _14726_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   15.27                           _00016_ (net)
                 23.33    1.10  112.63 v _22816_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.63   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _22816_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.66 1031.66   library recovery time
                               1031.66   data required time
-----------------------------------------------------------------------------
                               1031.66   data required time
                               -112.63   data arrival time
-----------------------------------------------------------------------------
                                919.03   slack (MET)


Startpoint: _20113_ (negative level-sensitive latch clocked by clk)
Endpoint: _14474_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _20113_/CLK (DLLx1_ASAP7_75t_R)
                222.01  118.92  618.92 ^ _20113_/Q (DLLx1_ASAP7_75t_R)
    33   23.73                           gen_sub_units_scm[5].sub_unit_i.cg_we_global.en_latch (net)
                222.04    1.63  620.54 ^ _14474_/B (AND3x1_ASAP7_75t_R)
                                620.54   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14474_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -620.54   data arrival time
-----------------------------------------------------------------------------
                                379.46   slack (MET)


Startpoint: raddr_a_i[4] (input port clocked by clk)
Endpoint: rdata_a_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[4] (in)
    13    9.51                           raddr_a_i[4] (net)
                  3.92    1.24  101.24 v _06866_/A (NOR2x1_ASAP7_75t_R)
               3722.40 1486.20 1587.44 ^ _06866_/Y (NOR2x1_ASAP7_75t_R)
   484  403.25                           _06746_ (net)
               3723.91   45.10 1632.54 ^ _06889_/B (AND3x1_ASAP7_75t_R)
               2288.25 1303.15 2935.69 ^ _06889_/Y (AND3x1_ASAP7_75t_R)
   256  242.51                           _06769_ (net)
               2304.38  110.34 3046.03 ^ _08071_/A2 (AO22x1_ASAP7_75t_R)
                 62.78  232.84 3278.87 ^ _08071_/Y (AO22x1_ASAP7_75t_R)
     1    0.87                           _01131_ (net)
                 62.78    0.04 3278.91 ^ _08077_/B (OR4x1_ASAP7_75t_R)
                 11.65   26.44 3305.35 ^ _08077_/Y (OR4x1_ASAP7_75t_R)
     1    0.76                           _01137_ (net)
                 11.65    0.03 3305.38 ^ _08087_/C (OR4x1_ASAP7_75t_R)
                 30.91   26.09 3331.47 ^ _08087_/Y (OR4x1_ASAP7_75t_R)
     1    3.03                           _01147_ (net)
                 30.98    0.84 3332.31 ^ _08116_/A2 (AO22x1_ASAP7_75t_R)
                 65.33   52.20 3384.51 ^ _08116_/Y (AO22x1_ASAP7_75t_R)
     1    6.33                           _01176_ (net)
                 66.01    3.70 3388.21 ^ _08185_/C (OR5x1_ASAP7_75t_R)
                 28.66   42.62 3430.83 ^ _08185_/Y (OR5x1_ASAP7_75t_R)
     1    2.66                           _01245_ (net)
                 28.70    0.63 3431.46 ^ _08463_/A (OR3x1_ASAP7_75t_R)
                 33.34   29.86 3461.33 ^ _08463_/Y (OR3x1_ASAP7_75t_R)
     1    3.31                           rdata_a_o[14] (net)
                 33.44    1.02 3462.35 ^ rdata_a_o[14] (out)
                               3462.35   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -3462.35   data arrival time
-----------------------------------------------------------------------------
                               -2562.35   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.26e-03   1.01e-04   1.25e-06   5.37e-03  62.6%
Combinational          7.21e-04   2.49e-03   7.64e-07   3.21e-03  37.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.98e-03   2.59e-03   2.01e-06   8.58e-03 100.0%
                          69.8%      30.2%       0.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 2730 u^2 30% utilization.

Elapsed time: 1:50.78[h:]min:sec. CPU time: user 110.64 sys 0.14 (100%). Peak memory: 420760KB.
