

================================================================
== Vivado HLS Report for 'feedback_logic'
================================================================
* Date:           Thu Dec 14 13:05:22 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        decoder_optimized
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  7773|  40733|  7773|  40733|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+-------+--------------+-----------+-----------+---------+----------+
        |                     |    Latency   |   Iteration  |  Initiation Interval  |   Trip  |          |
        |      Loop Name      |  min |  max  |    Latency   |  achieved |   target  |  Count  | Pipelined|
        +---------------------+------+-------+--------------+-----------+-----------+---------+----------+
        |- list_loop          |  7772|  40732| 3886 ~ 20366 |          -|          -|        2|    no    |
        | + mux0_loop         |  1022|   1022|             2|          -|          -|      511|    no    |
        | + encoder_loop      |    48|  16528|   6 ~ 2066   |          -|          -|        8|    no    |
        |  ++ layer_loop      |     4|   2064|    4 ~ 258   |          -|          -|  1 ~ 8  |    no    |
        |   +++ xor_loop      |     2|    256|             2|          -|          -| 1 ~ 128 |    no    |
        | + permutation_loop  |  1533|   1533|             3|          -|          -|      511|    no    |
        | + save_ll_dec       |   765|    765|             3|          -|          -|      255|    no    |
        | + save_encoded_dec  |   512|    512|             2|          -|          -|      256|    no    |
        +---------------------+------+-------+--------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|  15639|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       2|     16|
|Multiplexer      |        -|      -|       -|    286|
|Register         |        -|      -|    1842|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|    1844|  15941|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|       1|     29|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |perm_index_ram_U  |feedback_logic_pefYi  |        1|  0|   0|   511|    9|     1|         4599|
    |save_V_U          |feedback_logic_sag8j  |        1|  0|   0|  1022|    1|     1|         1022|
    |save_p_V_U        |feedback_logic_sahbi  |        0|  2|  16|  1022|    1|     1|         1022|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |        2|  2|  16|  2555|   11|     3|         6643|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+------+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+------+------------+------------+
    |i_17_fu_646_p2         |     +    |      0|  0|    15|           8|           1|
    |i_18_fu_494_p2         |     +    |      0|  0|    15|           8|           1|
    |i_19_fu_888_p2         |     +    |      0|  0|    16|           9|           1|
    |i_fu_597_p2            |     +    |      0|  0|    16|           9|           1|
    |i_op_assign_fu_447_p2  |     +    |      0|  0|    16|           9|           2|
    |inc_when_V2_fu_546_p2  |     +    |      0|  0|    15|           7|           2|
    |k_7_fu_483_p2          |     +    |      0|  0|    13|           4|           1|
    |k_fu_401_p2            |     +    |      0|  0|    16|           9|           1|
    |l_fu_463_p2            |     +    |      0|  0|    13|           4|           1|
    |list_11_fu_359_p2      |     +    |      0|  0|    10|           2|           1|
    |point_V_fu_578_p2      |     +    |      0|  0|    15|           8|           1|
    |r_V_5_fu_527_p2        |     +    |      0|  0|    17|          10|          10|
    |r_V_fu_504_p2          |     +    |      0|  0|    16|           9|           9|
    |tmp_122_fu_903_p2      |     +    |      0|  0|    16|           9|           8|
    |tmp_128_fu_558_p2      |     +    |      0|  0|    15|           8|           8|
    |tmp_133_fu_411_p2      |     +    |      0|  0|    18|          11|          11|
    |tmp_134_fu_630_p2      |     +    |      0|  0|    18|          11|          11|
    |tmp_135_fu_616_p2      |     +    |      0|  0|    18|          11|          11|
    |tmp_136_fu_656_p2      |     +    |      0|  0|    18|          11|          11|
    |tmp_137_fu_513_p2      |     +    |      0|  0|    18|          11|          11|
    |tmp_138_fu_536_p2      |     +    |      0|  0|    18|          11|          11|
    |tmp_139_fu_898_p2      |     +    |      0|  0|    18|          11|          11|
    |tmp_140_fu_913_p2      |     +    |      0|  0|    18|          11|          11|
    |grp_fu_343_p2          |     -    |      0|  0|    16|           3|           9|
    |tmp_130_fu_377_p2      |     -    |      0|  0|    18|          11|          11|
    |tmp_8193_fu_693_p2     |     -    |      0|  0|    16|           9|           9|
    |tmp_8195_fu_699_p2     |     -    |      0|  0|    16|           9|           9|
    |tmp_8199_fu_729_p2     |     -    |      0|  0|    16|           3|           9|
    |tmp_8213_fu_795_p2     |     -    |      0|  0|    16|           3|           9|
    |p_demorgan_fu_849_p2   |    and   |      0|  0|   517|         510|         510|
    |tmp_8204_fu_754_p2     |    and   |      0|  0|   517|         510|         510|
    |tmp_8223_fu_861_p2     |    and   |      0|  0|   517|         510|         510|
    |tmp_8224_fu_866_p2     |    and   |      0|  0|   517|         510|         510|
    |exitcond1_fu_489_p2    |   icmp   |      0|  0|    11|           8|           8|
    |exitcond20_fu_353_p2   |   icmp   |      0|  0|     9|           2|           3|
    |exitcond21_fu_395_p2   |   icmp   |      0|  0|    13|           9|           2|
    |exitcond22_fu_425_p2   |   icmp   |      0|  0|     9|           4|           4|
    |exitcond23_fu_591_p2   |   icmp   |      0|  0|    13|           9|           2|
    |exitcond24_fu_457_p2   |   icmp   |      0|  0|     9|           4|           4|
    |exitcond25_fu_640_p2   |   icmp   |      0|  0|    11|           8|           2|
    |exitcond_fu_882_p2     |   icmp   |      0|  0|    13|           9|          10|
    |grp_fu_339_p2          |   icmp   |      0|  0|    13|           9|           9|
    |tmp_127_fu_552_p2      |   icmp   |      0|  0|    11|           7|           1|
    |tmp_8202_fu_739_p2     |   lshr   |      0|  0|  2163|         510|         510|
    |tmp_8203_fu_748_p2     |   lshr   |      0|  0|  2163|           2|         510|
    |tmp_8221_fu_843_p2     |   lshr   |      0|  0|  2163|           2|         510|
    |tmp_8053_fu_676_p2     |    or    |      0|  0|    16|           9|           1|
    |tmp_8225_fu_872_p2     |    or    |      0|  0|   517|         510|         510|
    |p_1_fu_570_p3          |  select  |      0|  0|     8|           1|           8|
    |p_s_90_fu_563_p3       |  select  |      0|  0|     7|           1|           7|
    |tmp_8196_fu_705_p3     |  select  |      0|  0|     9|           1|           9|
    |tmp_8197_fu_713_p3     |  select  |      0|  0|   510|           1|         510|
    |tmp_8198_fu_721_p3     |  select  |      0|  0|     9|           1|           9|
    |tmp_8210_fu_776_p3     |  select  |      0|  0|     9|           1|           9|
    |tmp_8211_fu_782_p3     |  select  |      0|  0|     9|           1|           9|
    |tmp_8212_fu_788_p3     |  select  |      0|  0|     9|           1|           9|
    |tmp_8219_fu_829_p3     |  select  |      0|  0|   510|           1|         510|
    |loc_V_fu_469_p2        |    shl   |      0|  0|    19|           1|           8|
    |tmp_115_fu_431_p2      |    shl   |      0|  0|    21|           1|           9|
    |tmp_8217_fu_813_p2     |    shl   |      0|  0|  2163|         510|         510|
    |tmp_8220_fu_837_p2     |    shl   |      0|  0|  2163|           2|         510|
    |save_V_d1              |    xor   |      0|  0|     8|           1|           1|
    |tmp_8222_fu_855_p2     |    xor   |      0|  0|   517|         510|           2|
    +-----------------------+----------+-------+---+------+------------+------------+
    |Total                  |          |      0|  0| 15639|        4415|        6438|
    +-----------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  85|         17|    1|         17|
    |grp_fu_339_p0        |  15|          3|    9|         27|
    |grp_fu_339_p1        |  15|          3|    9|         27|
    |grp_fu_343_p1        |  15|          3|    9|         27|
    |i_2_reg_291          |   9|          2|    8|         16|
    |i_3_reg_302          |   9|          2|    9|         18|
    |i_4_reg_314          |   9|          2|    8|         16|
    |i_5_reg_325          |   9|          2|    9|         18|
    |indvars_iv_reg_248   |   9|          2|    4|          8|
    |k_2_reg_237          |   9|          2|    9|         18|
    |l_1_reg_260          |   9|          2|    4|          8|
    |list_reg_225         |   9|          2|    2|          4|
    |ll_dec_o_V_fu_108    |   9|          2|  510|       1020|
    |p_0260_0_in_reg_271  |   9|          2|    7|         14|
    |p_s_reg_280          |   9|          2|    8|         16|
    |save_V_address0      |  21|          4|   10|         40|
    |save_V_address1      |  15|          3|   10|         30|
    |save_p_V_address0    |  21|          4|   10|         40|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 286|         59|  636|       1364|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+-----+----+-----+-----------+
    |          Name          |  FF | LUT| Bits| Const Bits|
    +------------------------+-----+----+-----+-----------+
    |ap_CS_fsm               |   16|   0|   16|          0|
    |i_17_reg_1073           |    8|   0|    8|          0|
    |i_18_reg_1021           |    8|   0|    8|          0|
    |i_19_reg_1122           |    9|   0|    9|          0|
    |i_2_reg_291             |    8|   0|    8|          0|
    |i_3_reg_302             |    9|   0|    9|          0|
    |i_4_reg_314             |    8|   0|    8|          0|
    |i_5_reg_325             |    9|   0|    9|          0|
    |i_op_assign_reg_984     |    9|   0|    9|          0|
    |i_reg_1050              |    9|   0|    9|          0|
    |indvars_iv_reg_248      |    4|   0|    4|          0|
    |k_2_reg_237             |    9|   0|    9|          0|
    |k_reg_961               |    9|   0|    9|          0|
    |l_1_reg_260             |    4|   0|    4|          0|
    |l_reg_992               |    4|   0|    4|          0|
    |list_11_reg_937         |    2|   0|    2|          0|
    |list_reg_225            |    2|   0|    2|          0|
    |ll_dec_o_V_fu_108       |  510|   0|  510|          0|
    |loc_V_reg_997           |    8|   0|    8|          0|
    |p_0260_0_in_reg_271     |    7|   0|    7|          0|
    |p_lshr_f_cast_reg_979   |    8|   0|    8|          0|
    |p_s_90_reg_1037         |    7|   0|    7|          0|
    |p_s_reg_280             |    8|   0|    8|          0|
    |point_V_reg_1042        |    8|   0|    8|          0|
    |rhs_V_2_cast_reg_1008   |    8|   0|   10|          2|
    |save_V_addr_2_reg_1026  |   10|   0|   10|          0|
    |tmp_130_reg_942         |   11|   0|   11|          0|
    |tmp_132_cast_reg_953    |    2|   0|   11|          9|
    |tmp_133_cast_reg_966    |   64|   0|   64|          0|
    |tmp_139_reg_1127        |   11|   0|   11|          0|
    |tmp_8050_reg_1060       |    2|   0|    3|          1|
    |tmp_8052_reg_1088       |    8|   0|    9|          1|
    |tmp_8053_reg_1097       |    8|   0|    9|          1|
    |tmp_8190_reg_1002       |    7|   0|    7|          0|
    |tmp_8199_reg_1104       |    8|   0|    9|          1|
    |tmp_8202_reg_1109       |  510|   0|  510|          0|
    |tmp_8225_reg_1114       |  510|   0|  510|          0|
    +------------------------+-----+----+-----+-----------+
    |Total                   | 1842|   0| 1857|         15|
    +------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  feedback_logic | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  feedback_logic | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  feedback_logic | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  feedback_logic | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  feedback_logic | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  feedback_logic | return value |
|ap_return                 | out |  510| ap_ctrl_hs |  feedback_logic | return value |
|enc_in_V_address0         | out |   10|  ap_memory |     enc_in_V    |     array    |
|enc_in_V_ce0              | out |    1|  ap_memory |     enc_in_V    |     array    |
|enc_in_V_q0               |  in |    1|  ap_memory |     enc_in_V    |     array    |
|ll_dec_o_V_read           |  in |  510|   ap_none  | ll_dec_o_V_read |    scalar    |
|encoded_dec_o_V_address0  | out |    9|  ap_memory | encoded_dec_o_V |     array    |
|encoded_dec_o_V_ce0       | out |    1|  ap_memory | encoded_dec_o_V |     array    |
|encoded_dec_o_V_we0       | out |    1|  ap_memory | encoded_dec_o_V |     array    |
|encoded_dec_o_V_d0        | out |    1|  ap_memory | encoded_dec_o_V |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

