#! /mingw64/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_000002bfeeda5260 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002bfeedb1760 .scope module, "tlul_to_axi4_tb" "tlul_to_axi4_tb" 3 3;
 .timescale 0 0;
P_000002bfeedb18f0 .param/l "AddrWidth" 0 3 7, +C4<00000000000000000000000000100000>;
P_000002bfeedb1928 .param/l "DataWidth" 0 3 6, +C4<00000000000000000000000001000000>;
P_000002bfeedb1960 .param/l "IdWidth" 0 3 11, +C4<00000000000000000000000000001000>;
P_000002bfeedb1998 .param/l "MaxSize" 0 3 10, +C4<00000000000000000000000000000110>;
P_000002bfeedb19d0 .param/l "SinkWidth" 0 3 9, +C4<00000000000000000000000000001000>;
P_000002bfeedb1a08 .param/l "SourceWidth" 0 3 8, +C4<00000000000000000000000000001000>;
v000002bfeee1e960_0 .net "axi_awaddr", 31 0, v000002bfeed76710_0;  1 drivers
v000002bfeee1fd60_0 .net "axi_awburst", 1 0, v000002bfeed76a10_0;  1 drivers
v000002bfeee1e640_0 .net "axi_awcache", 3 0, v000002bfeee1d590_0;  1 drivers
v000002bfeee1ed20_0 .net "axi_awid", 7 0, v000002bfeee1d4f0_0;  1 drivers
v000002bfeee1e0a0_0 .net "axi_awlen", 7 0, v000002bfeee1d130_0;  1 drivers
v000002bfeee1fea0_0 .net "axi_awlock", 0 0, v000002bfeee1dd10_0;  1 drivers
v000002bfeee1f220_0 .net "axi_awprot", 2 0, v000002bfeee1d810_0;  1 drivers
v000002bfeee1efa0_0 .net "axi_awqos", 3 0, v000002bfeee1d450_0;  1 drivers
v000002bfeee1f040_0 .var "axi_awready", 0 0;
v000002bfeee1e820_0 .net "axi_awregion", 3 0, v000002bfeee1d630_0;  1 drivers
v000002bfeee1fe00_0 .net "axi_awsize", 2 0, v000002bfeee1d8b0_0;  1 drivers
v000002bfeee1ec80_0 .net "axi_awvalid", 0 0, v000002bfeee1d770_0;  1 drivers
v000002bfeee1f720_0 .var "clk", 0 0;
v000002bfeee1f400_0 .var "rst_n", 0 0;
v000002bfeee1e6e0_0 .var "tl_a_address", 31 0;
v000002bfeee1f2c0_0 .var "tl_a_corrupt", 3 0;
v000002bfeee1f5e0_0 .var "tl_a_data", 63 0;
v000002bfeee1f0e0_0 .var "tl_a_mask", 7 0;
v000002bfeee1e8c0_0 .var "tl_a_opcode", 2 0;
v000002bfeee1f180_0 .var "tl_a_param", 2 0;
v000002bfeee1fae0_0 .net "tl_a_ready", 0 0, v000002bfeee1d3b0_0;  1 drivers
v000002bfeee1ea00_0 .var "tl_a_size", 5 0;
v000002bfeee1fb80_0 .var "tl_a_source", 7 0;
v000002bfeee1f860_0 .var "tl_a_valid", 0 0;
v000002bfeee1e320_0 .net "tl_d_address", 31 0, v000002bfeee1d1d0_0;  1 drivers
v000002bfeee1ff40_0 .net "tl_d_corrupt", 3 0, v000002bfeee1ddb0_0;  1 drivers
v000002bfeee1e780_0 .net "tl_d_data", 63 0, v000002bfeee1d270_0;  1 drivers
v000002bfeee1eaa0_0 .net "tl_d_error", 1 0, v000002bfeee1eb40_0;  1 drivers
v000002bfeee1ebe0_0 .net "tl_d_opcode", 2 0, v000002bfeee1fa40_0;  1 drivers
v000002bfeee1edc0_0 .net "tl_d_param", 1 0, v000002bfeee1fcc0_0;  1 drivers
v000002bfeee1fc20_0 .var "tl_d_ready", 0 0;
v000002bfeee1ee60_0 .net "tl_d_sink", 7 0, v000002bfeee1e500_0;  1 drivers
v000002bfeee1e140_0 .net "tl_d_source", 7 0, v000002bfeee1e5a0_0;  1 drivers
v000002bfeee1e1e0_0 .net "tl_d_valid", 0 0, v000002bfeee1f540_0;  1 drivers
S_000002bfeedb1a50 .scope module, "dut" "tlul_to_axi4" 3 62, 4 3 0, S_000002bfeedb1760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 32 "tl_a_address";
    .port_info 3 /INPUT 64 "tl_a_data";
    .port_info 4 /INPUT 1 "tl_a_valid";
    .port_info 5 /OUTPUT 1 "tl_a_ready";
    .port_info 6 /INPUT 8 "tl_a_source";
    .port_info 7 /INPUT 6 "tl_a_size";
    .port_info 8 /INPUT 3 "tl_a_opcode";
    .port_info 9 /INPUT 8 "tl_a_mask";
    .port_info 10 /INPUT 3 "tl_a_param";
    .port_info 11 /INPUT 4 "tl_a_corrupt";
    .port_info 12 /OUTPUT 32 "tl_d_address";
    .port_info 13 /OUTPUT 64 "tl_d_data";
    .port_info 14 /OUTPUT 1 "tl_d_valid";
    .port_info 15 /INPUT 1 "tl_d_ready";
    .port_info 16 /OUTPUT 8 "tl_d_source";
    .port_info 17 /OUTPUT 8 "tl_d_sink";
    .port_info 18 /OUTPUT 2 "tl_d_error";
    .port_info 19 /OUTPUT 3 "tl_d_opcode";
    .port_info 20 /OUTPUT 2 "tl_d_param";
    .port_info 21 /OUTPUT 4 "tl_d_corrupt";
    .port_info 22 /OUTPUT 8 "axi_awid";
    .port_info 23 /OUTPUT 32 "axi_awaddr";
    .port_info 24 /OUTPUT 8 "axi_awlen";
    .port_info 25 /OUTPUT 3 "axi_awsize";
    .port_info 26 /OUTPUT 2 "axi_awburst";
    .port_info 27 /OUTPUT 1 "axi_awlock";
    .port_info 28 /OUTPUT 4 "axi_awcache";
    .port_info 29 /OUTPUT 3 "axi_awprot";
    .port_info 30 /OUTPUT 4 "axi_awqos";
    .port_info 31 /OUTPUT 4 "axi_awregion";
    .port_info 32 /OUTPUT 1 "axi_awvalid";
    .port_info 33 /INPUT 1 "axi_awready";
P_000002bfeed76100 .param/l "AddrWidth" 0 4 5, +C4<00000000000000000000000000100000>;
P_000002bfeed76138 .param/l "DataWidth" 0 4 4, +C4<00000000000000000000000001000000>;
P_000002bfeed76170 .param/l "IdWidth" 0 4 9, +C4<00000000000000000000000000001000>;
P_000002bfeed761a8 .param/l "MaxSize" 0 4 8, +C4<00000000000000000000000000000110>;
P_000002bfeed761e0 .param/l "SinkWidth" 0 4 7, +C4<00000000000000000000000000001000>;
P_000002bfeed76218 .param/l "SourceWidth" 0 4 6, +C4<00000000000000000000000000001000>;
v000002bfeed76710_0 .var "axi_awaddr", 31 0;
v000002bfeed76a10_0 .var "axi_awburst", 1 0;
v000002bfeee1d590_0 .var "axi_awcache", 3 0;
v000002bfeee1d4f0_0 .var "axi_awid", 7 0;
v000002bfeee1d130_0 .var "axi_awlen", 7 0;
v000002bfeee1dd10_0 .var "axi_awlock", 0 0;
v000002bfeee1d810_0 .var "axi_awprot", 2 0;
v000002bfeee1d450_0 .var "axi_awqos", 3 0;
v000002bfeee1d950_0 .net "axi_awready", 0 0, v000002bfeee1f040_0;  1 drivers
v000002bfeee1d630_0 .var "axi_awregion", 3 0;
v000002bfeee1d8b0_0 .var "axi_awsize", 2 0;
v000002bfeee1d770_0 .var "axi_awvalid", 0 0;
v000002bfeee1dbd0_0 .net "clk_i", 0 0, v000002bfeee1f720_0;  1 drivers
v000002bfeee1def0_0 .net "rst_ni", 0 0, v000002bfeee1f400_0;  1 drivers
v000002bfeee1de50_0 .net "tl_a_address", 31 0, v000002bfeee1e6e0_0;  1 drivers
v000002bfeee1df90_0 .net "tl_a_corrupt", 3 0, v000002bfeee1f2c0_0;  1 drivers
v000002bfeee1d6d0_0 .net "tl_a_data", 63 0, v000002bfeee1f5e0_0;  1 drivers
v000002bfeee1dc70_0 .net "tl_a_mask", 7 0, v000002bfeee1f0e0_0;  1 drivers
v000002bfeee1d090_0 .net "tl_a_opcode", 2 0, v000002bfeee1e8c0_0;  1 drivers
v000002bfeee1da90_0 .net "tl_a_param", 2 0, v000002bfeee1f180_0;  1 drivers
v000002bfeee1d3b0_0 .var "tl_a_ready", 0 0;
v000002bfeee1d310_0 .net "tl_a_size", 5 0, v000002bfeee1ea00_0;  1 drivers
v000002bfeee1d9f0_0 .net "tl_a_source", 7 0, v000002bfeee1fb80_0;  1 drivers
v000002bfeee1db30_0 .net "tl_a_valid", 0 0, v000002bfeee1f860_0;  1 drivers
v000002bfeee1d1d0_0 .var "tl_d_address", 31 0;
v000002bfeee1ddb0_0 .var "tl_d_corrupt", 3 0;
v000002bfeee1d270_0 .var "tl_d_data", 63 0;
v000002bfeee1eb40_0 .var "tl_d_error", 1 0;
v000002bfeee1fa40_0 .var "tl_d_opcode", 2 0;
v000002bfeee1fcc0_0 .var "tl_d_param", 1 0;
v000002bfeee1e460_0 .net "tl_d_ready", 0 0, v000002bfeee1fc20_0;  1 drivers
v000002bfeee1e500_0 .var "tl_d_sink", 7 0;
v000002bfeee1e5a0_0 .var "tl_d_source", 7 0;
v000002bfeee1f540_0 .var "tl_d_valid", 0 0;
E_000002bfeed9b4c0/0 .event negedge, v000002bfeee1def0_0;
E_000002bfeed9b4c0/1 .event posedge, v000002bfeee1dbd0_0;
E_000002bfeed9b4c0 .event/or E_000002bfeed9b4c0/0, E_000002bfeed9b4c0/1;
    .scope S_000002bfeedb1a50;
T_0 ;
    %wait E_000002bfeed9b4c0;
    %load/vec4 v000002bfeee1def0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bfeee1d3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bfeee1f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bfeee1d770_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bfeee1d3b0_0, 0;
    %load/vec4 v000002bfeee1db30_0;
    %assign/vec4 v000002bfeee1f540_0, 0;
    %load/vec4 v000002bfeee1db30_0;
    %assign/vec4 v000002bfeee1d770_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002bfeedb1760;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bfeee1f720_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v000002bfeee1f720_0;
    %inv;
    %store/vec4 v000002bfeee1f720_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000002bfeedb1760;
T_2 ;
    %vpi_call/w 3 107 "$dumpfile", "tlul_to_axi4.vcd" {0 0 0};
    %vpi_call/w 3 108 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002bfeedb1760 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002bfeedb1760;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bfeee1f400_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bfeee1e6e0_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002bfeee1f5e0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bfeee1f860_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002bfeee1fb80_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002bfeee1ea00_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002bfeee1e8c0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002bfeee1f0e0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002bfeee1f180_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002bfeee1f2c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bfeee1fc20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bfeee1f040_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bfeee1f400_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bfeee1f400_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bfeee1f860_0, 0, 1;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000002bfeee1e6e0_0, 0, 32;
    %pushi/vec4 2864434397, 0, 32;
    %concati/vec4 4009689105, 0, 32;
    %store/vec4 v000002bfeee1f5e0_0, 0, 64;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002bfeee1fb80_0, 0, 8;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000002bfeee1ea00_0, 0, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002bfeee1e8c0_0, 0, 3;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002bfeee1f0e0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002bfeee1f180_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002bfeee1f2c0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bfeee1f860_0, 0, 1;
    %delay 100, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bfeee1f860_0, 0, 1;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v000002bfeee1e6e0_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002bfeee1f5e0_0, 0, 64;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002bfeee1fb80_0, 0, 8;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000002bfeee1ea00_0, 0, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002bfeee1e8c0_0, 0, 3;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002bfeee1f0e0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002bfeee1f180_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002bfeee1f2c0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bfeee1f860_0, 0, 1;
    %delay 100, 0;
    %vpi_call/w 3 162 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 163 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002bfeedb1760;
T_4 ;
    %vpi_call/w 3 168 "$monitor", "Time=%0t rst_n=%b tl_a_valid=%b tl_a_ready=%b tl_d_valid=%b tl_d_ready=%b", $time, v000002bfeee1f400_0, v000002bfeee1f860_0, v000002bfeee1fae0_0, v000002bfeee1e1e0_0, v000002bfeee1fc20_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tlul_to_axi4_tb_iverilog.sv";
    "tlul_to_axi4_iverilog.sv";
