Atmel Corporation. 2012. AVR butterfly. http://www.atmel.com/tools/AVRBUTTERFLY.aspx.
James R. Bell, Threaded code, Communications of the ACM, v.16 n.6, p.370-372, June 1973[doi>10.1145/362248.362270]
B. Bhattacharya , S.S. Bhattacharyya, Parameterized dataflow modeling for DSP systems, IEEE Transactions on Signal Processing, v.49 n.10, p.2408-2421, October 2001[doi>10.1109/78.950795]
Shuvra S. Battacharyya , Edward A. Lee , Praveen K. Murthy, Software Synthesis from Dataflow Graphs, Kluwer Academic Publishers, Norwell, MA, 1996
Bhattacharyya, S. S.1999. Optimization trade-offs in the synthesis of software for embedded DSP.InProceedings of the International Workshop on Compiler and Architecture Support for Embedded Systems. ACM Press, New York, 97--102.
Bhattacharyya, S. S., Murthy, P. K., and Lee, E. A.1997. APGAN and RPMC: Complementary heuristics for translating DSP block diagrams into efficient software implementations.Des. Autom. Embed. Syst. 2, 33--60.
Shuvra S. Bhattacharyya , Praveen K. Murthy , Edward A. Lee, Synthesis of Embedded Software from Synchronous Dataflow Specifications, Journal of VLSI Signal Processing Systems, v.21 n.2, p.151-166, June 1999[doi>10.1023/A:1008052406396]
G. Bilsen , M. Engels , R. Lauwereins , J. Peperstraete, Cycle-static dataflow, IEEE Transactions on Signal Processing, v.44 n.2, p.397-408, February 1996[doi>10.1109/78.485935]
Dutta, S.2012. SDCC -- Small device C compiler. http://sdcc.sourceforge.net/.
Marc Geilen, Synchronous dataflow scenarios, ACM Transactions on Embedded Computing Systems (TECS), v.10 n.2, p.1-31, December 2010[doi>10.1145/1880050.1880052]
Marc Geilen , Twan Basten , Sander Stuijk, Minimising buffer requirements of synchronous dataflow graphs with model checking, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065796]
S. Goddard , K. Jeffay, Managing Memory Requirements in the Synthesis of Real-Time Systems from Processing Graphs, Proceedings of the Fourth IEEE Real-Time Technology and Applications Symposium, p.59, June 03-05, 1998
Nan Guan , Zonghua Gu , Wang Yi , Ge Yu, Improving scalability of model-checking for minimizing buffer requirements of synchronous dataflow graphs, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Jiwon Hahn , Pai H. Chou, Nucleos: a runtime system for ultra-compact wireless sensor nodes, Proceedings of the tenth ACM international conference on Embedded software, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1879021.1879041]
Pieter H. Hartel , Theo C. Ruys , Marc C. W. Geilen, Scheduling optimisations for SPIN to minimise buffer requirements in synchronous data flow, Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design, p.1-10, November 17-20, 2008, Portland, Oregon
Kenneth J. Hines , Gaetano Borriello, Coordination-centric debugging for heterogeneous distributed embedded systems, University of Washington, 2000
Ming-Yung Ko , Praveen K. Murthy , Shuvra S. Bhattacharyya, Beyond single-appearance schedules: Efficient DSP software synthesis using nested procedure calls, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.2, p.14-es, May 2007[doi>10.1145/1234675.1234681]
Weichen Liu , Zonghua Gu , Jiang Xu , Yu Wang , Mingxuan Yuan, An efficient technique for analysis of minimal buffer requirements of synchronous dataflow graphs with model checking, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629445]
P. K. Murthy , S. S. Bhattacharyya, Shared buffer implementations of signal processing systems using lifetime analysis techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.2, p.177-198, November 2006[doi>10.1109/43.908427]
Praveen K. Murthy , Shuvra S. Bhattacharyya, Buffer merging—a powerful technique for reducing memory requirements of synchronous dataflow specifications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.2, p.212-237, April 2004[doi>10.1145/989995.989999]
Praveen K. Murthy , Shuvra S. Bhattacharyya , Edward A. Lee, Joint Minimization of Code and Data for Synchronous DataflowPrograms, Formal Methods in System Design, v.11 n.1, p.41-70, July 1997[doi>10.1023/A:1008633809454]
Hyunok Oh , Soonhoi Ha, Efficient code synthesis from extended dataflow graphs for multimedia applications, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513990]
Hyunok Oh , Soonhoi Ha, Fractional Rate Dataflow Model for Efficient Code Synthesis, Journal of VLSI Signal Processing Systems, v.37 n.1, p.41-51, May 2004[doi>10.1023/B:VLSI.0000017002.91721.0e]
Hyunok Oh , Nikil Dutt , Soonhoi Ha, Shift buffering technique for automatic code synthesis from synchronous dataflow graphs, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084852]
Chulsung Park , Pai H. Chou, Eco: Ultra-Wearable and Expandable Wireless Sensor Platform, Proceedings of the International Workshop on Wearable and Implantable Body Sensor Networks, p.162-165, April 03-05, 2006[doi>10.1109/BSN.2006.21]
Ritz, S., Willems, M., and Meyr, H.1995. Scheduling for optimum data memory compaction in block diagram oriented software synthesis. InProceedings of the International Conference on Acoustics, Speech, and Signal Processing. IEEE Press, 2651--2654.
Wonyong Sung , Soonhoi Ha, Memory efficient software synthesis with mixed coding style from dataflow graphs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.5, p.522-526, Oct., 2000[doi>10.1109/92.894156]
Wonyong Sung , Junedong Kim , Soonhoi Ha, Memory efficient software synthesis form dataflow graph, Proceedings of the 11th international symposium on System synthesis, p.137-142, December 02-04, 1998, Hsinchu, Taiwan, China
Jürgen Teich , Eckart Zitzler , Shuvra S. Bhattacharyya, Buffer Memory Optimization in DSP Applications - An Evolutionary Approach, Proceedings of the 5th International Conference on Parallel Problem Solving from Nature, p.885-896, September 27-30, 1998
Zitzler, E., Teich, J., and Bhattacharyya, S. S.1999. Evolutionary algorithm based exploration of software schedules for digital signal processors. InProceedings of the Genetic and Evolutionary Computation Conference. Vol. 2. Morgan Kaufmann, San Francisco, CA, 1762--1770.
