#include <status.h>
#include <stdint.h>
#include <stdbool.h>
#include <assert.h>
#include <mmio.h>
#include <resource.h>
#include <machine_call.h>
#include <arch.h>
#include <lock/lock.h>
#include <device.h>
#include <hal/gpio.h>
#include "gpio_private.h"

#if N_PORT

lock_t gpio_lock;
uint8_t port_status[N_PORT];

status_t gpio_pin_alloc(gpio_port_t *port, uint8_t portID, uint8_t pinID)
{
	mret_t mres;
	gpio_module_t *dp;
	unsigned char flag;

	assert(port);

	if(portID >= N_PORT && pinID >= BIT)
		return error_inval_arg;

	lock_acquire(&gpio_lock);
	flag = 0;
	if(port_status[portID] & (1 << pinID))
		flag = 1;
	else
		port_status[portID] |= (1 << pinID);
	lock_release(&gpio_lock);

	if(flag)
		return error_busy;

	port->pin = pinID;
	port->port = portID;
	mres = arch_machine_call(FETCH_DP, DEV_GPIO, portID, 0);
	if(mres.status != success)
		return mres.status;
	dp = (gpio_module_t *)mres.p;
	port->pbaddr = dp->baddr;
	return success;
}

status_t gpio_pin_mode(gpio_port_t *port, gpio_mode_t mode)
{
	uintptr_t pbaddr;
	assert(port);
	uint8_t pin = port->pin;
	pbaddr = port->pbaddr;

	switch(mode)
	{
		case out:
			MMIO8(pbaddr + DDR_OFFSET) |= (1 << pin);
			break;
		case pull_up:
			MMIO8(pbaddr + PORT_OFFSET) |= (1 << pin);
		case in:
			MMIO8(pbaddr + DDR_OFFSET) &= ~(1 << pin);
			break;
		default:
			return error_inval_arg;
	}
	return success;
}

status_t gpio_pin_free(gpio_port_t *port)
{
	assert(port);
	lock_acquire(&gpio_lock);
	port_status[port->port] &= ~(1 << port->pin);
	port->pbaddr = 0x00;
	port->port = 0;
	port->pin = 0;
	lock_release(&gpio_lock);
	return success;
}

status_t gpio_pin_set(gpio_port_t *port)
{
	assert(port);
	if(port->pin >= BIT)
		return error_inval_arg;

	MMIO8(port->pbaddr + PORT_OFFSET) |= (1 << port->pin);
	return success;
}

status_t gpio_pin_clear(gpio_port_t *port)
{
	assert(port);
	if(port->pin >= BIT)
		return error_inval_arg;
	MMIO8(port->pbaddr + PORT_OFFSET) &= ~(1 << port->pin);
	return success;
}

status_t gpio_pin_toggle(gpio_port_t *port)
{
	assert(port);
	if(port->pin >= BIT)
		return error_inval_arg;
	MMIO8(port->pbaddr + PORT_OFFSET) ^= (1 << port->pin);
	return success;
}

bool gpio_pin_read(gpio_port_t *port)
{
	assert(port);
	assert(port->pin <= BIT);
	return (MMIO8(port->pbaddr + PIN_OFFSET) & (1 << port->pin)) ? true : false;
}

status_t gpio_port_alloc(gpio_port_t *port, uint8_t portID)
{
	mret_t mres;
	gpio_module_t *dp;
	unsigned char flag;

	assert(port);

	if(portID >= N_PORT)
		return error_inval_arg;

	lock_acquire(&gpio_lock);
	if(port_status[portID])
		flag = 1;
	else
		port_status[portID] = (uint8_t)((uint16_t)(1 << BIT) - 1);
	lock_release(&gpio_lock);

	if(flag)
		return error_busy;

	port->pin = (uint8_t)((uint16_t)(1 << BIT) - 1);
	port->port = portID;
	mres = arch_machine_call(FETCH_DP, DEV_GPIO, portID, 0);
	if(mres.status != success)
		return mres.status;
	dp = (gpio_module_t *)mres.p;
	port->pbaddr = dp->baddr;
	return success;
}

status_t gpio_port_mode(gpio_port_t *port, gpio_mode_t mode)
{
	uintptr_t pbaddr;
	assert(port);
	uint8_t value = port->pin;
	pbaddr = port->pbaddr;

	switch(mode)
	{
		case out:
			MMIO8(pbaddr + DDR_OFFSET) = value;
			break;
		case pull_up:
			MMIO8(pbaddr + PORT_OFFSET) = value;
		case in:
			MMIO8(pbaddr + DDR_OFFSET) &= ~(value);
			break;
		default:
			return error_inval_arg;
	}
	return success;
}

status_t gpio_port_free(gpio_port_t *port)
{
	assert(port);
	lock_acquire(&gpio_lock);
	port_status[port->port] = 0;
	port->pbaddr = 0x00;
	port->port = 0;
	port->pin = 0;
	lock_release(&gpio_lock);
	return success;
}

status_t gpio_port_write(gpio_port_t *port, gpio_parallel_t val)
{
	assert(port);
	// MegaAVR has 8-bit i/o modules, value to write should be 8-bit wide
	MMIO8(port->pbaddr + PORT_OFFSET) = (uint8_t)(val & 0xff);
	return success;
}

status_t gpio_port_read(gpio_port_t *port, gpio_parallel_t *val)
{
	assert(port);
	// MegaAVR has 8-bit i/o modules, value returned is 8-bit wide
	*val = (gpio_parallel_t)MMIO8(port->pbaddr + PIN_OFFSET);
	return success;
}
#endif
