<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.645+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_BREADY' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.575+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_ARUSER' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.570+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_ARREGION' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.566+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_ARQOS' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.562+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_ARPROT' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.558+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_ARCACHE' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.554+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_ARLOCK' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.551+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_ARBURST' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.546+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_ARSIZE' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.542+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_ARLEN' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.537+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_ARID' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.532+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_ARADDR' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.528+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_ARVALID' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.523+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_AWUSER' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.519+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_AWREGION' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.514+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_AWQOS' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.510+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_AWPROT' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.505+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_AWCACHE' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.501+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_AWLOCK' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.497+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_AWBURST' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.493+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_AWSIZE' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.488+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_AWLEN' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.484+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_AWID' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.479+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_AWADDR' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.474+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'EntryConv_Pipeline_OL/m_axi_gmem_AWVALID' to 0." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.469+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'OL' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:02.463+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'EntryConv_Pipeline_VITIS_LOOP_8_1' (loop 'VITIS_LOOP_8_1'): Unable to schedule bus request operation ('gmem_load_1_req', conv.cpp:11->conv.cpp:33) on port 'gmem' (conv.cpp:11->conv.cpp:33) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:04:01.404+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xA;## set X__W__Z_group [add_wave_group X__W__Z(axi_master) -into $cinoutgroup]&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $X__W__Z_group]&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $X__W__Z_group]&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $X__W__Z_group]&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_BUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_BID -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_BRESP -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RRESP -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RID -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RDATA -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARREGION -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARQOS -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARPROT -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARCACHE -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARLOCK -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARBURST -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARSIZE -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARLEN -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARID -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARADDR -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WID -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WSTRB -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WDATA -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWREGION -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWQOS -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWPROT -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWCACHE -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWLOCK -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWBURST -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWSIZE -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWLEN -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWID -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWADDR -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## set X__W__Z__return_group [add_wave_group X__W__Z__return(axi_slave) -into $cinoutgroup]&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/interrupt -into $X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_BRESP -into $X__W__Z__return_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_BREADY -into $X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_BVALID -into $X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_RRESP -into $X__W__Z__return_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_RDATA -into $X__W__Z__return_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_RREADY -into $X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_RVALID -into $X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_ARREADY -into $X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_ARVALID -into $X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_ARADDR -into $X__W__Z__return_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_WSTRB -into $X__W__Z__return_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_WDATA -into $X__W__Z__return_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_WREADY -into $X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_WVALID -into $X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_AWREADY -into $X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_AWVALID -into $X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_AWADDR -into $X__W__Z__return_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_ready -into $blocksiggroup&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_start -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_EntryConv_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/LENGTH_W -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/LENGTH_X -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/LENGTH_Z -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/LENGTH_gmem -into $tb_portdepth_group -radix hex&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xA;## set tb_X__W__Z_group [add_wave_group X__W__Z(axi_master) -into $tbcinoutgroup]&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_X__W__Z_group]&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_X__W__Z_group]&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_X__W__Z_group]&#xA;## add_wave /apatb_EntryConv_top/gmem_BUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_BID -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_BRESP -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_RRESP -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_RUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_RID -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_RDATA -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_ARUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_ARREGION -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_ARQOS -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_ARPROT -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_ARCACHE -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_ARLOCK -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_ARBURST -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_ARSIZE -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_ARLEN -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_ARID -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_ARADDR -into $rdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_WUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_WID -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_WSTRB -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_WDATA -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_AWUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_AWREGION -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_AWQOS -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_AWPROT -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_AWCACHE -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_AWLOCK -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_AWBURST -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_AWSIZE -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_AWLEN -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_AWID -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_AWADDR -into $wdata_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## set tb_X__W__Z__return_group [add_wave_group X__W__Z__return(axi_slave) -into $tbcinoutgroup]&#xA;## add_wave /apatb_EntryConv_top/control_INTERRUPT -into $tb_X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_BRESP -into $tb_X__W__Z__return_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_BREADY -into $tb_X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_BVALID -into $tb_X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_RRESP -into $tb_X__W__Z__return_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_RDATA -into $tb_X__W__Z__return_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_RREADY -into $tb_X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_RVALID -into $tb_X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_ARREADY -into $tb_X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_ARVALID -into $tb_X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_ARADDR -into $tb_X__W__Z__return_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_WSTRB -into $tb_X__W__Z__return_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_WDATA -into $tb_X__W__Z__return_group -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_WREADY -into $tb_X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_WVALID -into $tb_X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_AWREADY -into $tb_X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_AWVALID -into $tb_X__W__Z__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_EntryConv_top/control_AWADDR -into $tb_X__W__Z__return_group -radix hex&#xA;## save_wave_config EntryConv.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 10 [0.00%] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 10 [0.00%] @ &quot;2495000&quot;&#xA;// RTL Simulation : 2 / 10 [0.00%] @ &quot;4645000&quot;&#xA;// RTL Simulation : 3 / 10 [0.00%] @ &quot;6795000&quot;&#xA;// RTL Simulation : 4 / 10 [0.00%] @ &quot;8945000&quot;&#xA;// RTL Simulation : 5 / 10 [0.00%] @ &quot;11095000&quot;&#xA;// RTL Simulation : 6 / 10 [0.00%] @ &quot;13245000&quot;&#xA;// RTL Simulation : 7 / 10 [0.00%] @ &quot;15395000&quot;&#xA;// RTL Simulation : 8 / 10 [0.00%] @ &quot;17545000&quot;&#xA;// RTL Simulation : 9 / 10 [0.00%] @ &quot;19695000&quot;&#xA;// RTL Simulation : 10 / 10 [100.00%] @ &quot;21845000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 21905 ns : File &quot;/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/EntryConv.autotb.v&quot; Line 435&#xA;## quit" projectName="vitis_workflow2" solutionName="solution1" date="2023-07-09T00:09:50.264+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
