# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
ACSetupSvcPort=23210
ACSvcPort=17532
ALLUSERSPROFILE=C:\ProgramData
APPDATA=C:\Users\gleis\AppData\Roaming
arr.length=0
arr.Ubound=-1
CHARPOP=1
ChocolateyInstall=C:\ProgramData\chocolatey
ChocolateyLastPathUpdate=134034997766097371
CMAKE_OBJECT_PATH_MAX=4096
CommonProgramFiles=C:\Program Files\Common Files
CommonProgramFiles(x86)=C:\Program Files (x86)\Common Files
CommonProgramW6432=C:\Program Files\Common Files
COMPUTERNAME=G-MF001
ComSpec=C:\WINDOWS\system32\cmd.exe
CUDA_PATH=C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v12.9
CUDA_PATH_V12_9=C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v12.9
DriverData=C:\Windows\System32\Drivers\DriverData
EFC_10320_1592913036=1
EFC_10320_344590478=1
GOOGLE_APPLICATION_CREDENTIALS=E:\source\cogthings-20afbfbdc61e.json
HDI_APPROOT=D:/Xilinx/Vitis/2024.2
HDI_PROCESSOR=i686
HOMEDRIVE=C:
HOMEPATH=\Users\gleis
HW_SERVER_DJTG_DISABLE=1
HW_SERVER_FTDIMGR_DISABLE=1
IDE_SKIP_SERVER_LICENSE=1
INT_VARIABLE_NAME=XILINX_PATH
ISL_IOSTREAMS_RSA=D:/Xilinx/Vitis/2024.2/tps/isl
JAVA_EXE=D:/Xilinx\Vitis\2024.2\tps\win64\jre11.0.16_1\bin\java.exe
JAVA_HOME=D:/Xilinx\Vitis\2024.2\tps\win64\jre11.0.16_1
LC_NUMERIC=C
LOCALAPPDATA=C:\Users\gleis\AppData\Local
LOGONSERVER=\\G-MF001
LOPPER_DTC_FLAGS=-b 0 -@
NOSPLASH=false
NUMBER_OF_PROCESSORS=24
OculusBase=C:\Program Files\Oculus\
OneDrive=C:\Users\gleis\OneDrive
OneDriveConsumer=C:\Users\gleis\OneDrive
ORIGINAL_XDG_CURRENT_DESKTOP=undefined
OS=Windows_NT
PATH=D:/Xilinx/Vivado/2024.2/tps/win64/binutils-2.26/bin;D:/Xilinx/Vitis/2024.2/bin/../gnu/aarch64/nt/aarch64-linux/bin;D:/Xilinx/Vitis/2024.2/bin/../gnu/ppc64le/4.9.3/win64/bin;D:/Xilinx/Vitis/2024.2/bin/../gnu/aarch32/nt/gcc-arm-linux-gnueabi/bin;D:/Xilinx/Vitis/2024.2/tps/mingw/6.2.0/win64.o/nt/bin;D:/Xilinx/Vivado/2024.2\gnuwin\bin;D:/Xilinx/Vivado/2024.2\gnu\microblaze\nt\bin;D:/Xilinx/Vitis/2024.2/bin;D:/Xilinx/Vitis/2024.2/tps/win64/javafx-sdk-11.0.2/lib;D:/Xilinx/Vitis/2024.2/tps/win64/javafx-sdk-11.0.2/bin;D:/Xilinx/Vitis/2024.2/lib/win64.o;D:/Xilinx/Vitis/2024.2/tps/win64/jre11.0.16_1/bin/server;D:/Xilinx/Vitis/2024.2/tps/win64/jre11.0.16_1/bin;D:\Xilinx\Vitis\2024.2\tps\win64\lopper-1.1.0-packages\min_sdk\\usr\bin;D:/Xilinx\Vitis\2024.2\tps\win64\cmake-3.24.2\bin;D:/Xilinx\Vitis\2024.2\gnu\microblaze\nt\bin;D:/Xilinx\Vitis\2024.2\gnu\microblaze\linux_toolchain\nt64_le\bin;D:/Xilinx\Vitis\2024.2\gnu\aarch32\nt\gcc-arm-linux-gnueabi\bin;D:/Xilinx\Vitis\2024.2\gnu\aarch32\nt\gcc-arm-none-eabi\bin;D:/Xilinx\Vitis\2024.2\gnu\aarch64\nt\aarch64-linux\bin;D:/Xilinx\Vitis\2024.2\gnu\aarch64\nt\aarch64-none\bin;D:/Xilinx\Vitis\2024.2\gnu\armr5\nt\gcc-arm-none-eabi\bin;D:/Xilinx\Vitis\2024.2\gnuwin\bin;D:/Xilinx\Vitis\2024.2\tps\win64\python-3.8.3;D:/Xilinx\Vitis\2024.2\tps\win64\libxslt\bin;D:/Xilinx/Vivado/2024.2\bin;D:/Xilinx/Vitis/2024.2\gnu\arm\nt\bin;D:/Xilinx/Vitis/2024.2\gnu\microblaze\linux_toolchain\nt64_be\bin;D:/Xilinx/Vitis/2024.2\gnu\riscv\nt\riscv64-unknown-elf\bin;D:/Xilinx/Vivado/2024.2\tps\win64\python-3.8.3;D:/Xilinx/Vivado/2024.2\tps\win64\git-2.45.0\bin;D:/Xilinx/Vivado/2024.2\tps\win64\cmake-3.24.2\bin;D:/Xilinx/Vitis/2024.2\win64\tools\clang\bin;C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v12.9\bin;C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v12.9\libnvvp;C:\Program Files\Oculus\Support\oculus-runtime;C:\WINDOWS\system32;C:\WINDOWS;C:\WINDOWS\System32\Wbem;C:\WINDOWS\System32\WindowsPowerShell\v1.0\;C:\WINDOWS\System32\OpenSSH\;C:\Program Files\dotnet\;C:\Program Files\Git\cmd;C:\Program Files\usbipd-win\;C:\Program Files (x86)\Google\Cloud SDK\google-cloud-sdk\bin;C:\Program Files\NVIDIA Corporation\Nsight Compute 2025.2.0\;C:\Program Files\NVIDIA Corporation\NVIDIA App\NvDLISR;C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common;C:\ProgramData\chocolatey\bin;C:\Program Files\Docker\Docker\resources\bin;C:\Users\gleis\AppData\Local\Microsoft\WindowsApps;C:\Users\gleis\AppData\Local\Programs\Microsoft VS Code\bin;D:/Xilinx/Vitis/2024.2\tps\mingw\6.2.0\win64.o\nt\bin;D:/Xilinx/Vitis/2024.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
PATHEXT=.COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;.JSE;.WSF;.WSH;.MSC
PROCESSOR_ARCHITECTURE=AMD64
PROCESSOR_IDENTIFIER=Intel64 Family 6 Model 151 Stepping 2, GenuineIntel
PROCESSOR_LEVEL=6
PROCESSOR_REVISION=9702
PRODVERSION_EXE=D:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/prodversion.exe
ProgramData=C:\ProgramData
ProgramFiles=C:\Program Files
ProgramFiles(x86)=C:\Program Files (x86)
ProgramW6432=C:\Program Files
PROMPT=$P$G
PSModulePath=C:\Program Files\WindowsPowerShell\Modules;C:\WINDOWS\system32\WindowsPowerShell\v1.0\Modules;C:\Program Files (x86)\Google\Cloud SDK\google-cloud-sdk\platform\PowerShell
PUBLIC=C:\Users\Public
PYTHONPATH=;D:/Xilinx/Vitis/2024.2\cli;D:/Xilinx/Vitis/2024.2\cli\python-packages\win64;D:/Xilinx/Vitis/2024.2\cli\python-packages\site-packages;D:/Xilinx/Vitis/2024.2\cli\proto;D:/Xilinx/Vitis/2024.2\scripts\python_pkg;
python_path=;D:/Xilinx/Vitis/2024.2\cli;D:/Xilinx/Vitis/2024.2\cli\python-packages\win64;D:/Xilinx/Vitis/2024.2\cli\python-packages\site-packages;D:/Xilinx/Vitis/2024.2\cli\proto;D:/Xilinx/Vitis/2024.2\scripts\python_pkg;
RDI_APPROOT=D:/Xilinx/Vitis/2024.2
RDI_ARGS= -c --mode hls --config E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\hls_config.cfg --work_dir bgn_ip
RDI_ARGS_FUNCTION=RDI_EXEC_DEFAULT
RDI_BASEROOT=D:/Xilinx/Vitis
RDI_BINDIR=D:/Xilinx/Vitis/2024.2/bin
RDI_BINROOT=D:/Xilinx/Vitis/2024.2/bin
RDI_BUILD=yes
RDI_CHECK_PROG=True
RDI_DATADIR=D:/Xilinx/SharedData/2024.2/data;D:/Xilinx/Vitis/2024.2/data
RDI_INSTALLROOT=D:/Xilinx
RDI_INSTALLVER=2024.2
RDI_INSTALLVERSION=2024.2
RDI_JAVACEFROOT=D:/Xilinx/Vitis/2024.2/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT=D:/Xilinx/Vitis/2024.2/tps/win64/javafx-sdk-11.0.2
RDI_JAVAROOT=D:/Xilinx/Vitis/2024.2/tps/win64/jre11.0.16_1
RDI_JAVA_VERSION=11.0.16_1
RDI_LIBDIR=D:/Xilinx/Vitis/2024.2/lib/win64.o
RDI_MINGW_LIB=D:/Xilinx/Vitis/2024.2\tps\mingw\6.2.0\win64.o\nt\bin;D:/Xilinx/Vitis/2024.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT=.o
RDI_OS_ARCH=64
RDI_PLATFORM=win64
RDI_PREPEND_PATH=D:/Xilinx/Vitis/2024.2/bin
RDI_PROG=D:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/v++.exe
RDI_PROGNAME=v++.exe
RDI_SESSION_INFO=D:\Xilinx\Vitis\2024.2\bin:G-MF001-Sun02-15-2026_19-01-47.47
RDI_SHARED_DATA=D:/Xilinx/SharedData/2024.2/data
RDI_TPS_ROOT=D:/Xilinx/Vivado/2024.2/tps/win64
RDI_USE_JDK11=1
RDI_VERBOSE=False
RlsSvcPort=22112
RT_LIBPATH=D:/Xilinx/Vitis/2024.2/scripts/rt/data
RT_TCL_PATH=D:/Xilinx/Vitis/2024.2/scripts/rt/base_tcl/tcl
SDKROOT=D:\Xilinx\Vitis\2024.2\tps\win64\lopper-1.1.0-packages\min_sdk\
SESSIONNAME=Console
session_string=E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip:G-MF001-Sun02-15-2026_19-31-28.32
SHARED_DATA_HOME="D:/Xilinx/SharedData/2024.2"
supports_classic_ide=true
SWIG_LIB=D:\Xilinx\Vitis\2024.2\tps\win64\lopper-1.1.0-packages\min_sdk\\usr\lib\swig\4.2.1
SYNTH_COMMON=D:/Xilinx/Vitis/2024.2/scripts/rt/data
SystemDrive=C:
SystemRoot=C:\WINDOWS
TCL_LIBRARY=D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
TEMP=C:\Users\gleis\AppData\Local\Temp
THEIA_APP_PROJECT_PATH=D:\Xilinx\Vitis\2024.2\ide\electron-app\win64\resources\app
THEIA_DEFAULT_PLUGINS=local-dir:D:\Xilinx\Vitis\2024.2\ide\electron-app\win64\resources\app\plugins
THEIA_ELECTRON_TOKEN={"value":"fbbe08be-403d-4fe5-a65f-819cd1fc7b38"}
THEIA_ELECTRON_VERSION=15.5.7
THEIA_PLUGINS=local-dir:C:\Users\gleis\.theia\plugins
TMP=C:\Users\gleis\AppData\Local\Temp
tooldir=tps\win64\git-2.41.0
TOOLS_CLANG=D:/Xilinx/Vitis/2024.2\win64\tools\clang
TPS_CMAKE=D:/Xilinx/Vivado/2024.2\tps\win64\cmake-3.24.2
TPS_GIT=D:/Xilinx/Vivado/2024.2\tps\win64\git-2.45.0
TPS_LIBXSLT=D:/Xilinx/Vitis/2024.2\tps\win64\libxslt
TPS_PYTHON=D:/Xilinx/Vivado/2024.2\tps\win64\python-3.8.3
USERDOMAIN=G-MF001
USERDOMAIN_ROAMINGPROFILE=G-MF001
USERNAME=gleis
USERPROFILE=C:\Users\gleis
VITISNEW=true
VITIS_FSBL_EXIT_TIMEOUT=90000
VSCODE_API_VERSION=1.53.2
windir=C:\WINDOWS
XILINX_HLS=D:/Xilinx/Vitis/2024.2
XILINX_PLANAHEAD=D:/Xilinx/Vitis/2024.2
XILINX_SDK=D:/Xilinx/Vitis/2024.2
XILINX_VCXX=D:/Xilinx/Vitis/2024.2/vcxx
XILINX_VERSION_DEFAULT=2024.2
XILINX_VERSION_VITIS=2024.2
XILINX_VITIS=D:/Xilinx\Vitis\2024.2
XILINX_VITIS_GIT=D:/Xilinx/Vivado/2024.2\tps\win64\git-2.45.0\bin
XILINX_VITIS_HLS_ENCAPSULATED=1
XILINX_VITIS_VERSION=Vitis v2024.2 (64-bit)
XILINX_VIVADO=D:/Xilinx/Vivado/2024.2
XILINX_VIVADO_HLS=D:/Xilinx/Vivado/2024.2
XIL_CHECK_TCL_DEBUG=False
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XVREDIST=D:/Xilinx/Vitis/2024.2\tps\win64\xvcredist.exe
ZES_ENABLE_SYSMAN=1
_RDI_BINROOT=D:\Xilinx\Vitis\2024.2\bin
_RDI_CWD=E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip
_RDI_DONT_SET_XILINX_AS_PATH=True
_RDI_VERSION_PROG=v++
_valid=False
XILINX_CD_CONNECT_ID=60752
XILINX_CD_SESSION=d1716d00-773f-42bd-9221-bc552c77259f


V++ command line:
------------------------------------------
D:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\hls_config.cfg --work_dir bgn_ip 

FINAL PROGRAM OPTIONS
--compile
--config E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\hls_config.cfg
--hls.flow_target vivado
--hls.package.output.format ip_catalog
--hls.package.output.syn false
--hls.syn.file weights.h
--hls.syn.file top.cpp
--hls.syn.top bgn_inference
--mode hls
--part xc7z020clg400-2
--target hw
--work_dir bgn_ip

PARSED COMMAND LINE OPTIONS
-c 
--mode hls 
--config E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\hls_config.cfg 
--work_dir bgn_ip 

PARSED CONFIG FILE (1) OPTIONS
file: E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\hls_config.cfg
part xc7z020clg400-2 
hls.flow_target vivado 
hls.package.output.format ip_catalog 
hls.package.output.syn false 
hls.syn.file weights.h 
hls.syn.file top.cpp 
hls.syn.top bgn_inference 


==========================================
new:  steps log generated by v++ for new launch 
timestamp: 15 Feb 2026 19:31:32

------------------------------------------
V++ command line :
------------------------------------------
D:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\hls_config.cfg --work_dir bgn_ip 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 15 Feb 2026 19:33:06

------------------------------------------
V++ command line :
------------------------------------------
D:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\hls_config.cfg --work_dir bgn_ip 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 15 Feb 2026 19:34:04

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\hls_config.cfg --work_dir bgn_ip 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 15 Feb 2026 19:35:53

------------------------------------------
V++ command line :
------------------------------------------
D:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\hls_config.cfg --work_dir bgn_ip 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 15 Feb 2026 20:06:16

------------------------------------------
V++ command line :
------------------------------------------
D:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\hls_config.cfg --work_dir bgn_ip 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 15 Feb 2026 20:08:31

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\hls_config.cfg --work_dir bgn_ip 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 15 Feb 2026 20:09:09
