-- generated by newgenasym Thu Feb 12 19:49:54 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity con_sip254_2 is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC);
end con_sip254_2;
