#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr  7 14:57:26 2018
# Process ID: 10256
# Current directory: D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12168 D:\Workspaces\Xilinx\ip_test\Arty_RGB_RTL\Arty_RGB_RTL.xpr
# Log file: D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/vivado.log
# Journal file: D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/Workspaces/Xilinx/ip_repo [current_project]
update_ip_catalog
open_bd_design {D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets vio_0_probe_out1] [get_bd_nets vio_0_probe_out2] [get_bd_nets vio_0_probe_out4] [get_bd_nets vio_0_probe_out5] [get_bd_nets vio_0_probe_out0] [get_bd_nets vio_0_probe_out3] [get_bd_nets Arty_RGB_RTL_0_rgb_led] [get_bd_cells Arty_RGB_RTL_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Arty_RGB_RTL:1.0 Arty_RGB_RTL_0
endgroup
set_property location {2.5 472 240} [get_bd_cells Arty_RGB_RTL_0]
startgroup
connect_bd_net [get_bd_pins Arty_RGB_RTL_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_ports rgb_led] [get_bd_pins clk_wiz_0/clk_out1]
endgroup
connect_bd_net [get_bd_ports ck_rst] [get_bd_pins Arty_RGB_RTL_0/resetn]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins Arty_RGB_RTL_0/r0_val]
undo
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins Arty_RGB_RTL_0/r0_val]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins Arty_RGB_RTL_0/g0_val]
connect_bd_net [get_bd_pins vio_0/probe_out2] [get_bd_pins Arty_RGB_RTL_0/b0_val]
connect_bd_net [get_bd_pins vio_0/probe_out3] [get_bd_pins Arty_RGB_RTL_0/r1_val]
connect_bd_net [get_bd_pins vio_0/probe_out4] [get_bd_pins Arty_RGB_RTL_0/g1_val]
connect_bd_net [get_bd_pins vio_0/probe_out5] [get_bd_pins Arty_RGB_RTL_0/b1_val]
regenerate_bd_layout -routing
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_ports rgb_led]
startgroup
connect_bd_net [get_bd_ports rgb_led] [get_bd_pins Arty_RGB_RTL_0/rgb_led]
endgroup
regenerate_bd_layout -routing
save_bd_design
regenerate_bd_layout -routing
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
