-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pe is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_buffers_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_buffers_EN_A : OUT STD_LOGIC;
    input_buffers_WEN_A : OUT STD_LOGIC_VECTOR (0 downto 0);
    input_buffers_Din_A : OUT STD_LOGIC_VECTOR (7 downto 0);
    input_buffers_Dout_A : IN STD_LOGIC_VECTOR (7 downto 0);
    input_buffers_Clk_A : OUT STD_LOGIC;
    input_buffers_Rst_A : OUT STD_LOGIC;
    input_buffers_Addr_B : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_buffers_EN_B : OUT STD_LOGIC;
    input_buffers_WEN_B : OUT STD_LOGIC_VECTOR (0 downto 0);
    input_buffers_Din_B : OUT STD_LOGIC_VECTOR (7 downto 0);
    input_buffers_Dout_B : IN STD_LOGIC_VECTOR (7 downto 0);
    input_buffers_Clk_B : OUT STD_LOGIC;
    input_buffers_Rst_B : OUT STD_LOGIC;
    weight_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_stream_V_empty_n : IN STD_LOGIC;
    weight_stream_V_read : OUT STD_LOGIC;
    pe_input_stream_V_0_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_0_full_n : IN STD_LOGIC;
    pe_input_stream_V_0_write : OUT STD_LOGIC;
    pe_input_stream_V_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_1_full_n : IN STD_LOGIC;
    pe_input_stream_V_1_write : OUT STD_LOGIC;
    pe_input_stream_V_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_2_full_n : IN STD_LOGIC;
    pe_input_stream_V_2_write : OUT STD_LOGIC;
    pe_input_stream_V_3_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_3_full_n : IN STD_LOGIC;
    pe_input_stream_V_3_write : OUT STD_LOGIC;
    pe_input_stream_V_4_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_4_full_n : IN STD_LOGIC;
    pe_input_stream_V_4_write : OUT STD_LOGIC;
    pe_input_stream_V_5_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_5_full_n : IN STD_LOGIC;
    pe_input_stream_V_5_write : OUT STD_LOGIC;
    pe_input_stream_V_6_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_6_full_n : IN STD_LOGIC;
    pe_input_stream_V_6_write : OUT STD_LOGIC;
    pe_input_stream_V_7_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_7_full_n : IN STD_LOGIC;
    pe_input_stream_V_7_write : OUT STD_LOGIC;
    pe_input_stream_V_8_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_input_stream_V_8_full_n : IN STD_LOGIC;
    pe_input_stream_V_8_write : OUT STD_LOGIC;
    pe_weight_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pe_weight_stream_V_full_n : IN STD_LOGIC;
    pe_weight_stream_V_write : OUT STD_LOGIC );
end;


architecture behav of pe is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "pe_pe,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu200-fsgd2104-2-e,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.667000,HLS_SYN_LAT=74,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=1120,HLS_SYN_LUT=2758,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal weight_stream_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln25_reg_1667 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln27_2_reg_1688 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal pe_input_stream_V_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal cmp50_reg_1702 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal pe_input_stream_V_1_blk_n : STD_LOGIC;
    signal pe_input_stream_V_2_blk_n : STD_LOGIC;
    signal pe_input_stream_V_3_blk_n : STD_LOGIC;
    signal pe_input_stream_V_4_blk_n : STD_LOGIC;
    signal pe_input_stream_V_5_blk_n : STD_LOGIC;
    signal pe_input_stream_V_6_blk_n : STD_LOGIC;
    signal notrhs_reg_1710 : STD_LOGIC_VECTOR (0 downto 0);
    signal pe_input_stream_V_7_blk_n : STD_LOGIC;
    signal pe_input_stream_V_8_blk_n : STD_LOGIC;
    signal pe_weight_stream_V_blk_n : STD_LOGIC;
    signal indvar_flatten26_reg_495 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_x_reg_506 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten_reg_517 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_y_reg_528 : STD_LOGIC_VECTOR (1 downto 0);
    signal kernel_y_reg_539 : STD_LOGIC_VECTOR (1 downto 0);
    signal input_num_index_reg_550 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_registers_0_1_V_reg_573 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_0_2_V_reg_585 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_1_2_V_reg_621 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_767 : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_1_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_1_V_V_full_n : STD_LOGIC;
    signal inner_fifos_0_1_V_V_write : STD_LOGIC;
    signal ap_predicate_op244_write_state5 : BOOLEAN;
    signal inner_fifos_0_2_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_2_V_V_full_n : STD_LOGIC;
    signal inner_fifos_0_2_V_V_write : STD_LOGIC;
    signal ap_predicate_op248_write_state5 : BOOLEAN;
    signal inner_fifos_1_1_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_1_1_V_V_full_n : STD_LOGIC;
    signal inner_fifos_1_1_V_V_write : STD_LOGIC;
    signal ap_predicate_op255_write_state5 : BOOLEAN;
    signal inner_fifos_1_2_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_1_2_V_V_full_n : STD_LOGIC;
    signal inner_fifos_1_2_V_V_write : STD_LOGIC;
    signal ap_predicate_op260_write_state5 : BOOLEAN;
    signal ap_predicate_op269_write_state5 : BOOLEAN;
    signal inner_fifos_1_0_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_1_0_V_V_empty_n : STD_LOGIC;
    signal inner_fifos_1_0_V_V_read : STD_LOGIC;
    signal ap_predicate_op279_read_state5 : BOOLEAN;
    signal ap_predicate_op297_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_predicate_op357_write_state7 : BOOLEAN;
    signal ap_predicate_op361_write_state7 : BOOLEAN;
    signal ap_predicate_op366_write_state7 : BOOLEAN;
    signal ap_predicate_op368_write_state7 : BOOLEAN;
    signal ap_predicate_op371_write_state7 : BOOLEAN;
    signal ap_predicate_op378_write_state7 : BOOLEAN;
    signal ap_predicate_op383_read_state7 : BOOLEAN;
    signal inner_fifos_1_1_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_1_1_V_V_empty_n : STD_LOGIC;
    signal inner_fifos_1_1_V_V_read : STD_LOGIC;
    signal ap_predicate_op386_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal weight_registers_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_773 : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_0_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_0_V_V_empty_n : STD_LOGIC;
    signal inner_fifos_0_0_V_V_read : STD_LOGIC;
    signal ap_predicate_op314_read_state6 : BOOLEAN;
    signal ap_predicate_op315_write_state6 : BOOLEAN;
    signal inner_fifos_0_1_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_1_V_V_empty_n : STD_LOGIC;
    signal inner_fifos_0_1_V_V_read : STD_LOGIC;
    signal ap_predicate_op316_read_state6 : BOOLEAN;
    signal inner_fifos_0_2_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_2_V_V_empty_n : STD_LOGIC;
    signal inner_fifos_0_2_V_V_read : STD_LOGIC;
    signal ap_predicate_op319_read_state6 : BOOLEAN;
    signal inner_fifos_0_0_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_0_0_V_V_full_n : STD_LOGIC;
    signal inner_fifos_0_0_V_V_write : STD_LOGIC;
    signal ap_predicate_op325_write_state6 : BOOLEAN;
    signal ap_predicate_op328_read_state6 : BOOLEAN;
    signal inner_fifos_1_2_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_1_2_V_V_empty_n : STD_LOGIC;
    signal inner_fifos_1_2_V_V_read : STD_LOGIC;
    signal ap_predicate_op331_read_state6 : BOOLEAN;
    signal inner_fifos_1_0_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal inner_fifos_1_0_V_V_full_n : STD_LOGIC;
    signal inner_fifos_1_0_V_V_write : STD_LOGIC;
    signal ap_predicate_op333_write_state6 : BOOLEAN;
    signal ap_predicate_op334_write_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal weight_registers_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln25_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op404_read_state8 : BOOLEAN;
    signal ap_predicate_op405_write_state8 : BOOLEAN;
    signal ap_predicate_op406_read_state8 : BOOLEAN;
    signal ap_predicate_op409_read_state8 : BOOLEAN;
    signal ap_predicate_op422_read_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln25_fu_799_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln25_reg_1671 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln25_3_fu_863_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln25_3_reg_1676 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln27_fu_883_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln27_reg_1681 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln27_2_fu_909_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln27_3_fu_917_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln27_3_reg_1692 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_945_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1697 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp50_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln55_fu_993_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_reg_1714 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln121_fu_1015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln121_reg_1729 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln124_fu_1021_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln124_reg_1734 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln27_4_fu_1033_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln27_4_reg_1739 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_26_fu_1051_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_26_reg_1744 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_predicate_op148_read_state3 : BOOLEAN;
    signal ap_predicate_op152_read_state3 : BOOLEAN;
    signal ap_predicate_op154_read_state3 : BOOLEAN;
    signal ap_predicate_op160_read_state3 : BOOLEAN;
    signal ap_predicate_op171_read_state3 : BOOLEAN;
    signal ap_predicate_op193_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal p_cast_fu_1057_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1750 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul1_fu_1062_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul1_reg_1755 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln55_3_fu_1117_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_3_reg_1790 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln121_1_fu_1155_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln121_1_reg_1805 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln55_6_fu_1193_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_6_reg_1811 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_predicate_op202_write_state4 : BOOLEAN;
    signal ap_predicate_op205_read_state4 : BOOLEAN;
    signal ap_predicate_op209_read_state4 : BOOLEAN;
    signal ap_predicate_op226_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal empty_23_fu_1236_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_23_reg_1853 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_24_fu_1240_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_24_reg_1858 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln121_3_fu_1244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln121_3_reg_1863 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln124_3_fu_1250_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln124_3_reg_1868 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_registers_2_2_V_1_reg_1883 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln55_9_fu_1310_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_9_reg_1890 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_10_fu_1352_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_10_reg_1900 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln121_4_fu_1370_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln121_4_reg_1905 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln55_11_fu_1408_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_11_reg_1911 : STD_LOGIC_VECTOR (5 downto 0);
    signal input_registers_0_3_V_1_fu_1424_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_1_3_V_1_fu_1431_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln121_6_fu_1470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln121_6_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln124_6_fu_1476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln124_6_reg_1966 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_registers_0_3_V_3_fu_1492_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_num_index_2_fu_1570_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_num_index_2_reg_2001 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln30_fu_1578_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln30_reg_2006 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal weight_registers_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal weight_registers_V_ce0 : STD_LOGIC;
    signal weight_registers_V_we0 : STD_LOGIC;
    signal weight_registers_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal weight_registers_V_ce1 : STD_LOGIC;
    signal weight_registers_V_we1 : STD_LOGIC;
    signal ap_phi_mux_indvar_flatten26_phi_fu_499_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_output_x_phi_fu_510_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_indvar_flatten_phi_fu_521_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_output_y_phi_fu_532_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_kernel_y_phi_fu_543_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_input_num_index_phi_fu_554_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_561 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_573 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_585 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_596 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_633 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_645 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_657 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_input_registers_0_1_V_2_phi_fu_696_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_693 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_0_1_V_2_reg_693 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_input_registers_0_2_V_2_phi_fu_708_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_705 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_0_2_V_2_reg_705 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_0_V_2_reg_716 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_input_registers_1_1_V_2_reg_727 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_739 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_1_3_V_3_fu_1583_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln74_fu_999_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_1_fu_1010_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_3_fu_1123_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_4_fu_1134_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_6_fu_1199_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_7_fu_1208_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_fu_1231_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_2_fu_1261_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_5_fu_1271_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_fu_1414_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_1_fu_1419_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_8_fu_1443_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_9_fu_1448_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_1_fu_1482_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_10_fu_1504_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_11_fu_1508_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_registers_0_3_V_4_fu_136 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_1_0_V_3_fu_140 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_1_3_V_4_fu_144 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_2_0_V_fu_148 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_registers_2_1_V_fu_152 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal input_buffers_Addr_B_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buffers_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln27_fu_783_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln25_fu_779_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln25_1_fu_819_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln25_1_fu_825_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_13_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln30_fu_851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln25_fu_845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln25_fu_811_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln25_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln27_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_y_2_fu_871_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln27_1_fu_899_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln25_1_fu_829_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mid1_fu_903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln25_2_fu_837_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal kernel_y_cast6_fu_925_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_27_fu_929_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_fu_939_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_fu_939_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_fu_939_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln27_1_fu_891_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_18_fu_965_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln55_fu_977_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_981_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl18_fu_969_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_1_fu_1004_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln27_1_fu_1027_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl_fu_1044_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln30_fu_1041_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln121_fu_1081_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_14_fu_1087_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_15_fu_1099_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl18_0_1_fu_1103_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul34_cast_fu_1069_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_12_fu_1111_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl17_0_1_fu_1091_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_4_fu_1128_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln121_1_fu_1143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln124_1_fu_1149_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_16_fu_1163_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_17_fu_1175_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl18_0_2_fu_1179_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_13_fu_1187_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl17_0_2_fu_1167_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_7_fu_1203_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln121_2_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln124_2_fu_1218_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_751_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln121_2_fu_1223_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln55_2_fu_1256_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_5_fu_1266_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal input_depth_index_142_fu_1281_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_shl18_1_fu_1297_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal input_depth_index_142_cast_fu_1286_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_14_fu_1304_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl17_1_fu_1290_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln121_3_fu_1316_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_19_fu_1322_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_20_fu_1334_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl18_1_1_fu_1338_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_15_fu_1346_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl17_1_1_fu_1326_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln121_4_fu_1358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln124_4_fu_1364_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_21_fu_1378_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_22_fu_1390_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl18_1_2_fu_1394_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_16_fu_1402_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl17_1_2_fu_1382_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_756_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln55_8_fu_1438_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln121_5_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln124_5_fu_1457_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln121_5_fu_1462_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln121_6_fu_1512_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln121_7_fu_1518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln124_7_fu_1524_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln121_7_fu_1530_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln121_8_fu_1538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln124_8_fu_1544_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln121_8_fu_1550_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln157_fu_1558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_num_index_1_fu_1564_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_fu_939_p10 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_condition_1621 : BOOLEAN;
    signal ap_condition_1625 : BOOLEAN;
    signal ap_condition_904 : BOOLEAN;
    signal ap_condition_472 : BOOLEAN;
    signal ap_condition_342 : BOOLEAN;
    signal ap_condition_1639 : BOOLEAN;
    signal ap_condition_546 : BOOLEAN;
    signal ap_condition_905 : BOOLEAN;
    signal ap_condition_392 : BOOLEAN;
    signal ap_condition_897 : BOOLEAN;
    signal ap_condition_939 : BOOLEAN;
    signal ap_condition_927 : BOOLEAN;
    signal ap_condition_914 : BOOLEAN;

    component pe_mul_5ns_3ns_7_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component pe_weight_registers_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component pe_fifo_w8_d6_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    weight_registers_V_U : component pe_weight_registers_V
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weight_registers_V_address0,
        ce0 => weight_registers_V_ce0,
        we0 => weight_registers_V_we0,
        d0 => weight_stream_V_dout,
        q0 => weight_registers_V_q0,
        address1 => weight_registers_V_address1,
        ce1 => weight_registers_V_ce1,
        we1 => weight_registers_V_we1,
        d1 => weight_stream_V_dout,
        q1 => weight_registers_V_q1);

    mul_5ns_3ns_7_1_1_U1 : component pe_mul_5ns_3ns_7_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 3,
        dout_WIDTH => 7)
    port map (
        din0 => mul_fu_939_p0,
        din1 => mul_fu_939_p1,
        dout => mul_fu_939_p2);

    inner_fifos_0_0_V_V_fifo_U : component pe_fifo_w8_d6_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inner_fifos_0_0_V_V_din,
        if_full_n => inner_fifos_0_0_V_V_full_n,
        if_write => inner_fifos_0_0_V_V_write,
        if_dout => inner_fifos_0_0_V_V_dout,
        if_empty_n => inner_fifos_0_0_V_V_empty_n,
        if_read => inner_fifos_0_0_V_V_read);

    inner_fifos_0_1_V_V_fifo_U : component pe_fifo_w8_d6_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inner_fifos_0_1_V_V_din,
        if_full_n => inner_fifos_0_1_V_V_full_n,
        if_write => inner_fifos_0_1_V_V_write,
        if_dout => inner_fifos_0_1_V_V_dout,
        if_empty_n => inner_fifos_0_1_V_V_empty_n,
        if_read => inner_fifos_0_1_V_V_read);

    inner_fifos_0_2_V_V_fifo_U : component pe_fifo_w8_d6_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inner_fifos_0_2_V_V_din,
        if_full_n => inner_fifos_0_2_V_V_full_n,
        if_write => inner_fifos_0_2_V_V_write,
        if_dout => inner_fifos_0_2_V_V_dout,
        if_empty_n => inner_fifos_0_2_V_V_empty_n,
        if_read => inner_fifos_0_2_V_V_read);

    inner_fifos_1_0_V_V_fifo_U : component pe_fifo_w8_d6_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inner_fifos_1_0_V_V_din,
        if_full_n => inner_fifos_1_0_V_V_full_n,
        if_write => inner_fifos_1_0_V_V_write,
        if_dout => inner_fifos_1_0_V_V_dout,
        if_empty_n => inner_fifos_1_0_V_V_empty_n,
        if_read => inner_fifos_1_0_V_V_read);

    inner_fifos_1_1_V_V_fifo_U : component pe_fifo_w8_d6_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inner_fifos_1_1_V_V_din,
        if_full_n => inner_fifos_1_1_V_V_full_n,
        if_write => inner_fifos_1_1_V_V_write,
        if_dout => inner_fifos_1_1_V_V_dout,
        if_empty_n => inner_fifos_1_1_V_V_empty_n,
        if_read => inner_fifos_1_1_V_V_read);

    inner_fifos_1_2_V_V_fifo_U : component pe_fifo_w8_d6_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => inner_fifos_1_2_V_V_din,
        if_full_n => inner_fifos_1_2_V_V_full_n,
        if_write => inner_fifos_1_2_V_V_write,
        if_dout => inner_fifos_1_2_V_V_dout,
        if_empty_n => inner_fifos_1_2_V_V_empty_n,
        if_read => inner_fifos_1_2_V_V_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_645_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0))) then
                if ((ap_const_boolean_1 = ap_condition_1625)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_645 <= input_registers_0_2_V_reg_585;
                elsif ((ap_const_boolean_1 = ap_condition_1621)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_645 <= inner_fifos_0_1_V_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_573_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_904)) then
                if ((cmp50_reg_1702 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_573 <= inner_fifos_0_1_V_V_dout;
                elsif ((cmp50_reg_1702 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_573 <= input_buffers_Dout_B;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_657_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_472)) then
                if ((cmp50_reg_1702 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_657 <= input_registers_0_3_V_1_fu_1424_p3;
                elsif ((cmp50_reg_1702 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_657 <= inner_fifos_0_2_V_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_585_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_904)) then
                if ((cmp50_reg_1702 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_585 <= inner_fifos_0_2_V_V_dout;
                elsif ((cmp50_reg_1702 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_585 <= input_buffers_Dout_A;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_633_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_342)) then
                if ((cmp50_reg_1702 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_633 <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609;
                elsif ((cmp50_reg_1702 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_633 <= inner_fifos_1_0_V_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_596_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_546)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_596 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_1639)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_596 <= inner_fifos_1_0_V_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_472)) then
                if ((cmp50_reg_1702 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668 <= input_registers_1_2_V_reg_621;
                elsif ((cmp50_reg_1702 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668 <= inner_fifos_1_1_V_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_905)) then
                if ((cmp50_reg_1702 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609 <= inner_fifos_1_1_V_V_dout;
                elsif ((cmp50_reg_1702 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609 <= input_buffers_Dout_B;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_472)) then
                if ((cmp50_reg_1702 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681 <= input_registers_1_3_V_1_fu_1431_p3;
                elsif ((cmp50_reg_1702 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681 <= inner_fifos_1_2_V_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_905)) then
                if ((cmp50_reg_1702 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621 <= inner_fifos_1_2_V_V_dout;
                elsif ((cmp50_reg_1702 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621 <= input_buffers_Dout_A;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_561_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_546)) then 
                    ap_phi_reg_pp0_iter0_storemerge_reg_561 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_1639)) then 
                    ap_phi_reg_pp0_iter0_storemerge_reg_561 <= inner_fifos_0_0_V_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_693_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_392)) then
                if (((cmp50_reg_1702 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_693 <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_657;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_693 <= ap_phi_reg_pp0_iter0_input_registers_0_1_V_2_reg_693;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_705_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_392)) then
                if (((cmp50_reg_1702 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_705 <= input_registers_0_3_V_3_fu_1492_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_705 <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_2_reg_705;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_392)) then
                if (((cmp50_reg_1702 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716 <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668;
                elsif (((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716 <= inner_fifos_1_0_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716 <= ap_phi_reg_pp0_iter0_input_registers_1_0_V_2_reg_716;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_392)) then
                if (((cmp50_reg_1702 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727 <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681;
                elsif (((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727 <= inner_fifos_1_1_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727 <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_2_reg_727;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten26_reg_495_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten26_reg_495 <= add_ln25_reg_1671;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten26_reg_495 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_517_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_517 <= select_ln27_4_reg_1739;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_517 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    input_num_index_reg_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                input_num_index_reg_550 <= input_num_index_2_reg_2001;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                input_num_index_reg_550 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    kernel_y_reg_539_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                kernel_y_reg_539 <= add_ln30_reg_2006;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                kernel_y_reg_539 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    output_x_reg_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                output_x_reg_506 <= select_ln25_3_reg_1676;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                output_x_reg_506 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    output_y_reg_528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                output_y_reg_528 <= select_ln27_3_reg_1692;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                output_y_reg_528 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    reg_773_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0))) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then 
                    reg_773 <= weight_registers_V_q1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then 
                    reg_773 <= weight_registers_V_q0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                add_ln124_3_reg_1868 <= add_ln124_3_fu_1250_p2;
                icmp_ln121_3_reg_1863 <= icmp_ln121_3_fu_1244_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                add_ln124_6_reg_1966 <= add_ln124_6_fu_1476_p2;
                icmp_ln121_6_reg_1961 <= icmp_ln121_6_fu_1470_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln25_fu_793_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln124_reg_1734 <= add_ln124_fu_1021_p2;
                    add_ln55_reg_1714(5 downto 1) <= add_ln55_fu_993_p2(5 downto 1);
                cmp50_reg_1702 <= cmp50_fu_953_p2;
                icmp_ln121_reg_1729 <= icmp_ln121_fu_1015_p2;
                notrhs_reg_1710 <= notrhs_fu_959_p2;
                select_ln27_2_reg_1688 <= select_ln27_2_fu_909_p3;
                select_ln27_reg_1681 <= select_ln27_fu_883_p3;
                tmp_1_reg_1697 <= mul_fu_939_p2(5 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln25_reg_1671 <= add_ln25_fu_799_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                add_ln30_reg_2006 <= add_ln30_fu_1578_p2;
                input_num_index_2_reg_2001 <= input_num_index_2_fu_1570_p3;
                input_registers_0_3_V_4_fu_136 <= input_registers_0_3_V_3_fu_1492_p3;
                input_registers_2_1_V_fu_152 <= input_buffers_Dout_B;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (cmp50_reg_1702 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                    add_ln55_10_reg_1900(5 downto 1) <= add_ln55_10_fu_1352_p2(5 downto 1);
                    add_ln55_9_reg_1890(5 downto 1) <= add_ln55_9_fu_1310_p2(5 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                    add_ln55_11_reg_1911(5 downto 1) <= add_ln55_11_fu_1408_p2(5 downto 1);
                select_ln121_4_reg_1905 <= select_ln121_4_fu_1370_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                    add_ln55_3_reg_1790(5 downto 1) <= add_ln55_3_fu_1117_p2(5 downto 1);
                    add_ln55_6_reg_1811(5 downto 1) <= add_ln55_6_fu_1193_p2(5 downto 1);
                empty_26_reg_1744 <= empty_26_fu_1051_p2;
                    mul1_reg_1755(1) <= mul1_fu_1062_p3(1);
                    p_cast_reg_1750(3 downto 0) <= p_cast_fu_1057_p1(3 downto 0);
                select_ln121_1_reg_1805 <= select_ln121_1_fu_1155_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (cmp50_reg_1702 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                empty_23_reg_1853 <= empty_23_fu_1236_p1;
                empty_24_reg_1858 <= empty_24_fu_1240_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln25_reg_1667 <= icmp_ln25_fu_793_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                input_registers_0_1_V_reg_573 <= ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_573;
                input_registers_0_2_V_reg_585 <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_585;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                input_registers_1_0_V_3_fu_140 <= ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                input_registers_1_2_V_reg_621 <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                input_registers_1_3_V_4_fu_144 <= input_registers_1_3_V_3_fu_1583_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                input_registers_2_0_V_fu_148 <= input_buffers_Dout_A;
                input_registers_2_2_V_1_reg_1883 <= input_buffers_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then
                reg_767 <= input_buffers_Dout_B;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_fu_793_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln25_3_reg_1676 <= select_ln25_3_fu_863_p3;
                select_ln27_3_reg_1692 <= select_ln27_3_fu_917_p3;
                select_ln27_4_reg_1739 <= select_ln27_4_fu_1033_p3;
            end if;
        end if;
    end process;
    add_ln55_reg_1714(0) <= '0';
    p_cast_reg_1750(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    mul1_reg_1755(0) <= '0';
    add_ln55_3_reg_1790(0) <= '0';
    add_ln55_6_reg_1811(0) <= '0';
    add_ln55_9_reg_1890(0) <= '1';
    add_ln55_10_reg_1900(0) <= '1';
    add_ln55_11_reg_1911(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, icmp_ln25_fu_793_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_fu_793_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_fu_793_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln124_1_fu_1149_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(select_ln121_fu_1081_p3));
    add_ln124_2_fu_1218_p2 <= std_logic_vector(unsigned(select_ln121_1_reg_1805) + unsigned(ap_const_lv32_1));
    add_ln124_3_fu_1250_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(select_ln121_2_fu_1223_p3));
    add_ln124_4_fu_1364_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(select_ln121_3_fu_1316_p3));
    add_ln124_5_fu_1457_p2 <= std_logic_vector(unsigned(select_ln121_4_reg_1905) + unsigned(ap_const_lv32_1));
    add_ln124_6_fu_1476_p2 <= std_logic_vector(unsigned(select_ln121_5_fu_1462_p3) + unsigned(ap_const_lv32_1));
    add_ln124_7_fu_1524_p2 <= std_logic_vector(unsigned(select_ln121_6_fu_1512_p3) + unsigned(ap_const_lv32_1));
    add_ln124_8_fu_1544_p2 <= std_logic_vector(unsigned(select_ln121_7_fu_1530_p3) + unsigned(ap_const_lv32_1));
    add_ln124_fu_1021_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(select_ln27_1_fu_891_p3));
    add_ln25_1_fu_819_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(ap_phi_mux_output_x_phi_fu_510_p4));
    add_ln25_fu_799_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(ap_phi_mux_indvar_flatten26_phi_fu_499_p4));
    add_ln27_1_fu_1027_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten_phi_fu_521_p4) + unsigned(ap_const_lv4_1));
    add_ln30_fu_1578_p2 <= std_logic_vector(unsigned(select_ln27_reg_1681) + unsigned(ap_const_lv2_1));
    add_ln55_10_fu_1352_p2 <= std_logic_vector(unsigned(add_ln55_15_fu_1346_p2) + unsigned(p_shl17_1_1_fu_1326_p3));
    add_ln55_11_fu_1408_p2 <= std_logic_vector(unsigned(add_ln55_16_fu_1402_p2) + unsigned(p_shl17_1_2_fu_1382_p3));
    add_ln55_12_fu_1111_p2 <= std_logic_vector(unsigned(p_shl18_0_1_fu_1103_p3) + unsigned(mul34_cast_fu_1069_p1));
    add_ln55_13_fu_1187_p2 <= std_logic_vector(unsigned(p_shl18_0_2_fu_1179_p3) + unsigned(mul34_cast_fu_1069_p1));
    add_ln55_14_fu_1304_p2 <= std_logic_vector(unsigned(p_shl18_1_fu_1297_p3) + unsigned(input_depth_index_142_cast_fu_1286_p1));
    add_ln55_15_fu_1346_p2 <= std_logic_vector(unsigned(p_shl18_1_1_fu_1338_p3) + unsigned(input_depth_index_142_cast_fu_1286_p1));
    add_ln55_16_fu_1402_p2 <= std_logic_vector(unsigned(p_shl18_1_2_fu_1394_p3) + unsigned(input_depth_index_142_cast_fu_1286_p1));
    add_ln55_1_fu_1004_p2 <= std_logic_vector(unsigned(add_ln55_fu_993_p2) + unsigned(ap_const_lv6_6));
    add_ln55_2_fu_1256_p2 <= std_logic_vector(unsigned(ap_const_lv6_C) + unsigned(add_ln55_reg_1714));
    add_ln55_3_fu_1117_p2 <= std_logic_vector(unsigned(add_ln55_12_fu_1111_p2) + unsigned(p_shl17_0_1_fu_1091_p3));
    add_ln55_4_fu_1128_p2 <= std_logic_vector(unsigned(add_ln55_3_fu_1117_p2) + unsigned(ap_const_lv6_6));
    add_ln55_5_fu_1266_p2 <= std_logic_vector(unsigned(ap_const_lv6_C) + unsigned(add_ln55_3_reg_1790));
    add_ln55_6_fu_1193_p2 <= std_logic_vector(unsigned(add_ln55_13_fu_1187_p2) + unsigned(p_shl17_0_2_fu_1167_p3));
    add_ln55_7_fu_1203_p2 <= std_logic_vector(unsigned(add_ln55_6_reg_1811) + unsigned(ap_const_lv6_6));
    add_ln55_8_fu_1438_p2 <= std_logic_vector(unsigned(add_ln55_6_reg_1811) + unsigned(ap_const_lv6_C));
    add_ln55_9_fu_1310_p2 <= std_logic_vector(unsigned(add_ln55_14_fu_1304_p2) + unsigned(p_shl17_1_fu_1290_p3));
    add_ln55_fu_993_p2 <= std_logic_vector(unsigned(tmp_fu_981_p5) + unsigned(p_shl18_fu_969_p3));
    and_ln25_fu_857_p2 <= (xor_ln25_fu_845_p2 and icmp_ln30_fu_851_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state9 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, icmp_ln25_reg_1667, ap_enable_reg_pp0_iter1, notrhs_reg_1710, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_1_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op404_read_state8, ap_predicate_op405_write_state8, ap_predicate_op406_read_state8, ap_predicate_op409_read_state8, ap_predicate_op422_read_state8)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((pe_input_stream_V_7_full_n = ap_const_logic_0) or ((ap_predicate_op422_read_state8 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op409_read_state8 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op406_read_state8 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op404_read_state8 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((inner_fifos_1_0_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((inner_fifos_0_0_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op405_write_state8 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((inner_fifos_1_2_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((inner_fifos_1_1_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((inner_fifos_0_2_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((inner_fifos_0_1_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, icmp_ln25_reg_1667, ap_enable_reg_pp0_iter1, notrhs_reg_1710, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_1_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op404_read_state8, ap_predicate_op405_write_state8, ap_predicate_op406_read_state8, ap_predicate_op409_read_state8, ap_predicate_op422_read_state8)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((pe_input_stream_V_7_full_n = ap_const_logic_0) or ((ap_predicate_op422_read_state8 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op409_read_state8 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op406_read_state8 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op404_read_state8 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((inner_fifos_1_0_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((inner_fifos_0_0_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op405_write_state8 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((inner_fifos_1_2_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((inner_fifos_1_1_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((inner_fifos_0_2_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((inner_fifos_0_1_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, icmp_ln25_reg_1667, ap_enable_reg_pp0_iter1, notrhs_reg_1710, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_1_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op404_read_state8, ap_predicate_op405_write_state8, ap_predicate_op406_read_state8, ap_predicate_op409_read_state8, ap_predicate_op422_read_state8)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((pe_input_stream_V_7_full_n = ap_const_logic_0) or ((ap_predicate_op422_read_state8 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op409_read_state8 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op406_read_state8 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op404_read_state8 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((inner_fifos_1_0_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((inner_fifos_0_0_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op405_write_state8 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((inner_fifos_1_2_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((inner_fifos_1_1_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((inner_fifos_0_2_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((inner_fifos_0_1_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_5_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, inner_fifos_1_0_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op148_read_state3, ap_predicate_op152_read_state3, ap_predicate_op154_read_state3, ap_predicate_op160_read_state3, ap_predicate_op171_read_state3, ap_predicate_op193_write_state3)
    begin
                ap_block_pp0_stage1_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op193_write_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op171_read_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op160_read_state3 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op154_read_state3 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op152_read_state3 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op148_read_state3 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_5_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, inner_fifos_1_0_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op148_read_state3, ap_predicate_op152_read_state3, ap_predicate_op154_read_state3, ap_predicate_op160_read_state3, ap_predicate_op171_read_state3, ap_predicate_op193_write_state3)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op193_write_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op171_read_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op160_read_state3 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op154_read_state3 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op152_read_state3 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op148_read_state3 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_5_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, inner_fifos_1_0_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op148_read_state3, ap_predicate_op152_read_state3, ap_predicate_op154_read_state3, ap_predicate_op160_read_state3, ap_predicate_op171_read_state3, ap_predicate_op193_write_state3)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op193_write_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op171_read_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op160_read_state3 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op154_read_state3 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op152_read_state3 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op148_read_state3 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_6_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, ap_predicate_op202_write_state4, ap_predicate_op205_read_state4, ap_predicate_op209_read_state4, ap_predicate_op226_read_state4)
    begin
                ap_block_pp0_stage2_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op226_read_state4 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op209_read_state4 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op205_read_state4 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op202_write_state4 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_6_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, ap_predicate_op202_write_state4, ap_predicate_op205_read_state4, ap_predicate_op209_read_state4, ap_predicate_op226_read_state4)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op226_read_state4 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op209_read_state4 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op205_read_state4 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op202_write_state4 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_6_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, ap_predicate_op202_write_state4, ap_predicate_op205_read_state4, ap_predicate_op209_read_state4, ap_predicate_op226_read_state4)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op226_read_state4 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op209_read_state4 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op205_read_state4 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op202_write_state4 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_5_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, inner_fifos_0_1_V_V_full_n, ap_predicate_op244_write_state5, inner_fifos_0_2_V_V_full_n, ap_predicate_op248_write_state5, inner_fifos_1_1_V_V_full_n, ap_predicate_op255_write_state5, inner_fifos_1_2_V_V_full_n, ap_predicate_op260_write_state5, ap_predicate_op269_write_state5, inner_fifos_1_0_V_V_empty_n, ap_predicate_op279_read_state5, ap_predicate_op297_read_state5)
    begin
                ap_block_pp0_stage3_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((weight_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op297_read_state5 = ap_const_boolean_1)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op279_read_state5 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op269_write_state5 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op260_write_state5 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op255_write_state5 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op248_write_state5 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op244_write_state5 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_5_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, inner_fifos_0_1_V_V_full_n, ap_predicate_op244_write_state5, inner_fifos_0_2_V_V_full_n, ap_predicate_op248_write_state5, inner_fifos_1_1_V_V_full_n, ap_predicate_op255_write_state5, inner_fifos_1_2_V_V_full_n, ap_predicate_op260_write_state5, ap_predicate_op269_write_state5, inner_fifos_1_0_V_V_empty_n, ap_predicate_op279_read_state5, ap_predicate_op297_read_state5)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((weight_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op297_read_state5 = ap_const_boolean_1)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op279_read_state5 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op269_write_state5 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op260_write_state5 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op255_write_state5 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op248_write_state5 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op244_write_state5 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_5_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, inner_fifos_0_1_V_V_full_n, ap_predicate_op244_write_state5, inner_fifos_0_2_V_V_full_n, ap_predicate_op248_write_state5, inner_fifos_1_1_V_V_full_n, ap_predicate_op255_write_state5, inner_fifos_1_2_V_V_full_n, ap_predicate_op260_write_state5, ap_predicate_op269_write_state5, inner_fifos_1_0_V_V_empty_n, ap_predicate_op279_read_state5, ap_predicate_op297_read_state5)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((weight_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op297_read_state5 = ap_const_boolean_1)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op279_read_state5 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op269_write_state5 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op260_write_state5 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op255_write_state5 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op248_write_state5 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op244_write_state5 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_5_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, inner_fifos_1_1_V_V_full_n, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, ap_predicate_op314_read_state6, ap_predicate_op315_write_state6, inner_fifos_0_1_V_V_empty_n, ap_predicate_op316_read_state6, inner_fifos_0_2_V_V_empty_n, ap_predicate_op319_read_state6, inner_fifos_0_0_V_V_full_n, ap_predicate_op325_write_state6, ap_predicate_op328_read_state6, inner_fifos_1_2_V_V_empty_n, ap_predicate_op331_read_state6, inner_fifos_1_0_V_V_full_n, ap_predicate_op333_write_state6, ap_predicate_op334_write_state6)
    begin
                ap_block_pp0_stage4_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op334_write_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op333_write_state6 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op331_read_state6 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op328_read_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op325_write_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op319_read_state6 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op316_read_state6 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op314_read_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op315_write_state6 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_5_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, inner_fifos_1_1_V_V_full_n, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, ap_predicate_op314_read_state6, ap_predicate_op315_write_state6, inner_fifos_0_1_V_V_empty_n, ap_predicate_op316_read_state6, inner_fifos_0_2_V_V_empty_n, ap_predicate_op319_read_state6, inner_fifos_0_0_V_V_full_n, ap_predicate_op325_write_state6, ap_predicate_op328_read_state6, inner_fifos_1_2_V_V_empty_n, ap_predicate_op331_read_state6, inner_fifos_1_0_V_V_full_n, ap_predicate_op333_write_state6, ap_predicate_op334_write_state6)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op334_write_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op333_write_state6 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op331_read_state6 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op328_read_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op325_write_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op319_read_state6 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op316_read_state6 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op314_read_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op315_write_state6 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_5_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, inner_fifos_1_1_V_V_full_n, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, ap_predicate_op314_read_state6, ap_predicate_op315_write_state6, inner_fifos_0_1_V_V_empty_n, ap_predicate_op316_read_state6, inner_fifos_0_2_V_V_empty_n, ap_predicate_op319_read_state6, inner_fifos_0_0_V_V_full_n, ap_predicate_op325_write_state6, ap_predicate_op328_read_state6, inner_fifos_1_2_V_V_empty_n, ap_predicate_op331_read_state6, inner_fifos_1_0_V_V_full_n, ap_predicate_op333_write_state6, ap_predicate_op334_write_state6)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op334_write_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op333_write_state6 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op331_read_state6 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op328_read_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op325_write_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op319_read_state6 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op316_read_state6 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op314_read_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op315_write_state6 = ap_const_boolean_1))));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_1_0_V_V_empty_n, ap_predicate_op357_write_state7, ap_predicate_op361_write_state7, ap_predicate_op366_write_state7, ap_predicate_op368_write_state7, ap_predicate_op371_write_state7, ap_predicate_op378_write_state7, ap_predicate_op383_read_state7, inner_fifos_1_1_V_V_empty_n, ap_predicate_op386_read_state7)
    begin
                ap_block_pp0_stage5_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op386_read_state7 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op383_read_state7 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op371_write_state7 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op368_write_state7 = ap_const_boolean_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op366_write_state7 = ap_const_boolean_1)) or ((ap_predicate_op361_write_state7 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op357_write_state7 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op378_write_state7 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_1_0_V_V_empty_n, ap_predicate_op357_write_state7, ap_predicate_op361_write_state7, ap_predicate_op366_write_state7, ap_predicate_op368_write_state7, ap_predicate_op371_write_state7, ap_predicate_op378_write_state7, ap_predicate_op383_read_state7, inner_fifos_1_1_V_V_empty_n, ap_predicate_op386_read_state7)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op386_read_state7 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op383_read_state7 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op371_write_state7 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op368_write_state7 = ap_const_boolean_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op366_write_state7 = ap_const_boolean_1)) or ((ap_predicate_op361_write_state7 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op357_write_state7 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op378_write_state7 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_1_0_V_V_empty_n, ap_predicate_op357_write_state7, ap_predicate_op361_write_state7, ap_predicate_op366_write_state7, ap_predicate_op368_write_state7, ap_predicate_op371_write_state7, ap_predicate_op378_write_state7, ap_predicate_op383_read_state7, inner_fifos_1_1_V_V_empty_n, ap_predicate_op386_read_state7)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op386_read_state7 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op383_read_state7 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op371_write_state7 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op368_write_state7 = ap_const_boolean_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op366_write_state7 = ap_const_boolean_1)) or ((ap_predicate_op361_write_state7 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op357_write_state7 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op378_write_state7 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0))));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage1_iter0_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_5_full_n, icmp_ln25_reg_1667, inner_fifos_1_0_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op148_read_state3, ap_predicate_op152_read_state3, ap_predicate_op154_read_state3, ap_predicate_op160_read_state3, ap_predicate_op171_read_state3, ap_predicate_op193_write_state3)
    begin
                ap_block_state3_pp0_stage1_iter0 <= (((ap_predicate_op193_write_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op171_read_state3 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op160_read_state3 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op154_read_state3 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op152_read_state3 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op148_read_state3 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)));
    end process;


    ap_block_state4_pp0_stage2_iter0_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_6_full_n, icmp_ln25_reg_1667, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, ap_predicate_op202_write_state4, ap_predicate_op205_read_state4, ap_predicate_op209_read_state4, ap_predicate_op226_read_state4)
    begin
                ap_block_state4_pp0_stage2_iter0 <= (((ap_predicate_op226_read_state4 = ap_const_boolean_1) and (weight_stream_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op209_read_state4 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op205_read_state4 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op202_write_state4 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)));
    end process;


    ap_block_state5_pp0_stage3_iter0_assign_proc : process(weight_stream_V_empty_n, pe_input_stream_V_0_full_n, pe_input_stream_V_2_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_5_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, icmp_ln25_reg_1667, inner_fifos_0_1_V_V_full_n, ap_predicate_op244_write_state5, inner_fifos_0_2_V_V_full_n, ap_predicate_op248_write_state5, inner_fifos_1_1_V_V_full_n, ap_predicate_op255_write_state5, inner_fifos_1_2_V_V_full_n, ap_predicate_op260_write_state5, ap_predicate_op269_write_state5, inner_fifos_1_0_V_V_empty_n, ap_predicate_op279_read_state5, ap_predicate_op297_read_state5)
    begin
                ap_block_state5_pp0_stage3_iter0 <= (((pe_input_stream_V_2_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((weight_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op297_read_state5 = ap_const_boolean_1)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op279_read_state5 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op269_write_state5 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op260_write_state5 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op255_write_state5 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op248_write_state5 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op244_write_state5 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0)));
    end process;


    ap_block_state6_pp0_stage4_iter0_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_1_full_n, pe_input_stream_V_5_full_n, icmp_ln25_reg_1667, inner_fifos_1_1_V_V_full_n, inner_fifos_1_1_V_V_empty_n, inner_fifos_0_0_V_V_empty_n, ap_predicate_op314_read_state6, ap_predicate_op315_write_state6, inner_fifos_0_1_V_V_empty_n, ap_predicate_op316_read_state6, inner_fifos_0_2_V_V_empty_n, ap_predicate_op319_read_state6, inner_fifos_0_0_V_V_full_n, ap_predicate_op325_write_state6, ap_predicate_op328_read_state6, inner_fifos_1_2_V_V_empty_n, ap_predicate_op331_read_state6, inner_fifos_1_0_V_V_full_n, ap_predicate_op333_write_state6, ap_predicate_op334_write_state6)
    begin
                ap_block_state6_pp0_stage4_iter0 <= (((pe_input_stream_V_1_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((ap_predicate_op334_write_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op333_write_state6 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op331_read_state6 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op328_read_state6 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op325_write_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op319_read_state6 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op316_read_state6 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op314_read_state6 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((pe_input_stream_V_5_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op315_write_state6 = ap_const_boolean_1)));
    end process;


    ap_block_state7_pp0_stage5_iter0_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, icmp_ln25_reg_1667, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_1_0_V_V_empty_n, ap_predicate_op357_write_state7, ap_predicate_op361_write_state7, ap_predicate_op366_write_state7, ap_predicate_op368_write_state7, ap_predicate_op371_write_state7, ap_predicate_op378_write_state7, ap_predicate_op383_read_state7, inner_fifos_1_1_V_V_empty_n, ap_predicate_op386_read_state7)
    begin
                ap_block_state7_pp0_stage5_iter0 <= (((ap_predicate_op386_read_state7 = ap_const_boolean_1) and (inner_fifos_1_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op383_read_state7 = ap_const_boolean_1) and (inner_fifos_1_0_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op371_write_state7 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op368_write_state7 = ap_const_boolean_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (ap_predicate_op366_write_state7 = ap_const_boolean_1)) or ((ap_predicate_op361_write_state7 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op357_write_state7 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_full_n = ap_const_logic_0)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op378_write_state7 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_7_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)));
    end process;


    ap_block_state8_pp0_stage0_iter1_assign_proc : process(pe_input_stream_V_0_full_n, pe_input_stream_V_3_full_n, pe_input_stream_V_4_full_n, pe_input_stream_V_6_full_n, pe_input_stream_V_7_full_n, pe_input_stream_V_8_full_n, pe_weight_stream_V_full_n, icmp_ln25_reg_1667, notrhs_reg_1710, inner_fifos_0_1_V_V_full_n, inner_fifos_0_2_V_V_full_n, inner_fifos_1_1_V_V_full_n, inner_fifos_1_2_V_V_full_n, inner_fifos_0_0_V_V_empty_n, inner_fifos_0_1_V_V_empty_n, inner_fifos_0_2_V_V_empty_n, inner_fifos_0_0_V_V_full_n, inner_fifos_1_2_V_V_empty_n, inner_fifos_1_0_V_V_full_n, ap_predicate_op404_read_state8, ap_predicate_op405_write_state8, ap_predicate_op406_read_state8, ap_predicate_op409_read_state8, ap_predicate_op422_read_state8)
    begin
                ap_block_state8_pp0_stage0_iter1 <= ((pe_input_stream_V_7_full_n = ap_const_logic_0) or ((ap_predicate_op422_read_state8 = ap_const_boolean_1) and (inner_fifos_1_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op409_read_state8 = ap_const_boolean_1) and (inner_fifos_0_2_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op406_read_state8 = ap_const_boolean_1) and (inner_fifos_0_1_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op404_read_state8 = ap_const_boolean_1) and (inner_fifos_0_0_V_V_empty_n = ap_const_logic_0)) or ((inner_fifos_1_0_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((inner_fifos_0_0_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_0)) or ((pe_input_stream_V_6_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((pe_input_stream_V_3_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_0_full_n = ap_const_logic_0) and (ap_predicate_op405_write_state8 = ap_const_boolean_1)) or ((pe_weight_stream_V_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((pe_input_stream_V_8_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((inner_fifos_1_2_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((inner_fifos_1_1_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((inner_fifos_0_2_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)) or ((pe_input_stream_V_4_full_n = ap_const_logic_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0)) or ((inner_fifos_0_1_V_V_full_n = ap_const_logic_0) and (notrhs_reg_1710 = ap_const_lv1_1)));
    end process;


    ap_condition_1621_assign_proc : process(ap_CS_fsm_pp0_stage4, cmp50_reg_1702, ap_block_pp0_stage4_11001)
    begin
                ap_condition_1621 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (cmp50_reg_1702 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001));
    end process;


    ap_condition_1625_assign_proc : process(ap_CS_fsm_pp0_stage3, cmp50_reg_1702, ap_block_pp0_stage3_11001)
    begin
                ap_condition_1625 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (cmp50_reg_1702 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001));
    end process;


    ap_condition_1639_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln25_reg_1667, cmp50_reg_1702, ap_block_pp0_stage1_11001)
    begin
                ap_condition_1639 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001));
    end process;


    ap_condition_342_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_342 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001));
    end process;


    ap_condition_392_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_392 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001));
    end process;


    ap_condition_472_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_472 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001));
    end process;


    ap_condition_546_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln25_fu_793_p2, ap_block_pp0_stage0_11001, cmp50_fu_953_p2)
    begin
                ap_condition_546 <= ((cmp50_fu_953_p2 = ap_const_lv1_1) and (icmp_ln25_fu_793_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_897_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_01001)
    begin
                ap_condition_897 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001));
    end process;


    ap_condition_904_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_block_pp0_stage1_11001)
    begin
                ap_condition_904 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001));
    end process;


    ap_condition_905_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_905 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001));
    end process;


    ap_condition_914_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_01001)
    begin
                ap_condition_914 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001));
    end process;


    ap_condition_927_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_927 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_condition_939_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_01001)
    begin
                ap_condition_939 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln25_fu_793_p2)
    begin
        if ((icmp_ln25_fu_793_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten26_phi_fu_499_p4_assign_proc : process(icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, indvar_flatten26_reg_495, add_ln25_reg_1671)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_indvar_flatten26_phi_fu_499_p4 <= add_ln25_reg_1671;
        else 
            ap_phi_mux_indvar_flatten26_phi_fu_499_p4 <= indvar_flatten26_reg_495;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_521_p4_assign_proc : process(icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, indvar_flatten_reg_517, select_ln27_4_reg_1739)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_indvar_flatten_phi_fu_521_p4 <= select_ln27_4_reg_1739;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_521_p4 <= indvar_flatten_reg_517;
        end if; 
    end process;


    ap_phi_mux_input_num_index_phi_fu_554_p4_assign_proc : process(icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, input_num_index_reg_550, input_num_index_2_reg_2001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_input_num_index_phi_fu_554_p4 <= input_num_index_2_reg_2001;
        else 
            ap_phi_mux_input_num_index_phi_fu_554_p4 <= input_num_index_reg_550;
        end if; 
    end process;


    ap_phi_mux_input_registers_0_1_V_2_phi_fu_696_p4_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702, inner_fifos_0_1_V_V_dout, ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_693)
    begin
        if (((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0))) then 
            ap_phi_mux_input_registers_0_1_V_2_phi_fu_696_p4 <= inner_fifos_0_1_V_V_dout;
        else 
            ap_phi_mux_input_registers_0_1_V_2_phi_fu_696_p4 <= ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_693;
        end if; 
    end process;


    ap_phi_mux_input_registers_0_2_V_2_phi_fu_708_p4_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702, inner_fifos_0_2_V_V_dout, ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_705)
    begin
        if (((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0))) then 
            ap_phi_mux_input_registers_0_2_V_2_phi_fu_708_p4 <= inner_fifos_0_2_V_V_dout;
        else 
            ap_phi_mux_input_registers_0_2_V_2_phi_fu_708_p4 <= ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_705;
        end if; 
    end process;


    ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702, inner_fifos_1_2_V_V_dout, ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_739, input_registers_1_3_V_3_fu_1583_p3)
    begin
        if ((icmp_ln25_reg_1667 = ap_const_lv1_0)) then
            if ((cmp50_reg_1702 = ap_const_lv1_1)) then 
                ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4 <= input_registers_1_3_V_3_fu_1583_p3;
            elsif ((cmp50_reg_1702 = ap_const_lv1_0)) then 
                ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4 <= inner_fifos_1_2_V_V_dout;
            else 
                ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4 <= ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_739;
            end if;
        else 
            ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4 <= ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_739;
        end if; 
    end process;


    ap_phi_mux_kernel_y_phi_fu_543_p4_assign_proc : process(icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, kernel_y_reg_539, add_ln30_reg_2006)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_kernel_y_phi_fu_543_p4 <= add_ln30_reg_2006;
        else 
            ap_phi_mux_kernel_y_phi_fu_543_p4 <= kernel_y_reg_539;
        end if; 
    end process;


    ap_phi_mux_output_x_phi_fu_510_p4_assign_proc : process(icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, output_x_reg_506, select_ln25_3_reg_1676)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_output_x_phi_fu_510_p4 <= select_ln25_3_reg_1676;
        else 
            ap_phi_mux_output_x_phi_fu_510_p4 <= output_x_reg_506;
        end if; 
    end process;


    ap_phi_mux_output_y_phi_fu_532_p4_assign_proc : process(icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, output_y_reg_528, select_ln27_3_reg_1692)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_output_y_phi_fu_532_p4 <= select_ln27_3_reg_1692;
        else 
            ap_phi_mux_output_y_phi_fu_532_p4 <= output_y_reg_528;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_input_registers_0_1_V_2_reg_693 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_input_registers_0_2_V_2_reg_705 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_input_registers_1_0_V_2_reg_716 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_input_registers_1_1_V_2_reg_727 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_739 <= "XXXXXXXX";

    ap_predicate_op148_read_state3_assign_proc : process(icmp_ln25_reg_1667, select_ln27_2_reg_1688)
    begin
                ap_predicate_op148_read_state3 <= ((select_ln27_2_reg_1688 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op152_read_state3_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op152_read_state3 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op154_read_state3_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op154_read_state3 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op160_read_state3_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op160_read_state3 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op171_read_state3_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op171_read_state3 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op193_write_state3_assign_proc : process(icmp_ln25_reg_1667, notrhs_reg_1710)
    begin
                ap_predicate_op193_write_state3 <= ((notrhs_reg_1710 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op202_write_state4_assign_proc : process(icmp_ln25_reg_1667, notrhs_reg_1710)
    begin
                ap_predicate_op202_write_state4 <= ((notrhs_reg_1710 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op205_read_state4_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op205_read_state4 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op209_read_state4_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op209_read_state4 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op226_read_state4_assign_proc : process(icmp_ln25_reg_1667, select_ln27_2_reg_1688)
    begin
                ap_predicate_op226_read_state4 <= ((select_ln27_2_reg_1688 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op244_write_state5_assign_proc : process(icmp_ln25_reg_1667, notrhs_reg_1710)
    begin
                ap_predicate_op244_write_state5 <= ((notrhs_reg_1710 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op248_write_state5_assign_proc : process(icmp_ln25_reg_1667, notrhs_reg_1710)
    begin
                ap_predicate_op248_write_state5 <= ((notrhs_reg_1710 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op255_write_state5_assign_proc : process(icmp_ln25_reg_1667, notrhs_reg_1710)
    begin
                ap_predicate_op255_write_state5 <= ((notrhs_reg_1710 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op260_write_state5_assign_proc : process(icmp_ln25_reg_1667, notrhs_reg_1710)
    begin
                ap_predicate_op260_write_state5 <= ((notrhs_reg_1710 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op269_write_state5_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op269_write_state5 <= ((cmp50_reg_1702 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op279_read_state5_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op279_read_state5 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op297_read_state5_assign_proc : process(icmp_ln25_reg_1667, select_ln27_2_reg_1688)
    begin
                ap_predicate_op297_read_state5 <= ((select_ln27_2_reg_1688 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op314_read_state6_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op314_read_state6 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op315_write_state6_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op315_write_state6 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op316_read_state6_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op316_read_state6 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op319_read_state6_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op319_read_state6 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op325_write_state6_assign_proc : process(icmp_ln25_reg_1667, notrhs_reg_1710)
    begin
                ap_predicate_op325_write_state6 <= ((notrhs_reg_1710 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op328_read_state6_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op328_read_state6 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op331_read_state6_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op331_read_state6 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op333_write_state6_assign_proc : process(icmp_ln25_reg_1667, notrhs_reg_1710)
    begin
                ap_predicate_op333_write_state6 <= ((notrhs_reg_1710 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op334_write_state6_assign_proc : process(icmp_ln25_reg_1667, notrhs_reg_1710)
    begin
                ap_predicate_op334_write_state6 <= ((notrhs_reg_1710 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op357_write_state7_assign_proc : process(icmp_ln25_reg_1667, notrhs_reg_1710)
    begin
                ap_predicate_op357_write_state7 <= ((notrhs_reg_1710 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op361_write_state7_assign_proc : process(icmp_ln25_reg_1667, notrhs_reg_1710)
    begin
                ap_predicate_op361_write_state7 <= ((notrhs_reg_1710 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op366_write_state7_assign_proc : process(icmp_ln25_reg_1667, notrhs_reg_1710)
    begin
                ap_predicate_op366_write_state7 <= ((notrhs_reg_1710 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op368_write_state7_assign_proc : process(icmp_ln25_reg_1667, notrhs_reg_1710)
    begin
                ap_predicate_op368_write_state7 <= ((notrhs_reg_1710 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op371_write_state7_assign_proc : process(icmp_ln25_reg_1667, notrhs_reg_1710)
    begin
                ap_predicate_op371_write_state7 <= ((notrhs_reg_1710 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op378_write_state7_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op378_write_state7 <= ((cmp50_reg_1702 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op383_read_state7_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op383_read_state7 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op386_read_state7_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op386_read_state7 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op404_read_state8_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op404_read_state8 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op405_write_state8_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op405_write_state8 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op406_read_state8_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op406_read_state8 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op409_read_state8_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op409_read_state8 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_predicate_op422_read_state8_assign_proc : process(icmp_ln25_reg_1667, cmp50_reg_1702)
    begin
                ap_predicate_op422_read_state8 <= ((cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp50_fu_953_p2 <= "1" when (select_ln27_fu_883_p3 = ap_const_lv2_0) else "0";
    empty_13_fu_787_p2 <= (trunc_ln27_fu_783_p1 or trunc_ln25_fu_779_p1);
    empty_14_fu_1087_p1 <= select_ln121_fu_1081_p3(2 - 1 downto 0);
    empty_15_fu_1099_p1 <= select_ln121_fu_1081_p3(5 - 1 downto 0);
    empty_16_fu_1163_p1 <= select_ln121_1_fu_1155_p3(2 - 1 downto 0);
    empty_17_fu_1175_p1 <= select_ln121_1_fu_1155_p3(5 - 1 downto 0);
    empty_18_fu_965_p1 <= select_ln27_1_fu_891_p3(5 - 1 downto 0);
    empty_19_fu_1322_p1 <= select_ln121_3_fu_1316_p3(2 - 1 downto 0);
    empty_20_fu_1334_p1 <= select_ln121_3_fu_1316_p3(5 - 1 downto 0);
    empty_21_fu_1378_p1 <= select_ln121_4_fu_1370_p3(2 - 1 downto 0);
    empty_22_fu_1390_p1 <= select_ln121_4_fu_1370_p3(5 - 1 downto 0);
    empty_23_fu_1236_p1 <= select_ln121_2_fu_1223_p3(2 - 1 downto 0);
    empty_24_fu_1240_p1 <= select_ln121_2_fu_1223_p3(5 - 1 downto 0);
    empty_26_fu_1051_p2 <= std_logic_vector(unsigned(p_shl_fu_1044_p3) - unsigned(zext_ln30_fu_1041_p1));
    empty_27_fu_929_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(kernel_y_cast6_fu_925_p1));
    grp_fu_751_p2 <= std_logic_vector(unsigned(empty_26_reg_1744) + unsigned(ap_const_lv4_1));
    grp_fu_756_p2 <= std_logic_vector(unsigned(empty_26_reg_1744) + unsigned(ap_const_lv4_2));
    icmp_ln121_1_fu_1143_p2 <= "1" when (select_ln121_fu_1081_p3 = ap_const_lv32_2) else "0";
    icmp_ln121_2_fu_1213_p2 <= "1" when (select_ln121_1_reg_1805 = ap_const_lv32_2) else "0";
    icmp_ln121_3_fu_1244_p2 <= "1" when (select_ln121_2_fu_1223_p3 = ap_const_lv32_2) else "0";
    icmp_ln121_4_fu_1358_p2 <= "1" when (select_ln121_3_fu_1316_p3 = ap_const_lv32_2) else "0";
    icmp_ln121_5_fu_1452_p2 <= "1" when (select_ln121_4_reg_1905 = ap_const_lv32_2) else "0";
    icmp_ln121_6_fu_1470_p2 <= "1" when (select_ln121_5_fu_1462_p3 = ap_const_lv32_2) else "0";
    icmp_ln121_7_fu_1518_p2 <= "1" when (select_ln121_6_fu_1512_p3 = ap_const_lv32_2) else "0";
    icmp_ln121_8_fu_1538_p2 <= "1" when (select_ln121_7_fu_1530_p3 = ap_const_lv32_2) else "0";
    icmp_ln121_fu_1015_p2 <= "1" when (select_ln27_1_fu_891_p3 = ap_const_lv32_2) else "0";
    icmp_ln157_fu_1558_p2 <= "1" when (select_ln121_8_fu_1550_p3 = ap_const_lv32_2) else "0";
    icmp_ln25_fu_793_p2 <= "1" when (ap_phi_mux_indvar_flatten26_phi_fu_499_p4 = ap_const_lv4_C) else "0";
    icmp_ln27_fu_805_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_521_p4 = ap_const_lv4_6) else "0";
    icmp_ln30_fu_851_p2 <= "1" when (ap_phi_mux_kernel_y_phi_fu_543_p4 = ap_const_lv2_3) else "0";

    inner_fifos_0_0_V_V_din_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, notrhs_reg_1710, ap_predicate_op325_write_state6, ap_predicate_op202_write_state4, ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_596, ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_633, ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716, ap_block_pp0_stage2_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage0_01001)
    begin
        if (((notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            inner_fifos_0_0_V_V_din <= ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op325_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            inner_fifos_0_0_V_V_din <= ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_633;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op202_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            inner_fifos_0_0_V_V_din <= ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_596;
        else 
            inner_fifos_0_0_V_V_din <= "XXXXXXXX";
        end if; 
    end process;


    inner_fifos_0_0_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op314_read_state6, ap_block_pp0_stage4_11001, ap_predicate_op404_read_state8, ap_block_pp0_stage0_11001, ap_predicate_op152_read_state3, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op152_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op314_read_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_predicate_op404_read_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_0_0_V_V_read <= ap_const_logic_1;
        else 
            inner_fifos_0_0_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_0_0_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, notrhs_reg_1710, ap_predicate_op325_write_state6, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_predicate_op202_write_state4, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op202_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op325_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_0_0_V_V_write <= ap_const_logic_1;
        else 
            inner_fifos_0_0_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_0_1_V_V_din_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, notrhs_reg_1710, ap_predicate_op244_write_state5, ap_predicate_op357_write_state7, ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609, ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668, ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if (((notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            inner_fifos_0_1_V_V_din <= ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op357_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            inner_fifos_0_1_V_V_din <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op244_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            inner_fifos_0_1_V_V_din <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609;
        else 
            inner_fifos_0_1_V_V_din <= "XXXXXXXX";
        end if; 
    end process;


    inner_fifos_0_1_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op316_read_state6, ap_block_pp0_stage4_11001, ap_predicate_op406_read_state8, ap_block_pp0_stage0_11001, ap_predicate_op154_read_state3, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op154_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op316_read_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_predicate_op406_read_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_0_1_V_V_read <= ap_const_logic_1;
        else 
            inner_fifos_0_1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_0_1_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, notrhs_reg_1710, ap_predicate_op244_write_state5, ap_block_pp0_stage3_11001, ap_predicate_op357_write_state7, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op357_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op244_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_0_1_V_V_write <= ap_const_logic_1;
        else 
            inner_fifos_0_1_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_0_2_V_V_din_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, notrhs_reg_1710, ap_predicate_op248_write_state5, ap_predicate_op361_write_state7, ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621, ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681, ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if (((notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            inner_fifos_0_2_V_V_din <= ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op361_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            inner_fifos_0_2_V_V_din <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op248_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            inner_fifos_0_2_V_V_din <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621;
        else 
            inner_fifos_0_2_V_V_din <= "XXXXXXXX";
        end if; 
    end process;


    inner_fifos_0_2_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op319_read_state6, ap_block_pp0_stage4_11001, ap_predicate_op409_read_state8, ap_block_pp0_stage0_11001, ap_predicate_op160_read_state3, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op160_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op319_read_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_predicate_op409_read_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_0_2_V_V_read <= ap_const_logic_1;
        else 
            inner_fifos_0_2_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_0_2_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, notrhs_reg_1710, ap_predicate_op248_write_state5, ap_block_pp0_stage3_11001, ap_predicate_op361_write_state7, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op361_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op248_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_0_2_V_V_write <= ap_const_logic_1;
        else 
            inner_fifos_0_2_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_1_0_V_V_din_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, notrhs_reg_1710, reg_767, ap_predicate_op333_write_state6, ap_predicate_op193_write_state3, input_registers_2_2_V_1_reg_1883, ap_block_pp0_stage1_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage0_01001)
    begin
        if (((notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            inner_fifos_1_0_V_V_din <= input_registers_2_2_V_1_reg_1883;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op333_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            inner_fifos_1_0_V_V_din <= reg_767;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op193_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            inner_fifos_1_0_V_V_din <= ap_const_lv8_0;
        else 
            inner_fifos_1_0_V_V_din <= "XXXXXXXX";
        end if; 
    end process;


    inner_fifos_1_0_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_predicate_op279_read_state5, ap_block_pp0_stage3_11001, ap_predicate_op383_read_state7, ap_block_pp0_stage5_11001, ap_predicate_op171_read_state3, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op171_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op383_read_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op279_read_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            inner_fifos_1_0_V_V_read <= ap_const_logic_1;
        else 
            inner_fifos_1_0_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_1_0_V_V_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, notrhs_reg_1710, ap_predicate_op333_write_state6, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_predicate_op193_write_state3, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op193_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op333_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_1_0_V_V_write <= ap_const_logic_1;
        else 
            inner_fifos_1_0_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_1_1_V_V_din_assign_proc : process(input_buffers_Dout_B, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, notrhs_reg_1710, reg_767, ap_predicate_op255_write_state5, ap_predicate_op334_write_state6, input_registers_2_2_V_1_reg_1883, ap_block_pp0_stage4_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001)
    begin
        if (((notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            inner_fifos_1_1_V_V_din <= reg_767;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op334_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            inner_fifos_1_1_V_V_din <= input_registers_2_2_V_1_reg_1883;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op255_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            inner_fifos_1_1_V_V_din <= input_buffers_Dout_B;
        else 
            inner_fifos_1_1_V_V_din <= "XXXXXXXX";
        end if; 
    end process;


    inner_fifos_1_1_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_predicate_op386_read_state7, ap_block_pp0_stage5_11001, ap_predicate_op328_read_state6, ap_block_pp0_stage4_11001, ap_predicate_op205_read_state4, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op205_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op328_read_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op386_read_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)))) then 
            inner_fifos_1_1_V_V_read <= ap_const_logic_1;
        else 
            inner_fifos_1_1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_1_1_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, notrhs_reg_1710, ap_predicate_op255_write_state5, ap_block_pp0_stage3_11001, ap_predicate_op334_write_state6, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op334_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op255_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_1_1_V_V_write <= ap_const_logic_1;
        else 
            inner_fifos_1_1_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_1_2_V_V_din_assign_proc : process(input_buffers_Dout_A, input_buffers_Dout_B, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, notrhs_reg_1710, ap_predicate_op260_write_state5, ap_predicate_op371_write_state7, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op371_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            inner_fifos_1_2_V_V_din <= input_buffers_Dout_B;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op260_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001)) or ((notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            inner_fifos_1_2_V_V_din <= input_buffers_Dout_A;
        else 
            inner_fifos_1_2_V_V_din <= "XXXXXXXX";
        end if; 
    end process;


    inner_fifos_1_2_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op331_read_state6, ap_block_pp0_stage4_11001, ap_predicate_op422_read_state8, ap_block_pp0_stage0_11001, ap_predicate_op209_read_state4, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op209_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op331_read_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_predicate_op422_read_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_1_2_V_V_read <= ap_const_logic_1;
        else 
            inner_fifos_1_2_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    inner_fifos_1_2_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, notrhs_reg_1710, ap_predicate_op260_write_state5, ap_block_pp0_stage3_11001, ap_predicate_op371_write_state7, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op371_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op260_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inner_fifos_1_2_V_V_write <= ap_const_logic_1;
        else 
            inner_fifos_1_2_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    input_buffers_Addr_A <= std_logic_vector(shift_left(unsigned(input_buffers_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_0(31-1 downto 0)))));

    input_buffers_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, zext_ln74_1_fu_1010_p1, zext_ln74_4_fu_1134_p1, zext_ln74_7_fu_1208_p1, zext_ln74_5_fu_1271_p1, zext_ln74_9_fu_1448_p1, zext_ln74_11_fu_1508_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                input_buffers_Addr_A_orig <= zext_ln74_11_fu_1508_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                input_buffers_Addr_A_orig <= zext_ln74_9_fu_1448_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                input_buffers_Addr_A_orig <= zext_ln74_5_fu_1271_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                input_buffers_Addr_A_orig <= zext_ln74_7_fu_1208_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                input_buffers_Addr_A_orig <= zext_ln74_4_fu_1134_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                input_buffers_Addr_A_orig <= zext_ln74_1_fu_1010_p1(32 - 1 downto 0);
            else 
                input_buffers_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            input_buffers_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    input_buffers_Addr_B <= std_logic_vector(shift_left(unsigned(input_buffers_Addr_B_orig),to_integer(unsigned('0' & ap_const_lv32_0(31-1 downto 0)))));

    input_buffers_Addr_B_orig_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, zext_ln74_fu_999_p1, zext_ln74_3_fu_1123_p1, zext_ln74_6_fu_1199_p1, zext_ln74_2_fu_1261_p1, zext_ln74_8_fu_1443_p1, zext_ln74_10_fu_1504_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                input_buffers_Addr_B_orig <= zext_ln74_10_fu_1504_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                input_buffers_Addr_B_orig <= zext_ln74_8_fu_1443_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                input_buffers_Addr_B_orig <= zext_ln74_2_fu_1261_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                input_buffers_Addr_B_orig <= zext_ln74_6_fu_1199_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                input_buffers_Addr_B_orig <= zext_ln74_3_fu_1123_p1(32 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                input_buffers_Addr_B_orig <= zext_ln74_fu_999_p1(32 - 1 downto 0);
            else 
                input_buffers_Addr_B_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            input_buffers_Addr_B_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    input_buffers_Clk_A <= ap_clk;
    input_buffers_Clk_B <= ap_clk;
    input_buffers_Din_A <= ap_const_lv8_0;
    input_buffers_Din_B <= ap_const_lv8_0;

    input_buffers_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            input_buffers_EN_A <= ap_const_logic_1;
        else 
            input_buffers_EN_A <= ap_const_logic_0;
        end if; 
    end process;


    input_buffers_EN_B_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            input_buffers_EN_B <= ap_const_logic_1;
        else 
            input_buffers_EN_B <= ap_const_logic_0;
        end if; 
    end process;

    input_buffers_Rst_A <= ap_rst;
    input_buffers_Rst_B <= ap_rst;
    input_buffers_WEN_A <= ap_const_lv1_0;
    input_buffers_WEN_B <= ap_const_lv1_0;
    input_depth_index_142_cast_fu_1286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_depth_index_142_fu_1281_p2),6));
    input_depth_index_142_fu_1281_p2 <= (mul1_reg_1755 or ap_const_lv2_1);
    input_num_index_1_fu_1564_p2 <= std_logic_vector(unsigned(select_ln121_8_fu_1550_p3) + unsigned(ap_const_lv32_1));
    input_num_index_2_fu_1570_p3 <= 
        ap_const_lv32_0 when (icmp_ln157_fu_1558_p2(0) = '1') else 
        input_num_index_1_fu_1564_p2;
    input_registers_0_3_V_1_fu_1424_p3 <= 
        input_buffers_Dout_B when (cmp50_reg_1702(0) = '1') else 
        input_registers_0_3_V_4_fu_136;
    input_registers_0_3_V_3_fu_1492_p3 <= 
        input_buffers_Dout_A when (cmp50_reg_1702(0) = '1') else 
        input_registers_0_3_V_4_fu_136;
    input_registers_1_3_V_1_fu_1431_p3 <= 
        input_buffers_Dout_A when (cmp50_reg_1702(0) = '1') else 
        input_registers_1_3_V_4_fu_144;
    input_registers_1_3_V_3_fu_1583_p3 <= 
        input_buffers_Dout_B when (cmp50_reg_1702(0) = '1') else 
        input_registers_1_3_V_4_fu_144;
    kernel_y_cast6_fu_925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln27_fu_883_p3),3));
    mul1_fu_1062_p3 <= (tmp_1_reg_1697 & ap_const_lv1_0);
    mul34_cast_fu_1069_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul1_fu_1062_p3),6));
    mul_fu_939_p0 <= ap_const_lv7_B(5 - 1 downto 0);
    mul_fu_939_p1 <= mul_fu_939_p10(3 - 1 downto 0);
    mul_fu_939_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_27_fu_929_p2),7));
    notrhs_fu_959_p2 <= "0" when (select_ln27_fu_883_p3 = ap_const_lv2_2) else "1";
    or_ln27_fu_877_p2 <= (icmp_ln27_fu_805_p2 or and_ln25_fu_857_p2);
    output_y_2_fu_871_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(select_ln25_fu_811_p3));
    p_cast_fu_1057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_26_fu_1051_p2),64));
    p_mid1_fu_903_p2 <= (trunc_ln27_1_fu_899_p1 or select_ln25_1_fu_829_p3);
    p_shl17_0_1_fu_1091_p3 <= (empty_14_fu_1087_p1 & ap_const_lv4_0);
    p_shl17_0_2_fu_1167_p3 <= (empty_16_fu_1163_p1 & ap_const_lv4_0);
    p_shl17_1_1_fu_1326_p3 <= (empty_19_fu_1322_p1 & ap_const_lv4_0);
    p_shl17_1_2_fu_1382_p3 <= (empty_21_fu_1378_p1 & ap_const_lv4_0);
    p_shl17_1_fu_1290_p3 <= (empty_23_reg_1853 & ap_const_lv4_0);
    p_shl18_0_1_fu_1103_p3 <= (empty_15_fu_1099_p1 & ap_const_lv1_0);
    p_shl18_0_2_fu_1179_p3 <= (empty_17_fu_1175_p1 & ap_const_lv1_0);
    p_shl18_1_1_fu_1338_p3 <= (empty_20_fu_1334_p1 & ap_const_lv1_0);
    p_shl18_1_2_fu_1394_p3 <= (empty_22_fu_1390_p1 & ap_const_lv1_0);
    p_shl18_1_fu_1297_p3 <= (empty_24_reg_1858 & ap_const_lv1_0);
    p_shl18_fu_969_p3 <= (empty_18_fu_965_p1 & ap_const_lv1_0);
    p_shl_fu_1044_p3 <= (select_ln27_reg_1681 & ap_const_lv2_0);

    pe_input_stream_V_0_blk_n_assign_proc : process(pe_input_stream_V_0_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, cmp50_reg_1702, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (cmp50_reg_1702 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (cmp50_reg_1702 = ap_const_lv1_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (cmp50_reg_1702 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            pe_input_stream_V_0_blk_n <= pe_input_stream_V_0_full_n;
        else 
            pe_input_stream_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_0_din_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, input_registers_0_1_V_reg_573, ap_predicate_op269_write_state5, ap_predicate_op378_write_state7, inner_fifos_0_0_V_V_dout, ap_predicate_op315_write_state6, ap_predicate_op405_write_state8, ap_phi_reg_pp0_iter0_storemerge_reg_561, ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_645, ap_block_pp0_stage2_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op378_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            pe_input_stream_V_0_din <= ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_645;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op315_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001)) or ((ap_predicate_op405_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            pe_input_stream_V_0_din <= inner_fifos_0_0_V_V_dout;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op269_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            pe_input_stream_V_0_din <= input_registers_0_1_V_reg_573;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            pe_input_stream_V_0_din <= ap_phi_reg_pp0_iter0_storemerge_reg_561;
        else 
            pe_input_stream_V_0_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_0_write_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_predicate_op269_write_state5, ap_block_pp0_stage3_11001, ap_predicate_op378_write_state7, ap_block_pp0_stage5_11001, ap_predicate_op315_write_state6, ap_block_pp0_stage4_11001, ap_predicate_op405_write_state8, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op315_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op378_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op269_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_predicate_op405_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            pe_input_stream_V_0_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_1_blk_n_assign_proc : process(pe_input_stream_V_1_full_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            pe_input_stream_V_1_blk_n <= pe_input_stream_V_1_full_n;
        else 
            pe_input_stream_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_1_din_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_596, ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_633, input_registers_1_0_V_3_fu_140, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage4_01001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0))) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
                pe_input_stream_V_1_din <= ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_633;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
                pe_input_stream_V_1_din <= ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_596;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
                pe_input_stream_V_1_din <= input_registers_1_0_V_3_fu_140;
            else 
                pe_input_stream_V_1_din <= "XXXXXXXX";
            end if;
        else 
            pe_input_stream_V_1_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_1_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            pe_input_stream_V_1_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_2_blk_n_assign_proc : process(pe_input_stream_V_2_full_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            pe_input_stream_V_2_blk_n <= pe_input_stream_V_2_full_n;
        else 
            pe_input_stream_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_2_din_assign_proc : process(input_buffers_Dout_B, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, input_registers_2_0_V_fu_148, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0))) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
                pe_input_stream_V_2_din <= input_buffers_Dout_B;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
                pe_input_stream_V_2_din <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
                pe_input_stream_V_2_din <= input_registers_2_0_V_fu_148;
            else 
                pe_input_stream_V_2_din <= "XXXXXXXX";
            end if;
        else 
            pe_input_stream_V_2_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_2_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            pe_input_stream_V_2_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_2_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_3_blk_n_assign_proc : process(pe_input_stream_V_3_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            pe_input_stream_V_3_blk_n <= pe_input_stream_V_3_full_n;
        else 
            pe_input_stream_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_3_din_assign_proc : process(icmp_ln25_reg_1667, ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_573, ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_645, ap_phi_mux_input_registers_0_1_V_2_phi_fu_696_p4, ap_condition_897, ap_condition_939, ap_condition_927)
    begin
        if ((icmp_ln25_reg_1667 = ap_const_lv1_0)) then
            if ((ap_const_boolean_1 = ap_condition_927)) then 
                pe_input_stream_V_3_din <= ap_phi_mux_input_registers_0_1_V_2_phi_fu_696_p4;
            elsif ((ap_const_boolean_1 = ap_condition_939)) then 
                pe_input_stream_V_3_din <= ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_645;
            elsif ((ap_const_boolean_1 = ap_condition_897)) then 
                pe_input_stream_V_3_din <= ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_573;
            else 
                pe_input_stream_V_3_din <= "XXXXXXXX";
            end if;
        else 
            pe_input_stream_V_3_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_3_write_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            pe_input_stream_V_3_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_3_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_4_blk_n_assign_proc : process(pe_input_stream_V_4_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            pe_input_stream_V_4_blk_n <= pe_input_stream_V_4_full_n;
        else 
            pe_input_stream_V_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_4_din_assign_proc : process(icmp_ln25_reg_1667, ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609, ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668, ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727, ap_condition_939, ap_condition_927, ap_condition_914)
    begin
        if ((icmp_ln25_reg_1667 = ap_const_lv1_0)) then
            if ((ap_const_boolean_1 = ap_condition_927)) then 
                pe_input_stream_V_4_din <= ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727;
            elsif ((ap_const_boolean_1 = ap_condition_939)) then 
                pe_input_stream_V_4_din <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668;
            elsif ((ap_const_boolean_1 = ap_condition_914)) then 
                pe_input_stream_V_4_din <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609;
            else 
                pe_input_stream_V_4_din <= "XXXXXXXX";
            end if;
        else 
            pe_input_stream_V_4_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_4_write_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            pe_input_stream_V_4_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_4_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_5_blk_n_assign_proc : process(pe_input_stream_V_5_full_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)))) then 
            pe_input_stream_V_5_blk_n <= pe_input_stream_V_5_full_n;
        else 
            pe_input_stream_V_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_5_din_assign_proc : process(input_buffers_Dout_B, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, input_registers_2_2_V_1_reg_1883, input_registers_2_1_V_fu_152, ap_block_pp0_stage1_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage3_01001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0))) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
                pe_input_stream_V_5_din <= input_registers_2_2_V_1_reg_1883;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
                pe_input_stream_V_5_din <= input_buffers_Dout_B;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
                pe_input_stream_V_5_din <= input_registers_2_1_V_fu_152;
            else 
                pe_input_stream_V_5_din <= "XXXXXXXX";
            end if;
        else 
            pe_input_stream_V_5_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_5_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            pe_input_stream_V_5_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_5_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_6_blk_n_assign_proc : process(pe_input_stream_V_6_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, notrhs_reg_1710)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (notrhs_reg_1710 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((notrhs_reg_1710 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            pe_input_stream_V_6_blk_n <= pe_input_stream_V_6_full_n;
        else 
            pe_input_stream_V_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_6_din_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, notrhs_reg_1710, ap_predicate_op366_write_state7, ap_predicate_op368_write_state7, ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_585, ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_657, ap_phi_mux_input_registers_0_2_V_2_phi_fu_708_p4, ap_block_pp0_stage2_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if ((((notrhs_reg_1710 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            pe_input_stream_V_6_din <= ap_phi_mux_input_registers_0_2_V_2_phi_fu_708_p4;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op368_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op366_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001)))) then 
            pe_input_stream_V_6_din <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_657;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            pe_input_stream_V_6_din <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_585;
        else 
            pe_input_stream_V_6_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_6_write_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, notrhs_reg_1710, ap_predicate_op366_write_state7, ap_predicate_op368_write_state7, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op368_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op366_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((notrhs_reg_1710 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((notrhs_reg_1710 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            pe_input_stream_V_6_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_6_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_7_blk_n_assign_proc : process(pe_input_stream_V_7_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            pe_input_stream_V_7_blk_n <= pe_input_stream_V_7_full_n;
        else 
            pe_input_stream_V_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_7_din_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621, ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681, ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            pe_input_stream_V_7_din <= ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            pe_input_stream_V_7_din <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            pe_input_stream_V_7_din <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621;
        else 
            pe_input_stream_V_7_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_7_write_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            pe_input_stream_V_7_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_7_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_input_stream_V_8_blk_n_assign_proc : process(pe_input_stream_V_8_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            pe_input_stream_V_8_blk_n <= pe_input_stream_V_8_full_n;
        else 
            pe_input_stream_V_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_input_stream_V_8_din_assign_proc : process(input_buffers_Dout_A, input_buffers_Dout_B, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            pe_input_stream_V_8_din <= input_buffers_Dout_B;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            pe_input_stream_V_8_din <= input_buffers_Dout_A;
        else 
            pe_input_stream_V_8_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_input_stream_V_8_write_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            pe_input_stream_V_8_write <= ap_const_logic_1;
        else 
            pe_input_stream_V_8_write <= ap_const_logic_0;
        end if; 
    end process;


    pe_weight_stream_V_blk_n_assign_proc : process(pe_weight_stream_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            pe_weight_stream_V_blk_n <= pe_weight_stream_V_full_n;
        else 
            pe_weight_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pe_weight_stream_V_din_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, reg_773, weight_registers_V_q1, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            pe_weight_stream_V_din <= reg_773;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            pe_weight_stream_V_din <= weight_registers_V_q1;
        else 
            pe_weight_stream_V_din <= "XXXXXXXX";
        end if; 
    end process;


    pe_weight_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            pe_weight_stream_V_write <= ap_const_logic_1;
        else 
            pe_weight_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln121_1_fu_1155_p3 <= 
        ap_const_lv32_0 when (icmp_ln121_1_fu_1143_p2(0) = '1') else 
        add_ln124_1_fu_1149_p2;
    select_ln121_2_fu_1223_p3 <= 
        ap_const_lv32_0 when (icmp_ln121_2_fu_1213_p2(0) = '1') else 
        add_ln124_2_fu_1218_p2;
    select_ln121_3_fu_1316_p3 <= 
        ap_const_lv32_0 when (icmp_ln121_3_reg_1863(0) = '1') else 
        add_ln124_3_reg_1868;
    select_ln121_4_fu_1370_p3 <= 
        ap_const_lv32_0 when (icmp_ln121_4_fu_1358_p2(0) = '1') else 
        add_ln124_4_fu_1364_p2;
    select_ln121_5_fu_1462_p3 <= 
        ap_const_lv32_0 when (icmp_ln121_5_fu_1452_p2(0) = '1') else 
        add_ln124_5_fu_1457_p2;
    select_ln121_6_fu_1512_p3 <= 
        ap_const_lv32_0 when (icmp_ln121_6_reg_1961(0) = '1') else 
        add_ln124_6_reg_1966;
    select_ln121_7_fu_1530_p3 <= 
        ap_const_lv32_0 when (icmp_ln121_7_fu_1518_p2(0) = '1') else 
        add_ln124_7_fu_1524_p2;
    select_ln121_8_fu_1550_p3 <= 
        ap_const_lv32_0 when (icmp_ln121_8_fu_1538_p2(0) = '1') else 
        add_ln124_8_fu_1544_p2;
    select_ln121_fu_1081_p3 <= 
        ap_const_lv32_0 when (icmp_ln121_reg_1729(0) = '1') else 
        add_ln124_reg_1734;
    select_ln25_1_fu_829_p3 <= 
        trunc_ln25_1_fu_825_p1 when (icmp_ln27_fu_805_p2(0) = '1') else 
        trunc_ln25_fu_779_p1;
    select_ln25_2_fu_837_p3 <= 
        trunc_ln25_1_fu_825_p1 when (icmp_ln27_fu_805_p2(0) = '1') else 
        empty_13_fu_787_p2;
    select_ln25_3_fu_863_p3 <= 
        add_ln25_1_fu_819_p2 when (icmp_ln27_fu_805_p2(0) = '1') else 
        ap_phi_mux_output_x_phi_fu_510_p4;
    select_ln25_fu_811_p3 <= 
        ap_const_lv2_0 when (icmp_ln27_fu_805_p2(0) = '1') else 
        ap_phi_mux_output_y_phi_fu_532_p4;
    select_ln27_1_fu_891_p3 <= 
        ap_const_lv32_0 when (or_ln27_fu_877_p2(0) = '1') else 
        ap_phi_mux_input_num_index_phi_fu_554_p4;
    select_ln27_2_fu_909_p3 <= 
        p_mid1_fu_903_p2 when (and_ln25_fu_857_p2(0) = '1') else 
        select_ln25_2_fu_837_p3;
    select_ln27_3_fu_917_p3 <= 
        output_y_2_fu_871_p2 when (and_ln25_fu_857_p2(0) = '1') else 
        select_ln25_fu_811_p3;
    select_ln27_4_fu_1033_p3 <= 
        ap_const_lv4_1 when (icmp_ln27_fu_805_p2(0) = '1') else 
        add_ln27_1_fu_1027_p2;
    select_ln27_fu_883_p3 <= 
        ap_const_lv2_0 when (or_ln27_fu_877_p2(0) = '1') else 
        ap_phi_mux_kernel_y_phi_fu_543_p4;
    tmp_1_fu_945_p3 <= mul_fu_939_p2(5 downto 5);
    tmp_fu_981_p5 <= (((trunc_ln55_fu_977_p1 & ap_const_lv2_0) & tmp_1_fu_945_p3) & ap_const_lv1_0);
    trunc_ln25_1_fu_825_p1 <= add_ln25_1_fu_819_p2(1 - 1 downto 0);
    trunc_ln25_fu_779_p1 <= ap_phi_mux_output_x_phi_fu_510_p4(1 - 1 downto 0);
    trunc_ln27_1_fu_899_p1 <= output_y_2_fu_871_p2(1 - 1 downto 0);
    trunc_ln27_fu_783_p1 <= ap_phi_mux_output_y_phi_fu_532_p4(1 - 1 downto 0);
    trunc_ln55_fu_977_p1 <= select_ln27_1_fu_891_p3(2 - 1 downto 0);

    weight_registers_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, p_cast_fu_1057_p1, zext_ln38_fu_1231_p1, zext_ln127_fu_1414_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                weight_registers_V_address0 <= zext_ln127_fu_1414_p1(4 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                weight_registers_V_address0 <= zext_ln38_fu_1231_p1(4 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                weight_registers_V_address0 <= p_cast_fu_1057_p1(4 - 1 downto 0);
            else 
                weight_registers_V_address0 <= "XXXX";
            end if;
        else 
            weight_registers_V_address0 <= "XXXX";
        end if; 
    end process;


    weight_registers_V_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, p_cast_reg_1750, zext_ln38_1_fu_1419_p1, zext_ln127_1_fu_1482_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                weight_registers_V_address1 <= zext_ln127_1_fu_1482_p1(4 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                weight_registers_V_address1 <= zext_ln38_1_fu_1419_p1(4 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                weight_registers_V_address1 <= p_cast_reg_1750(4 - 1 downto 0);
            else 
                weight_registers_V_address1 <= "XXXX";
            end if;
        else 
            weight_registers_V_address1 <= "XXXX";
        end if; 
    end process;


    weight_registers_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            weight_registers_V_ce0 <= ap_const_logic_1;
        else 
            weight_registers_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_registers_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            weight_registers_V_ce1 <= ap_const_logic_1;
        else 
            weight_registers_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    weight_registers_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, select_ln27_2_reg_1688, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (select_ln27_2_reg_1688 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (select_ln27_2_reg_1688 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            weight_registers_V_we0 <= ap_const_logic_1;
        else 
            weight_registers_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_registers_V_we1_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln25_reg_1667, select_ln27_2_reg_1688, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (select_ln27_2_reg_1688 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            weight_registers_V_we1 <= ap_const_logic_1;
        else 
            weight_registers_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    weight_stream_V_blk_n_assign_proc : process(weight_stream_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln25_reg_1667, select_ln27_2_reg_1688, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (select_ln27_2_reg_1688 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (select_ln27_2_reg_1688 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (select_ln27_2_reg_1688 = ap_const_lv1_0) and (icmp_ln25_reg_1667 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            weight_stream_V_blk_n <= weight_stream_V_empty_n;
        else 
            weight_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    weight_stream_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_predicate_op297_read_state5, ap_block_pp0_stage3_11001, ap_predicate_op148_read_state3, ap_block_pp0_stage1_11001, ap_predicate_op226_read_state4, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op226_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op148_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op297_read_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            weight_stream_V_read <= ap_const_logic_1;
        else 
            weight_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln25_fu_845_p2 <= (icmp_ln27_fu_805_p2 xor ap_const_lv1_1);
    zext_ln127_1_fu_1482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_756_p2),64));
    zext_ln127_fu_1414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_751_p2),64));
    zext_ln30_fu_1041_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln27_reg_1681),4));
    zext_ln38_1_fu_1419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_756_p2),64));
    zext_ln38_fu_1231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_751_p2),64));
    zext_ln74_10_fu_1504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln55_10_reg_1900),64));
    zext_ln74_11_fu_1508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln55_11_reg_1911),64));
    zext_ln74_1_fu_1010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln55_1_fu_1004_p2),64));
    zext_ln74_2_fu_1261_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln55_2_fu_1256_p2),64));
    zext_ln74_3_fu_1123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln55_3_fu_1117_p2),64));
    zext_ln74_4_fu_1134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln55_4_fu_1128_p2),64));
    zext_ln74_5_fu_1271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln55_5_fu_1266_p2),64));
    zext_ln74_6_fu_1199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln55_6_reg_1811),64));
    zext_ln74_7_fu_1208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln55_7_fu_1203_p2),64));
    zext_ln74_8_fu_1443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln55_8_fu_1438_p2),64));
    zext_ln74_9_fu_1448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln55_9_reg_1890),64));
    zext_ln74_fu_999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln55_fu_993_p2),64));
end behav;
