#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sat Dec 10 22:24:56 2016
# Process ID: 10976
# Log file: F:/FPGA/GUOYUANFPGA/planAhead_run_3/planAhead.log
# Journal file: F:/FPGA/GUOYUANFPGA/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/FPGA/GUOYUANFPGA/pa.fromNetlist.tcl
# create_project -name GUOYUANFPGA -dir "F:/FPGA/GUOYUANFPGA/planAhead_run_3" -part xc7a100tcsg324-3
create_project: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 423.898 ; gain = 61.871
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "F:/FPGA/GUOYUANFPGA/topdesign.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {F:/FPGA/GUOYUANFPGA} }
# set_property target_constrs_file "final.ucf" [current_fileset -constrset]
Adding file 'F:/FPGA/GUOYUANFPGA/final.ucf' to fileset 'constrs_1'
# add_files [list {final.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
WARNING: [Common 17-175] Failed to make directory to contain cached edif files [F:/FPGA/GUOYUANFPGA/planAhead_run_3/GUOYUANFPGA.data/cache]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design topdesign.ngc ...
WARNING:NetListWriters:298 - No output is written to topdesign.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus rc5totalDesign/instruction<30 : 0> on
   block topdesign is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file topdesign.edif ...
ngc2edif: Total memory usage is 99068 kilobytes

Parsing EDIF File [./.Xil/PlanAhead-10976-idea-PC/ngc2edif/topdesign.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-10976-idea-PC/ngc2edif/topdesign.edif]
INFO: [Netlist 29-17] Analyzing 935 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'topdesign' is not ideal for floorplanning, since the cellview 'topdesign' defined in file 'topdesign.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Parsing UCF File [F:/FPGA/GUOYUANFPGA/final.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<8>' [F:/FPGA/GUOYUANFPGA/final.ucf:21]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<8>' [F:/FPGA/GUOYUANFPGA/final.ucf:21]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<9>' [F:/FPGA/GUOYUANFPGA/final.ucf:22]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<9>' [F:/FPGA/GUOYUANFPGA/final.ucf:22]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<10>' [F:/FPGA/GUOYUANFPGA/final.ucf:23]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<10>' [F:/FPGA/GUOYUANFPGA/final.ucf:23]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<11>' [F:/FPGA/GUOYUANFPGA/final.ucf:24]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<11>' [F:/FPGA/GUOYUANFPGA/final.ucf:24]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<12>' [F:/FPGA/GUOYUANFPGA/final.ucf:25]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<12>' [F:/FPGA/GUOYUANFPGA/final.ucf:25]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<13>' [F:/FPGA/GUOYUANFPGA/final.ucf:26]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<13>' [F:/FPGA/GUOYUANFPGA/final.ucf:26]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<14>' [F:/FPGA/GUOYUANFPGA/final.ucf:27]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<14>' [F:/FPGA/GUOYUANFPGA/final.ucf:27]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<15>' [F:/FPGA/GUOYUANFPGA/final.ucf:28]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch<15>' [F:/FPGA/GUOYUANFPGA/final.ucf:28]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'clr' [F:/FPGA/GUOYUANFPGA/final.ucf:35]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'clr' [F:/FPGA/GUOYUANFPGA/final.ucf:35]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'di_vld' [F:/FPGA/GUOYUANFPGA/final.ucf:38]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'di_vld' [F:/FPGA/GUOYUANFPGA/final.ucf:38]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'keyin_control' [F:/FPGA/GUOYUANFPGA/final.ucf:39]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'keyin_control' [F:/FPGA/GUOYUANFPGA/final.ucf:39]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'keyRdy' [F:/FPGA/GUOYUANFPGA/final.ucf:42]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'keyRdy' [F:/FPGA/GUOYUANFPGA/final.ucf:42]
Finished Parsing UCF File [F:/FPGA/GUOYUANFPGA/final.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
link_design: Time (s): elapsed = 00:00:31 . Memory (MB): peak = 687.828 ; gain = 263.930
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See F:/FPGA/GUOYUANFPGA\planAhead_pid10976.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Dec 10 22:26:10 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
