// Seed: 1453550208
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output supply0 id_4
);
  uwire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  =  1  !==  (  id_13  )  ;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output uwire id_2,
    input supply1 id_3,
    output logic id_4,
    output tri id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input wand id_9,
    output tri0 id_10
);
  always id_4 <= id_7 - id_7;
  wire id_12;
  module_0(
      id_8, id_3, id_8, id_8, id_6
  );
endmodule
