$date
	Sat Sep  2 16:41:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ring_counter_tb $end
$var wire 8 ! count [7:0] $end
$var parameter 32 " WIDTH $end
$var reg 1 # clk $end
$var reg 1 $ rstn $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ rstn $end
$var parameter 32 % WIDTH $end
$var reg 8 & count [7:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 %
b1000 "
$end
#0
$dumpvars
bx '
bx &
0$
0#
bx !
$end
#10
b1 !
b1 &
1#
#20
0#
#30
1$
1#
#40
0#
#50
b10000000 !
b10000000 &
b111 '
1#
#60
0#
#70
b1000000 !
b1000000 &
b111 '
1#
#80
0#
#90
b100000 !
b100000 &
b111 '
1#
#100
0#
#110
b10000 !
b10000 &
b111 '
1#
#120
0#
#130
b1000 !
b1000 &
b111 '
1#
#140
0#
#150
b100 !
b100 &
b111 '
1#
#160
0#
#170
b10 !
b10 &
b111 '
1#
#180
0#
#190
b1 !
b1 &
b111 '
1#
#200
0#
#210
b10000000 !
b10000000 &
b111 '
1#
#220
0#
#230
b1000000 !
b1000000 &
b111 '
1#
