============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 01 2025  03:05:09 am
  Module:                 serv_synth_wrapper
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (49024 ps) Setup Check with Pin cpu_state_gen_csr.misalign_trap_sync_r_reg/CK->D
          Group: CLK
     Startpoint: (R) cpu_state_gen_cnt_w_eq_1.cnt_lsb_reg[3]/CK
          Clock: (R) CLK
       Endpoint: (R) cpu_state_gen_csr.misalign_trap_sync_r_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   73000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=   73200          200     
                                              
             Setup:-    1293                  
       Uncertainty:-     300                  
     Required Time:=   71607                  
      Launch Clock:-     200                  
         Data Path:-   22383                  
             Slack:=   49024                  

#--------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags     Arc     Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  cpu_state_gen_cnt_w_eq_1.cnt_lsb_reg[3]/CK   -       -         R     (arrival)    182     -     0     0     200    (-,-) 
  cpu_state_gen_cnt_w_eq_1.cnt_lsb_reg[3]/Q    -       CK->Q     F     DFFX1          2  89.6   968  3334    3534    (-,-) 
  drc_bufs13356/Y                              -       A->Y      R     INVX2          5 236.9   481  1218    4752    (-,-) 
  drc_bufs13355/Y                              -       A->Y      F     INVX2          2  89.7   194   371    5124    (-,-) 
  g12609__7098/Y                               -       A->Y      R     NAND2X2        3 130.8   292   536    5660    (-,-) 
  g12552__7098/Y                               -       B->Y      F     NOR2X2         3 121.5   253   419    6079    (-,-) 
  g12423__1705/Y                               -       B->Y      R     NAND2X2       13 526.6   966  1331    7410    (-,-) 
  g12191__1666/Y                               -       B->Y      F     NOR2X1         1  32.4   269   392    7802    (-,-) 
  g12189__5526/Y                               -       C->Y      R     AOI21X1        3 107.7   956  1432    9234    (-,-) 
  g12034__5122/Y                               -       B->Y      F     OAI21X1        3 146.7   787  1232   10466    (-,-) 
  g12007__6417/Y                               -       B->Y      R     XOR2X1         1 126.3  1054  1957   12423    (-,-) 
  g11879__8246/COUT                            -       CIN->COUT R     ADDFX1         2 102.2   680  2362   14784    (-,-) 
  g11868__5477/Y                               -       B->Y      R     XOR2X1         1  67.7   656  1312   16096    (-,-) 
  g11857__5122/Y                               -       A->Y      F     XNOR2X1        1  36.3   346   793   16889    (-,-) 
  g11846__2398/Y                               -       B->Y      R     NAND2X1        1  33.3   225   511   17400    (-,-) 
  g11840__7410/Y                               -       C->Y      F     OAI21X1        2  97.8   571   835   18236    (-,-) 
  g11831__7482/Y                               -       A->Y      F     XNOR2X1        1  33.4   355  1051   19287    (-,-) 
  g11825__7098/Y                               -       B->Y      R     OAI21X1        1  56.9   530   895   20182    (-,-) 
  g11823__5122/Y                               -       B->Y      F     NAND2X2        2  89.2   305   504   20686    (-,-) 
  g11814__3680/Y                               -       B->Y      R     OAI21X1        1  35.2   367   692   21379    (-,-) 
  g11811__4319/Y                               -       B->Y      F     OAI21X1        1  32.6   385   442   21821    (-,-) 
  g11809__2398/Y                               -       A->Y      R     OAI21X1        1  33.0   358   762   22583    (-,-) 
  cpu_state_gen_csr.misalign_trap_sync_r_reg/D <<<     -         R     DFFX1          1     -     -     0   22583    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

