vendor_name = ModelSim
source_file = 1, C:/Users/a0952/dev/fpga-study/week1.v
source_file = 1, Verilog2.v
source_file = 1, C:/Users/a0952/dev/fpga-study/db/week1.cbx.xml
design_name = week1
instance = comp, \f~output , f~output, week1, 1
instance = comp, \x2~input , x2~input, week1, 1
instance = comp, \x3~input , x3~input, week1, 1
instance = comp, \x1~input , x1~input, week1, 1
instance = comp, \f~0 , f~0, week1, 1
