$date
	Fri May 16 18:19:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! clk $end
$var reg 1 " rst $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 1 # int_clk $end
$scope task cg $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
1"
1!
$end
#5
0!
0#
0"
#10
1!
1#
#15
0!
0#
#20
1!
1#
#25
0!
0#
#30
1!
1#
#35
0!
0#
#40
1!
1#
#45
0!
0#
#50
1!
1#
#55
0!
0#
#60
1!
1#
#65
0!
0#
#70
1!
1#
#75
0!
0#
#80
1!
1#
#85
0!
0#
#90
1!
1#
#95
0!
0#
#100
1!
1#
