--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ROM.twx ROM.ncd -o ROM.twr ROM.pcf

Design file:              ROM.ncd
Physical constraint file: ROM.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ROM_CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ROM_ADDR<0> |    2.025(R)|      SLOW  |   -0.285(R)|      SLOW  |ROM_CLOCK_BUFGP   |   0.000|
ROM_ADDR<1> |    2.200(R)|      SLOW  |   -0.306(R)|      SLOW  |ROM_CLOCK_BUFGP   |   0.000|
ROM_ADDR<2> |    2.297(R)|      SLOW  |   -0.122(R)|      SLOW  |ROM_CLOCK_BUFGP   |   0.000|
ROM_ADDR<3> |    3.088(R)|      SLOW  |   -1.206(R)|      SLOW  |ROM_CLOCK_BUFGP   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock ROM_CLOCK to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
ROM_DATA_OUT<0>|         6.469(R)|      SLOW  |         3.058(R)|      FAST  |ROM_CLOCK_BUFGP   |   0.000|
ROM_DATA_OUT<1>|         6.530(R)|      SLOW  |         3.119(R)|      FAST  |ROM_CLOCK_BUFGP   |   0.000|
ROM_DATA_OUT<2>|         6.480(R)|      SLOW  |         3.069(R)|      FAST  |ROM_CLOCK_BUFGP   |   0.000|
ROM_DATA_OUT<3>|         6.530(R)|      SLOW  |         3.119(R)|      FAST  |ROM_CLOCK_BUFGP   |   0.000|
ROM_DATA_OUT<4>|         6.480(R)|      SLOW  |         3.069(R)|      FAST  |ROM_CLOCK_BUFGP   |   0.000|
ROM_DATA_OUT<8>|         6.486(R)|      SLOW  |         3.075(R)|      FAST  |ROM_CLOCK_BUFGP   |   0.000|
ROM_DATA_OUT<9>|         6.486(R)|      SLOW  |         3.075(R)|      FAST  |ROM_CLOCK_BUFGP   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Tue May 28 20:47:41 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



