Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 28 05:50:11 2020
| Host         : Mitko-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_control_sets_placed.rpt
| Design       : pong
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |           12 |
| Yes          | No                    | No                     |              42 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------+------------------------------+------------------+----------------+
|     Clock Signal     |          Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------+------------------------------+------------------+----------------+
|  ck_25_BUFG          |                                 | vga_driver/hsync0            |                1 |              1 |
|  ck_25_BUFG          | vga_driver/eqOp                 |                              |                1 |              3 |
|  VGA_vsync_OBUF_BUFG |                                 | add_bb/ball_y[9]_i_1_n_0     |                3 |              5 |
|  VGA_vsync_OBUF_BUFG |                                 | add_bb/ball_y0               |                1 |              5 |
|  VGA_vsync_OBUF_BUFG | add_bb/ball_y_motion[9]_i_1_n_0 |                              |                2 |              6 |
|  VGA_vsync_OBUF_BUFG |                                 |                              |                4 |              7 |
|  VGA_vsync_OBUF_BUFG | add_bb/ball_x_motion[9]_i_1_n_0 |                              |                3 |              7 |
|  ck_25_BUFG          | vga_driver/eqOp                 | vga_driver/v_cnt0            |                2 |              7 |
|  ADC_CS_OBUF         |                                 |                              |                3 |              9 |
|  VGA_vsync_OBUF_BUFG |                                 | add_bb/ball_x_reg[9]_i_1_n_5 |                3 |             10 |
|  ck_25_BUFG          |                                 | vga_driver/clear             |                4 |             10 |
|  count_reg[4]        | adc/pdata2[11]_i_1_n_0          |                              |                4 |             11 |
|  VGA_vsync_OBUF_BUFG | add_bb/ball_y_motion1           |                              |                5 |             16 |
|  ck_25_BUFG          |                                 |                              |                9 |             24 |
|  VGA_vsync_OBUF_BUFG | add_bb/ball_y_motion1           | add_bb/hitcount              |                7 |             27 |
|  clk_50MHz_IBUF_BUFG |                                 |                              |                8 |             30 |
+----------------------+---------------------------------+------------------------------+------------------+----------------+


