# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ArmPipleCPU.gen/sources_1/ip/dist_mem_im/sim/dist_mem_im.v" \
"../../../../ArmPipleCPU.srcs/sources_1/new/ifstage.v" \
"../../../../ArmPipleCPU.srcs/sim_1/new/IFStage_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
