Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Jun 15 15:49:56 2018
| Host         : orithu-Lenovo-V480s running 64-bit Ubuntu 17.10
| Command      : report_control_sets -verbose -file a_control_sets_placed.rpt
| Design       : a
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    13 |
| Minimum Number of register sites lost to control set restrictions |    91 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               9 |            9 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+------------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------+---------------+------------------------+------------------+----------------+
|  out_reg[1]_LDC_i_1_n_0 |               | out_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  out_reg[2]_LDC_i_1_n_0 |               | out_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  out_reg[3]_LDC_i_1_n_0 |               | out_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG           |               | out_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  CP_IBUF_BUFG           |               | out_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG           |               | out_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  CP_IBUF_BUFG           |               | out_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG           |               | out_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  CP_IBUF_BUFG           |               | out_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG           |               | Qcc_i_2_n_0            |                1 |              1 |
|  CP_IBUF_BUFG           |               | out_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  CP_IBUF_BUFG           |               | out_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  out_reg[0]_LDC_i_1_n_0 |               | out_reg[0]_LDC_i_2_n_0 |                1 |              1 |
+-------------------------+---------------+------------------------+------------------+----------------+


