
2_Test_Capteur2532.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054d0  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000eb4  08005680  08005680  00006680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006534  08006534  00008060  2**0
                  CONTENTS
  4 .ARM          00000008  08006534  08006534  00007534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800653c  0800653c  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800653c  0800653c  0000753c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006540  08006540  00007540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006544  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008060  2**0
                  CONTENTS
 10 .bss          00000308  20000060  20000060  00008060  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000368  20000368  00008060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c848  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002113  00000000  00000000  000148d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000af8  00000000  00000000  000169f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000867  00000000  00000000  000174e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023e9b  00000000  00000000  00017d4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d09f  00000000  00000000  0003bbea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d794b  00000000  00000000  00048c89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001205d4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003188  00000000  00000000  00120618  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  001237a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000060 	.word	0x20000060
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005668 	.word	0x08005668

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000064 	.word	0x20000064
 80001ec:	08005668 	.word	0x08005668

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <fpc_hal_init>:

extern UART_HandleTypeDef huart6; // Capteur FPC
extern UART_HandleTypeDef huart3; // Debug channel

fpc_result_t fpc_hal_init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
	hal_set_if_config(HAL_IF_CONFIG_UART);
 8000594:	2001      	movs	r0, #1
 8000596:	f001 f899 	bl	80016cc <hal_set_if_config>
    return FPC_RESULT_OK;
 800059a:	2300      	movs	r3, #0
}
 800059c:	4618      	mov	r0, r3
 800059e:	bd80      	pop	{r7, pc}

080005a0 <fpc_hal_tx>:

fpc_result_t fpc_hal_tx(uint8_t *data, size_t len, uint32_t timeout, int flush)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b086      	sub	sp, #24
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	60f8      	str	r0, [r7, #12]
 80005a8:	60b9      	str	r1, [r7, #8]
 80005aa:	607a      	str	r2, [r7, #4]
 80005ac:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_RESET);
 80005ae:	2200      	movs	r2, #0
 80005b0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005b4:	480f      	ldr	r0, [pc, #60]	@ (80005f4 <fpc_hal_tx+0x54>)
 80005b6:	f002 fdb1 	bl	800311c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_SET);
 80005ba:	2201      	movs	r2, #1
 80005bc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005c0:	480c      	ldr	r0, [pc, #48]	@ (80005f4 <fpc_hal_tx+0x54>)
 80005c2:	f002 fdab 	bl	800311c <HAL_GPIO_WritePin>
	HAL_Delay(2); // min delay between cs toggle
 80005c6:	2002      	movs	r0, #2
 80005c8:	f001 ff32 	bl	8002430 <HAL_Delay>

	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart6, data, (uint16_t)len, timeout);
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	b29a      	uxth	r2, r3
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	68f9      	ldr	r1, [r7, #12]
 80005d4:	4808      	ldr	r0, [pc, #32]	@ (80005f8 <fpc_hal_tx+0x58>)
 80005d6:	f003 fb1e 	bl	8003c16 <HAL_UART_Transmit>
 80005da:	4603      	mov	r3, r0
 80005dc:	75fb      	strb	r3, [r7, #23]
	return (status == HAL_OK) ? FPC_RESULT_OK : FPC_RESULT_FAILURE;
 80005de:	7dfb      	ldrb	r3, [r7, #23]
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d101      	bne.n	80005e8 <fpc_hal_tx+0x48>
 80005e4:	2300      	movs	r3, #0
 80005e6:	e000      	b.n	80005ea <fpc_hal_tx+0x4a>
 80005e8:	230b      	movs	r3, #11
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	3718      	adds	r7, #24
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	40020c00 	.word	0x40020c00
 80005f8:	20000170 	.word	0x20000170

080005fc <fpc_hal_rx>:

fpc_result_t fpc_hal_rx(uint8_t *data, size_t len, uint32_t timeout)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b086      	sub	sp, #24
 8000600:	af00      	add	r7, sp, #0
 8000602:	60f8      	str	r0, [r7, #12]
 8000604:	60b9      	str	r1, [r7, #8]
 8000606:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status = HAL_UART_Receive(&huart6, data, (uint16_t)len, timeout);
 8000608:	68bb      	ldr	r3, [r7, #8]
 800060a:	b29a      	uxth	r2, r3
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	68f9      	ldr	r1, [r7, #12]
 8000610:	4807      	ldr	r0, [pc, #28]	@ (8000630 <fpc_hal_rx+0x34>)
 8000612:	f003 fb8b 	bl	8003d2c <HAL_UART_Receive>
 8000616:	4603      	mov	r3, r0
 8000618:	75fb      	strb	r3, [r7, #23]
	   return (status == HAL_OK) ? FPC_RESULT_OK : FPC_RESULT_FAILURE;
 800061a:	7dfb      	ldrb	r3, [r7, #23]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d101      	bne.n	8000624 <fpc_hal_rx+0x28>
 8000620:	2300      	movs	r3, #0
 8000622:	e000      	b.n	8000626 <fpc_hal_rx+0x2a>
 8000624:	230b      	movs	r3, #11
}
 8000626:	4618      	mov	r0, r3
 8000628:	3718      	adds	r7, #24
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	20000170 	.word	0x20000170

08000634 <fpc_hal_data_available>:

int fpc_hal_data_available(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
	return (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE) != RESET);
 8000638:	4b07      	ldr	r3, [pc, #28]	@ (8000658 <fpc_hal_data_available+0x24>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	f003 0320 	and.w	r3, r3, #32
 8000642:	2b20      	cmp	r3, #32
 8000644:	bf0c      	ite	eq
 8000646:	2301      	moveq	r3, #1
 8000648:	2300      	movne	r3, #0
 800064a:	b2db      	uxtb	r3, r3
}
 800064c:	4618      	mov	r0, r3
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	20000170 	.word	0x20000170

0800065c <fpc_hal_wfi>:

fpc_result_t fpc_hal_wfi(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
    __WFI();
 8000660:	bf30      	wfi
    return FPC_RESULT_OK;
 8000662:	2300      	movs	r3, #0
}
 8000664:	4618      	mov	r0, r3
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
	...

08000670 <fpc_sample_logf>:

void fpc_sample_logf(const char *format, ...)
{
 8000670:	b40f      	push	{r0, r1, r2, r3}
 8000672:	b580      	push	{r7, lr}
 8000674:	b0c2      	sub	sp, #264	@ 0x108
 8000676:	af00      	add	r7, sp, #0
	char buffer[256];
	va_list arglist;

	va_start(arglist, format);
 8000678:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 800067c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000680:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000684:	601a      	str	r2, [r3, #0]
	vsnprintf(buffer, sizeof(buffer), format, arglist);
 8000686:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800068a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800068e:	f107 0008 	add.w	r0, r7, #8
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000698:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800069c:	f004 fc04 	bl	8004ea8 <vsniprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100);
 80006a0:	f107 0308 	add.w	r3, r7, #8
 80006a4:	4618      	mov	r0, r3
 80006a6:	f7ff fda3 	bl	80001f0 <strlen>
 80006aa:	4603      	mov	r3, r0
 80006ac:	b29a      	uxth	r2, r3
 80006ae:	f107 0108 	add.w	r1, r7, #8
 80006b2:	2364      	movs	r3, #100	@ 0x64
 80006b4:	4805      	ldr	r0, [pc, #20]	@ (80006cc <fpc_sample_logf+0x5c>)
 80006b6:	f003 faae 	bl	8003c16 <HAL_UART_Transmit>

	va_end(arglist);
}
 80006ba:	bf00      	nop
 80006bc:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80006c0:	46bd      	mov	sp, r7
 80006c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006c6:	b004      	add	sp, #16
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	20000128 	.word	0x20000128

080006d0 <get_id_type_str_>:
static fpc_cmd_callbacks_t cmd_callbacks;

/* Helper Functions */

char *get_id_type_str_(uint16_t id_type)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	80fb      	strh	r3, [r7, #6]
    switch (id_type) {
 80006da:	88fb      	ldrh	r3, [r7, #6]
 80006dc:	f244 0245 	movw	r2, #16453	@ 0x4045
 80006e0:	4293      	cmp	r3, r2
 80006e2:	d01a      	beq.n	800071a <get_id_type_str_+0x4a>
 80006e4:	f244 0245 	movw	r2, #16453	@ 0x4045
 80006e8:	4293      	cmp	r3, r2
 80006ea:	dc18      	bgt.n	800071e <get_id_type_str_+0x4e>
 80006ec:	f243 0234 	movw	r2, #12340	@ 0x3034
 80006f0:	4293      	cmp	r3, r2
 80006f2:	d010      	beq.n	8000716 <get_id_type_str_+0x46>
 80006f4:	f243 0234 	movw	r2, #12340	@ 0x3034
 80006f8:	4293      	cmp	r3, r2
 80006fa:	dc10      	bgt.n	800071e <get_id_type_str_+0x4e>
 80006fc:	f241 0212 	movw	r2, #4114	@ 0x1012
 8000700:	4293      	cmp	r3, r2
 8000702:	d004      	beq.n	800070e <get_id_type_str_+0x3e>
 8000704:	f242 0223 	movw	r2, #8227	@ 0x2023
 8000708:	4293      	cmp	r3, r2
 800070a:	d002      	beq.n	8000712 <get_id_type_str_+0x42>
 800070c:	e007      	b.n	800071e <get_id_type_str_+0x4e>
    case ID_TYPE_NONE: return "ID.None";
 800070e:	4b07      	ldr	r3, [pc, #28]	@ (800072c <get_id_type_str_+0x5c>)
 8000710:	e006      	b.n	8000720 <get_id_type_str_+0x50>
    case ID_TYPE_ALL: return "ID.All";
 8000712:	4b07      	ldr	r3, [pc, #28]	@ (8000730 <get_id_type_str_+0x60>)
 8000714:	e004      	b.n	8000720 <get_id_type_str_+0x50>
    case ID_TYPE_SPECIFIED: return "ID.Specified";
 8000716:	4b07      	ldr	r3, [pc, #28]	@ (8000734 <get_id_type_str_+0x64>)
 8000718:	e002      	b.n	8000720 <get_id_type_str_+0x50>
    case ID_TYPE_GENERATE_NEW: return "ID.Generate";
 800071a:	4b07      	ldr	r3, [pc, #28]	@ (8000738 <get_id_type_str_+0x68>)
 800071c:	e000      	b.n	8000720 <get_id_type_str_+0x50>
    }
    return "ID.Unknown";
 800071e:	4b07      	ldr	r3, [pc, #28]	@ (800073c <get_id_type_str_+0x6c>)
}
 8000720:	4618      	mov	r0, r3
 8000722:	370c      	adds	r7, #12
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr
 800072c:	08005680 	.word	0x08005680
 8000730:	08005688 	.word	0x08005688
 8000734:	08005690 	.word	0x08005690
 8000738:	080056a0 	.word	0x080056a0
 800073c:	080056ac 	.word	0x080056ac

08000740 <get_event_str_>:

char *get_event_str_(uint16_t evt)
{
 8000740:	b480      	push	{r7}
 8000742:	b083      	sub	sp, #12
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	80fb      	strh	r3, [r7, #6]
    switch (evt) {
 800074a:	88fb      	ldrh	r3, [r7, #6]
 800074c:	2b06      	cmp	r3, #6
 800074e:	d81d      	bhi.n	800078c <get_event_str_+0x4c>
 8000750:	a201      	add	r2, pc, #4	@ (adr r2, 8000758 <get_event_str_+0x18>)
 8000752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000756:	bf00      	nop
 8000758:	08000775 	.word	0x08000775
 800075c:	08000779 	.word	0x08000779
 8000760:	0800078d 	.word	0x0800078d
 8000764:	0800077d 	.word	0x0800077d
 8000768:	08000781 	.word	0x08000781
 800076c:	08000785 	.word	0x08000785
 8000770:	08000789 	.word	0x08000789
    case EVENT_NONE: return "Evt.None";
 8000774:	4b09      	ldr	r3, [pc, #36]	@ (800079c <get_event_str_+0x5c>)
 8000776:	e00a      	b.n	800078e <get_event_str_+0x4e>
    case EVENT_IDLE: return "Evt.Idle";
 8000778:	4b09      	ldr	r3, [pc, #36]	@ (80007a0 <get_event_str_+0x60>)
 800077a:	e008      	b.n	800078e <get_event_str_+0x4e>
    case EVENT_FINGER_DETECT: return "Evt.FingerDetect";
 800077c:	4b09      	ldr	r3, [pc, #36]	@ (80007a4 <get_event_str_+0x64>)
 800077e:	e006      	b.n	800078e <get_event_str_+0x4e>
    case EVENT_FINGER_LOST: return "Evt.FingerLost";
 8000780:	4b09      	ldr	r3, [pc, #36]	@ (80007a8 <get_event_str_+0x68>)
 8000782:	e004      	b.n	800078e <get_event_str_+0x4e>
    case EVENT_IMAGE_READY: return "Evt.ImageCaptured";
 8000784:	4b09      	ldr	r3, [pc, #36]	@ (80007ac <get_event_str_+0x6c>)
 8000786:	e002      	b.n	800078e <get_event_str_+0x4e>
    case EVENT_CMD_FAILED: return "Evt.Failure";
 8000788:	4b09      	ldr	r3, [pc, #36]	@ (80007b0 <get_event_str_+0x70>)
 800078a:	e000      	b.n	800078e <get_event_str_+0x4e>
    }
    return "Evt.Unknown";
 800078c:	4b09      	ldr	r3, [pc, #36]	@ (80007b4 <get_event_str_+0x74>)
}
 800078e:	4618      	mov	r0, r3
 8000790:	370c      	adds	r7, #12
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	080056b8 	.word	0x080056b8
 80007a0:	080056c4 	.word	0x080056c4
 80007a4:	080056d0 	.word	0x080056d0
 80007a8:	080056e4 	.word	0x080056e4
 80007ac:	080056f4 	.word	0x080056f4
 80007b0:	08005708 	.word	0x08005708
 80007b4:	08005714 	.word	0x08005714

080007b8 <get_enroll_feedback_str_>:

char *get_enroll_feedback_str_(uint8_t feedback)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	71fb      	strb	r3, [r7, #7]
    switch (feedback) {
 80007c2:	79fb      	ldrb	r3, [r7, #7]
 80007c4:	3b01      	subs	r3, #1
 80007c6:	2b06      	cmp	r3, #6
 80007c8:	d81e      	bhi.n	8000808 <get_enroll_feedback_str_+0x50>
 80007ca:	a201      	add	r2, pc, #4	@ (adr r2, 80007d0 <get_enroll_feedback_str_+0x18>)
 80007cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007d0:	080007ed 	.word	0x080007ed
 80007d4:	080007f1 	.word	0x080007f1
 80007d8:	080007f5 	.word	0x080007f5
 80007dc:	080007f9 	.word	0x080007f9
 80007e0:	080007fd 	.word	0x080007fd
 80007e4:	08000801 	.word	0x08000801
 80007e8:	08000805 	.word	0x08000805
    case ENROLL_FEEDBACK_DONE: return "Done";
 80007ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000818 <get_enroll_feedback_str_+0x60>)
 80007ee:	e00d      	b.n	800080c <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_PROGRESS: return "Progress";
 80007f0:	4b0a      	ldr	r3, [pc, #40]	@ (800081c <get_enroll_feedback_str_+0x64>)
 80007f2:	e00b      	b.n	800080c <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_QUALITY: return "Reject.LowQuality";
 80007f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000820 <get_enroll_feedback_str_+0x68>)
 80007f6:	e009      	b.n	800080c <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_COVERAGE: return "Reject.LowCoverage";
 80007f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <get_enroll_feedback_str_+0x6c>)
 80007fa:	e007      	b.n	800080c <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_MOBILITY: return "Reject.LowMobility";
 80007fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000828 <get_enroll_feedback_str_+0x70>)
 80007fe:	e005      	b.n	800080c <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_OTHER: return "Reject.Other";
 8000800:	4b0a      	ldr	r3, [pc, #40]	@ (800082c <get_enroll_feedback_str_+0x74>)
 8000802:	e003      	b.n	800080c <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_PROGRESS_IMMOBILE: return "Progress.Immobile";
 8000804:	4b0a      	ldr	r3, [pc, #40]	@ (8000830 <get_enroll_feedback_str_+0x78>)
 8000806:	e001      	b.n	800080c <get_enroll_feedback_str_+0x54>
    default:
        break;
 8000808:	bf00      	nop
    }
    return "Unknown";
 800080a:	4b0a      	ldr	r3, [pc, #40]	@ (8000834 <get_enroll_feedback_str_+0x7c>)
}
 800080c:	4618      	mov	r0, r3
 800080e:	370c      	adds	r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr
 8000818:	08005720 	.word	0x08005720
 800081c:	08005728 	.word	0x08005728
 8000820:	08005734 	.word	0x08005734
 8000824:	08005748 	.word	0x08005748
 8000828:	0800575c 	.word	0x0800575c
 800082c:	08005770 	.word	0x08005770
 8000830:	08005780 	.word	0x08005780
 8000834:	08005794 	.word	0x08005794

08000838 <get_gesture_str_>:

char *get_gesture_str_(uint8_t gesture)
{
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	4603      	mov	r3, r0
 8000840:	71fb      	strb	r3, [r7, #7]
    switch (gesture) {
 8000842:	79fb      	ldrb	r3, [r7, #7]
 8000844:	2b06      	cmp	r3, #6
 8000846:	d81f      	bhi.n	8000888 <get_gesture_str_+0x50>
 8000848:	a201      	add	r2, pc, #4	@ (adr r2, 8000850 <get_gesture_str_+0x18>)
 800084a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800084e:	bf00      	nop
 8000850:	0800086d 	.word	0x0800086d
 8000854:	08000871 	.word	0x08000871
 8000858:	08000875 	.word	0x08000875
 800085c:	08000879 	.word	0x08000879
 8000860:	0800087d 	.word	0x0800087d
 8000864:	08000881 	.word	0x08000881
 8000868:	08000885 	.word	0x08000885
    case CMD_NAV_EVENT_NONE: return "None";
 800086c:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <get_gesture_str_+0x60>)
 800086e:	e00d      	b.n	800088c <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_UP: return "Gesture.Up";
 8000870:	4b0a      	ldr	r3, [pc, #40]	@ (800089c <get_gesture_str_+0x64>)
 8000872:	e00b      	b.n	800088c <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_DOWN: return "Gesture.Down";
 8000874:	4b0a      	ldr	r3, [pc, #40]	@ (80008a0 <get_gesture_str_+0x68>)
 8000876:	e009      	b.n	800088c <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_RIGHT: return "Gesture.Right";
 8000878:	4b0a      	ldr	r3, [pc, #40]	@ (80008a4 <get_gesture_str_+0x6c>)
 800087a:	e007      	b.n	800088c <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_LEFT: return "Gesture.Left";
 800087c:	4b0a      	ldr	r3, [pc, #40]	@ (80008a8 <get_gesture_str_+0x70>)
 800087e:	e005      	b.n	800088c <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_PRESS: return "Gesture.Press";
 8000880:	4b0a      	ldr	r3, [pc, #40]	@ (80008ac <get_gesture_str_+0x74>)
 8000882:	e003      	b.n	800088c <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_LONG_PRESS: return "Gesture.LongPress";
 8000884:	4b0a      	ldr	r3, [pc, #40]	@ (80008b0 <get_gesture_str_+0x78>)
 8000886:	e001      	b.n	800088c <get_gesture_str_+0x54>
    default:
        break;
 8000888:	bf00      	nop
    }
    return "Unknown";
 800088a:	4b0a      	ldr	r3, [pc, #40]	@ (80008b4 <get_gesture_str_+0x7c>)
}
 800088c:	4618      	mov	r0, r3
 800088e:	370c      	adds	r7, #12
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr
 8000898:	0800579c 	.word	0x0800579c
 800089c:	080057a4 	.word	0x080057a4
 80008a0:	080057b0 	.word	0x080057b0
 80008a4:	080057c0 	.word	0x080057c0
 80008a8:	080057d0 	.word	0x080057d0
 80008ac:	080057e0 	.word	0x080057e0
 80008b0:	080057f0 	.word	0x080057f0
 80008b4:	08005794 	.word	0x08005794

080008b8 <get_gpio_state_str_>:

char *get_gpio_state_str_(uint8_t state)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b083      	sub	sp, #12
 80008bc:	af00      	add	r7, sp, #0
 80008be:	4603      	mov	r3, r0
 80008c0:	71fb      	strb	r3, [r7, #7]
    switch (state) {
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d004      	beq.n	80008d2 <get_gpio_state_str_+0x1a>
 80008c8:	2b01      	cmp	r3, #1
 80008ca:	d004      	beq.n	80008d6 <get_gpio_state_str_+0x1e>
    case GPIO_CONTROL_STATE_RESET: return "State.Reset";
    case GPIO_CONTROL_STATE_SET: return "State.Set";
    default:
        break;
 80008cc:	bf00      	nop
    }
    return "Unknown";
 80008ce:	4b05      	ldr	r3, [pc, #20]	@ (80008e4 <get_gpio_state_str_+0x2c>)
 80008d0:	e002      	b.n	80008d8 <get_gpio_state_str_+0x20>
    case GPIO_CONTROL_STATE_RESET: return "State.Reset";
 80008d2:	4b05      	ldr	r3, [pc, #20]	@ (80008e8 <get_gpio_state_str_+0x30>)
 80008d4:	e000      	b.n	80008d8 <get_gpio_state_str_+0x20>
    case GPIO_CONTROL_STATE_SET: return "State.Set";
 80008d6:	4b05      	ldr	r3, [pc, #20]	@ (80008ec <get_gpio_state_str_+0x34>)
}
 80008d8:	4618      	mov	r0, r3
 80008da:	370c      	adds	r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr
 80008e4:	08005794 	.word	0x08005794
 80008e8:	08005804 	.word	0x08005804
 80008ec:	08005810 	.word	0x08005810

080008f0 <fpc_send_request>:
 * @param cmd Command Header with payload.
 *
 * @return Result Code
 */
static fpc_result_t fpc_send_request(fpc_cmd_hdr_t *cmd, size_t size)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b086      	sub	sp, #24
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 80008fa:	2300      	movs	r3, #0
 80008fc:	82fb      	strh	r3, [r7, #22]
    fpc_frame_hdr_t frame = {0};
 80008fe:	f107 030c 	add.w	r3, r7, #12
 8000902:	2200      	movs	r2, #0
 8000904:	601a      	str	r2, [r3, #0]
 8000906:	605a      	str	r2, [r3, #4]

    if (!cmd) {
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d104      	bne.n	8000918 <fpc_send_request+0x28>
        fpc_sample_logf("Invalid command");
 800090e:	4816      	ldr	r0, [pc, #88]	@ (8000968 <fpc_send_request+0x78>)
 8000910:	f7ff feae 	bl	8000670 <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000914:	230c      	movs	r3, #12
 8000916:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000918:	8afb      	ldrh	r3, [r7, #22]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d112      	bne.n	8000944 <fpc_send_request+0x54>
        frame.version = FPC_FRAME_PROTOCOL_VERSION;
 800091e:	2304      	movs	r3, #4
 8000920:	81bb      	strh	r3, [r7, #12]
        frame.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000922:	2311      	movs	r3, #17
 8000924:	81fb      	strh	r3, [r7, #14]
        frame.flags = FPC_FRAME_FLAG_SENDER_HOST;
 8000926:	2310      	movs	r3, #16
 8000928:	823b      	strh	r3, [r7, #16]
        frame.payload_size = (uint16_t)size;
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	b29b      	uxth	r3, r3
 800092e:	827b      	strh	r3, [r7, #18]

        /* Send frame header. */
        result = fpc_hal_tx((uint8_t*)&frame, sizeof(fpc_frame_hdr_t), TIMEOUT, 0);
 8000930:	f107 000c 	add.w	r0, r7, #12
 8000934:	2300      	movs	r3, #0
 8000936:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800093a:	2108      	movs	r1, #8
 800093c:	f7ff fe30 	bl	80005a0 <fpc_hal_tx>
 8000940:	4603      	mov	r3, r0
 8000942:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000944:	8afb      	ldrh	r3, [r7, #22]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d108      	bne.n	800095c <fpc_send_request+0x6c>
        /* Send payload. */
        result = fpc_hal_tx((uint8_t*)cmd, size, TIMEOUT, 1);
 800094a:	2301      	movs	r3, #1
 800094c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000950:	6839      	ldr	r1, [r7, #0]
 8000952:	6878      	ldr	r0, [r7, #4]
 8000954:	f7ff fe24 	bl	80005a0 <fpc_hal_tx>
 8000958:	4603      	mov	r3, r0
 800095a:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 800095c:	8afb      	ldrh	r3, [r7, #22]
}
 800095e:	4618      	mov	r0, r3
 8000960:	3718      	adds	r7, #24
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	0800581c 	.word	0x0800581c

0800096c <fpc_cmd_version_request>:
    return result;
}


fpc_result_t fpc_cmd_version_request(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000972:	2300      	movs	r3, #0
 8000974:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* Version Command Request has no payload */
    cmd.cmd_id = CMD_VERSION;
 8000976:	2341      	movs	r3, #65	@ 0x41
 8000978:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 800097a:	2311      	movs	r3, #17
 800097c:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf(">>> CMD_VERSION	");
 800097e:	4807      	ldr	r0, [pc, #28]	@ (800099c <fpc_cmd_version_request+0x30>)
 8000980:	f7ff fe76 	bl	8000670 <fpc_sample_logf>
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000984:	463b      	mov	r3, r7
 8000986:	2104      	movs	r1, #4
 8000988:	4618      	mov	r0, r3
 800098a:	f7ff ffb1 	bl	80008f0 <fpc_send_request>
 800098e:	4603      	mov	r3, r0
 8000990:	80fb      	strh	r3, [r7, #6]

    return result;
 8000992:	88fb      	ldrh	r3, [r7, #6]
}
 8000994:	4618      	mov	r0, r3
 8000996:	3708      	adds	r7, #8
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	0800583c 	.word	0x0800583c

080009a0 <fpc_cmd_enroll_request>:


fpc_result_t fpc_cmd_enroll_request(fpc_id_type_t *id)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b086      	sub	sp, #24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
    fpc_result_t result = FPC_RESULT_OK;
 80009a8:	2300      	movs	r3, #0
 80009aa:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_enroll_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_GENERATE_NEW) {
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	881b      	ldrh	r3, [r3, #0]
 80009b0:	f243 0234 	movw	r2, #12340	@ 0x3034
 80009b4:	4293      	cmp	r3, r2
 80009b6:	d00a      	beq.n	80009ce <fpc_cmd_enroll_request+0x2e>
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	881b      	ldrh	r3, [r3, #0]
 80009bc:	f244 0245 	movw	r2, #16453	@ 0x4045
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d004      	beq.n	80009ce <fpc_cmd_enroll_request+0x2e>
        fpc_sample_logf("Enroll Request: Invalid parameter");
 80009c4:	4815      	ldr	r0, [pc, #84]	@ (8000a1c <fpc_cmd_enroll_request+0x7c>)
 80009c6:	f7ff fe53 	bl	8000670 <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 80009ca:	230c      	movs	r3, #12
 80009cc:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 80009ce:	8afb      	ldrh	r3, [r7, #22]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d11d      	bne.n	8000a10 <fpc_cmd_enroll_request+0x70>
        cmd_req.cmd.cmd_id = CMD_ENROLL;
 80009d4:	2354      	movs	r3, #84	@ 0x54
 80009d6:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 80009d8:	2311      	movs	r3, #17
 80009da:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	881b      	ldrh	r3, [r3, #0]
 80009e0:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	885b      	ldrh	r3, [r3, #2]
 80009e6:	827b      	strh	r3, [r7, #18]

        fpc_sample_logf(">>> CMD_ENROLL (id.type=%s, id=%d)\r\n",
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	881b      	ldrh	r3, [r3, #0]
 80009ec:	4618      	mov	r0, r3
 80009ee:	f7ff fe6f 	bl	80006d0 <get_id_type_str_>
 80009f2:	4601      	mov	r1, r0
            get_id_type_str_(id->type), id->id);
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	885b      	ldrh	r3, [r3, #2]
        fpc_sample_logf(">>> CMD_ENROLL (id.type=%s, id=%d)\r\n",
 80009f8:	461a      	mov	r2, r3
 80009fa:	4809      	ldr	r0, [pc, #36]	@ (8000a20 <fpc_cmd_enroll_request+0x80>)
 80009fc:	f7ff fe38 	bl	8000670 <fpc_sample_logf>

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_enroll_request_t));
 8000a00:	f107 030c 	add.w	r3, r7, #12
 8000a04:	2108      	movs	r1, #8
 8000a06:	4618      	mov	r0, r3
 8000a08:	f7ff ff72 	bl	80008f0 <fpc_send_request>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000a10:	8afb      	ldrh	r3, [r7, #22]
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	3718      	adds	r7, #24
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	08005850 	.word	0x08005850
 8000a20:	08005874 	.word	0x08005874

08000a24 <fpc_cmd_identify_request>:


fpc_result_t fpc_cmd_identify_request(fpc_id_type_t *id, uint16_t tag)
{
 8000a24:	b590      	push	{r4, r7, lr}
 8000a26:	b087      	sub	sp, #28
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	460b      	mov	r3, r1
 8000a2e:	807b      	strh	r3, [r7, #2]
    fpc_result_t result = FPC_RESULT_OK;
 8000a30:	2300      	movs	r3, #0
 8000a32:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_identify_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_ALL) {
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	881b      	ldrh	r3, [r3, #0]
 8000a38:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d00a      	beq.n	8000a56 <fpc_cmd_identify_request+0x32>
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	881b      	ldrh	r3, [r3, #0]
 8000a44:	f242 0223 	movw	r2, #8227	@ 0x2023
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d004      	beq.n	8000a56 <fpc_cmd_identify_request+0x32>
        fpc_sample_logf("Identify: Invalid parameter");
 8000a4c:	4816      	ldr	r0, [pc, #88]	@ (8000aa8 <fpc_cmd_identify_request+0x84>)
 8000a4e:	f7ff fe0f 	bl	8000670 <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000a52:	230c      	movs	r3, #12
 8000a54:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000a56:	8afb      	ldrh	r3, [r7, #22]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d120      	bne.n	8000a9e <fpc_cmd_identify_request+0x7a>
        cmd_req.cmd.cmd_id = CMD_IDENTIFY;
 8000a5c:	2355      	movs	r3, #85	@ 0x55
 8000a5e:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000a60:	2311      	movs	r3, #17
 8000a62:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	881b      	ldrh	r3, [r3, #0]
 8000a68:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	885b      	ldrh	r3, [r3, #2]
 8000a6e:	827b      	strh	r3, [r7, #18]
        cmd_req.tag = tag;
 8000a70:	887b      	ldrh	r3, [r7, #2]
 8000a72:	82bb      	strh	r3, [r7, #20]

        fpc_sample_logf(">>> CMD_IDENTIFY (tag=%d, id.type=%s, id=%d)",
 8000a74:	887c      	ldrh	r4, [r7, #2]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	881b      	ldrh	r3, [r3, #0]
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff fe28 	bl	80006d0 <get_id_type_str_>
 8000a80:	4602      	mov	r2, r0
            tag, get_id_type_str_(id->type), id->id);
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	885b      	ldrh	r3, [r3, #2]
        fpc_sample_logf(">>> CMD_IDENTIFY (tag=%d, id.type=%s, id=%d)",
 8000a86:	4621      	mov	r1, r4
 8000a88:	4808      	ldr	r0, [pc, #32]	@ (8000aac <fpc_cmd_identify_request+0x88>)
 8000a8a:	f7ff fdf1 	bl	8000670 <fpc_sample_logf>

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_identify_request_t));
 8000a8e:	f107 030c 	add.w	r3, r7, #12
 8000a92:	210a      	movs	r1, #10
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff ff2b 	bl	80008f0 <fpc_send_request>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000a9e:	8afb      	ldrh	r3, [r7, #22]
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	371c      	adds	r7, #28
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd90      	pop	{r4, r7, pc}
 8000aa8:	0800589c 	.word	0x0800589c
 8000aac:	080058b8 	.word	0x080058b8

08000ab0 <fpc_cmd_abort>:


fpc_result_t fpc_cmd_abort(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* Abort Command Request has no payload */
    cmd.cmd_id = CMD_ABORT;
 8000aba:	2352      	movs	r3, #82	@ 0x52
 8000abc:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000abe:	2311      	movs	r3, #17
 8000ac0:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf(">>> CMD_ABORT");
 8000ac2:	4807      	ldr	r0, [pc, #28]	@ (8000ae0 <fpc_cmd_abort+0x30>)
 8000ac4:	f7ff fdd4 	bl	8000670 <fpc_sample_logf>
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000ac8:	463b      	mov	r3, r7
 8000aca:	2104      	movs	r1, #4
 8000acc:	4618      	mov	r0, r3
 8000ace:	f7ff ff0f 	bl	80008f0 <fpc_send_request>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	80fb      	strh	r3, [r7, #6]

    return result;
 8000ad6:	88fb      	ldrh	r3, [r7, #6]
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	080058e8 	.word	0x080058e8

08000ae4 <fpc_cmd_list_templates_request>:


fpc_result_t fpc_cmd_list_templates_request(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000aea:	2300      	movs	r3, #0
 8000aec:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* List Template Command Request has no payload */
    cmd.cmd_id = CMD_LIST_TEMPLATES;
 8000aee:	2360      	movs	r3, #96	@ 0x60
 8000af0:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000af2:	2311      	movs	r3, #17
 8000af4:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf(">>> CMD_LIST_TEMPLATES");
 8000af6:	4807      	ldr	r0, [pc, #28]	@ (8000b14 <fpc_cmd_list_templates_request+0x30>)
 8000af8:	f7ff fdba 	bl	8000670 <fpc_sample_logf>
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000afc:	463b      	mov	r3, r7
 8000afe:	2104      	movs	r1, #4
 8000b00:	4618      	mov	r0, r3
 8000b02:	f7ff fef5 	bl	80008f0 <fpc_send_request>
 8000b06:	4603      	mov	r3, r0
 8000b08:	80fb      	strh	r3, [r7, #6]

    return result;
 8000b0a:	88fb      	ldrh	r3, [r7, #6]
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	3708      	adds	r7, #8
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	080058f8 	.word	0x080058f8

08000b18 <fpc_cmd_delete_template_request>:


fpc_result_t fpc_cmd_delete_template_request(fpc_id_type_t *id)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b086      	sub	sp, #24
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
    fpc_result_t result = FPC_RESULT_OK;
 8000b20:	2300      	movs	r3, #0
 8000b22:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_template_delete_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_ALL) {
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	881b      	ldrh	r3, [r3, #0]
 8000b28:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d00a      	beq.n	8000b46 <fpc_cmd_delete_template_request+0x2e>
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	881b      	ldrh	r3, [r3, #0]
 8000b34:	f242 0223 	movw	r2, #8227	@ 0x2023
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d004      	beq.n	8000b46 <fpc_cmd_delete_template_request+0x2e>
        fpc_sample_logf("Delete Tpl: Invalid parameter");
 8000b3c:	4815      	ldr	r0, [pc, #84]	@ (8000b94 <fpc_cmd_delete_template_request+0x7c>)
 8000b3e:	f7ff fd97 	bl	8000670 <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000b42:	230c      	movs	r3, #12
 8000b44:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000b46:	8afb      	ldrh	r3, [r7, #22]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d11d      	bne.n	8000b88 <fpc_cmd_delete_template_request+0x70>
        cmd_req.cmd.cmd_id = CMD_DELETE_TEMPLATE;
 8000b4c:	2361      	movs	r3, #97	@ 0x61
 8000b4e:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000b50:	2311      	movs	r3, #17
 8000b52:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	881b      	ldrh	r3, [r3, #0]
 8000b58:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	885b      	ldrh	r3, [r3, #2]
 8000b5e:	827b      	strh	r3, [r7, #18]

        fpc_sample_logf(">>> CMD_DELETE_TEMPLATE (id.type=%s, id=%d)\r\n",
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	881b      	ldrh	r3, [r3, #0]
 8000b64:	4618      	mov	r0, r3
 8000b66:	f7ff fdb3 	bl	80006d0 <get_id_type_str_>
 8000b6a:	4601      	mov	r1, r0
            get_id_type_str_(id->type), id->id);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	885b      	ldrh	r3, [r3, #2]
        fpc_sample_logf(">>> CMD_DELETE_TEMPLATE (id.type=%s, id=%d)\r\n",
 8000b70:	461a      	mov	r2, r3
 8000b72:	4809      	ldr	r0, [pc, #36]	@ (8000b98 <fpc_cmd_delete_template_request+0x80>)
 8000b74:	f7ff fd7c 	bl	8000670 <fpc_sample_logf>

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_template_delete_request_t));
 8000b78:	f107 030c 	add.w	r3, r7, #12
 8000b7c:	2108      	movs	r1, #8
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f7ff feb6 	bl	80008f0 <fpc_send_request>
 8000b84:	4603      	mov	r3, r0
 8000b86:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000b88:	8afb      	ldrh	r3, [r7, #22]
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3718      	adds	r7, #24
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	08005910 	.word	0x08005910
 8000b98:	08005930 	.word	0x08005930

08000b9c <parse_cmd_status>:


/* Command Responses / Events */

static fpc_result_t parse_cmd_status(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_status_response_t *status;

    status = (fpc_cmd_status_response_t*)cmd_hdr;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	60bb      	str	r3, [r7, #8]

    if (!status) {
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d104      	bne.n	8000bbe <parse_cmd_status+0x22>
        fpc_sample_logf("CMD_STATUS: Invalid parameter");
 8000bb4:	4826      	ldr	r0, [pc, #152]	@ (8000c50 <parse_cmd_status+0xb4>)
 8000bb6:	f7ff fd5b 	bl	8000670 <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000bba:	230c      	movs	r3, #12
 8000bbc:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000bbe:	89fb      	ldrh	r3, [r7, #14]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d109      	bne.n	8000bd8 <parse_cmd_status+0x3c>
        if (size != sizeof(fpc_cmd_status_response_t)) {
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	2b0c      	cmp	r3, #12
 8000bc8:	d006      	beq.n	8000bd8 <parse_cmd_status+0x3c>
            fpc_sample_logf("CMD_STATUS invalid size (%d vs %d)", size,
 8000bca:	220c      	movs	r2, #12
 8000bcc:	6839      	ldr	r1, [r7, #0]
 8000bce:	4821      	ldr	r0, [pc, #132]	@ (8000c54 <parse_cmd_status+0xb8>)
 8000bd0:	f7ff fd4e 	bl	8000670 <fpc_sample_logf>
                sizeof(fpc_cmd_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000bd4:	230c      	movs	r3, #12
 8000bd6:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000bd8:	89fb      	ldrh	r3, [r7, #14]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d117      	bne.n	8000c0e <parse_cmd_status+0x72>
        fpc_sample_logf("CMD_STATUS.event = %s (%04X)",
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	889b      	ldrh	r3, [r3, #4]
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff fdac 	bl	8000740 <get_event_str_>
 8000be8:	4601      	mov	r1, r0
            get_event_str_(status->event), status->event);
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_STATUS.event = %s (%04X)",
 8000bee:	461a      	mov	r2, r3
 8000bf0:	4819      	ldr	r0, [pc, #100]	@ (8000c58 <parse_cmd_status+0xbc>)
 8000bf2:	f7ff fd3d 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_STATUS.state = %04X", status->state);
 8000bf6:	68bb      	ldr	r3, [r7, #8]
 8000bf8:	88db      	ldrh	r3, [r3, #6]
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	4817      	ldr	r0, [pc, #92]	@ (8000c5c <parse_cmd_status+0xc0>)
 8000bfe:	f7ff fd37 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_STATUS.error = %d", status->app_fail_code);
 8000c02:	68bb      	ldr	r3, [r7, #8]
 8000c04:	891b      	ldrh	r3, [r3, #8]
 8000c06:	4619      	mov	r1, r3
 8000c08:	4815      	ldr	r0, [pc, #84]	@ (8000c60 <parse_cmd_status+0xc4>)
 8000c0a:	f7ff fd31 	bl	8000670 <fpc_sample_logf>
    }

    if ((status->app_fail_code != 0) && cmd_callbacks.on_error) {
 8000c0e:	68bb      	ldr	r3, [r7, #8]
 8000c10:	891b      	ldrh	r3, [r3, #8]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d00a      	beq.n	8000c2c <parse_cmd_status+0x90>
 8000c16:	4b13      	ldr	r3, [pc, #76]	@ (8000c64 <parse_cmd_status+0xc8>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d006      	beq.n	8000c2c <parse_cmd_status+0x90>
        cmd_callbacks.on_error(status->app_fail_code);
 8000c1e:	4b11      	ldr	r3, [pc, #68]	@ (8000c64 <parse_cmd_status+0xc8>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	68ba      	ldr	r2, [r7, #8]
 8000c24:	8912      	ldrh	r2, [r2, #8]
 8000c26:	4610      	mov	r0, r2
 8000c28:	4798      	blx	r3
 8000c2a:	e00b      	b.n	8000c44 <parse_cmd_status+0xa8>
    }
    else if (cmd_callbacks.on_status) {
 8000c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c64 <parse_cmd_status+0xc8>)
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d007      	beq.n	8000c44 <parse_cmd_status+0xa8>
        cmd_callbacks.on_status(status->event, status->state);
 8000c34:	4b0b      	ldr	r3, [pc, #44]	@ (8000c64 <parse_cmd_status+0xc8>)
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	68ba      	ldr	r2, [r7, #8]
 8000c3a:	8890      	ldrh	r0, [r2, #4]
 8000c3c:	68ba      	ldr	r2, [r7, #8]
 8000c3e:	88d2      	ldrh	r2, [r2, #6]
 8000c40:	4611      	mov	r1, r2
 8000c42:	4798      	blx	r3
    }

    return result;
 8000c44:	89fb      	ldrh	r3, [r7, #14]
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3710      	adds	r7, #16
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	08005ac8 	.word	0x08005ac8
 8000c54:	08005ae8 	.word	0x08005ae8
 8000c58:	08005b0c 	.word	0x08005b0c
 8000c5c:	08005b2c 	.word	0x08005b2c
 8000c60:	08005b44 	.word	0x08005b44
 8000c64:	2000007c 	.word	0x2000007c

08000c68 <parse_cmd_version>:


static fpc_result_t parse_cmd_version(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000c72:	2300      	movs	r3, #0
 8000c74:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_version_response_t *ver;
    size_t full_size = 0;
 8000c76:	2300      	movs	r3, #0
 8000c78:	613b      	str	r3, [r7, #16]

    ver = (fpc_cmd_version_response_t*)cmd_hdr;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	60fb      	str	r3, [r7, #12]

    if (!ver) {
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d104      	bne.n	8000c8e <parse_cmd_version+0x26>
        fpc_sample_logf("CMD_VERSION: Invalid parameter");
 8000c84:	4824      	ldr	r0, [pc, #144]	@ (8000d18 <parse_cmd_version+0xb0>)
 8000c86:	f7ff fcf3 	bl	8000670 <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000c8a:	230c      	movs	r3, #12
 8000c8c:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000c8e:	8afb      	ldrh	r3, [r7, #22]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d10e      	bne.n	8000cb2 <parse_cmd_version+0x4a>
        /* The full size of the command must include the length of the
           version string (unset array) */
        full_size = sizeof(fpc_cmd_version_response_t) +
            ver->version_str_len;
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	8a5b      	ldrh	r3, [r3, #18]
        full_size = sizeof(fpc_cmd_version_response_t) +
 8000c98:	3314      	adds	r3, #20
 8000c9a:	613b      	str	r3, [r7, #16]

        if (size != full_size) {
 8000c9c:	683a      	ldr	r2, [r7, #0]
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	d006      	beq.n	8000cb2 <parse_cmd_version+0x4a>
            fpc_sample_logf("CMD_VERSION invalid size (%d vs %d)", size, full_size);
 8000ca4:	693a      	ldr	r2, [r7, #16]
 8000ca6:	6839      	ldr	r1, [r7, #0]
 8000ca8:	481c      	ldr	r0, [pc, #112]	@ (8000d1c <parse_cmd_version+0xb4>)
 8000caa:	f7ff fce1 	bl	8000670 <fpc_sample_logf>
            result = FPC_RESULT_INVALID_PARAM;
 8000cae:	230c      	movs	r3, #12
 8000cb0:	82fb      	strh	r3, [r7, #22]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000cb2:	8afb      	ldrh	r3, [r7, #22]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d120      	bne.n	8000cfa <parse_cmd_version+0x92>
        fpc_sample_logf("CMD_VERSION.fw_id = %d", ver->fw_id);
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	7c1b      	ldrb	r3, [r3, #16]
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4818      	ldr	r0, [pc, #96]	@ (8000d20 <parse_cmd_version+0xb8>)
 8000cc0:	f7ff fcd6 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_VERSION.unique_id = %08X %08X %08X",
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	6859      	ldr	r1, [r3, #4]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	689a      	ldr	r2, [r3, #8]
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	4814      	ldr	r0, [pc, #80]	@ (8000d24 <parse_cmd_version+0xbc>)
 8000cd2:	f7ff fccd 	bl	8000670 <fpc_sample_logf>
            ver->mcu_unique_id[0],
            ver->mcu_unique_id[1],
            ver->mcu_unique_id[2]);
        fpc_sample_logf("CMD_VERSION.fuse_level = %d", ver->fw_fuse_level);
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	7c5b      	ldrb	r3, [r3, #17]
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4812      	ldr	r0, [pc, #72]	@ (8000d28 <parse_cmd_version+0xc0>)
 8000cde:	f7ff fcc7 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_VERSION.version_str_len = %d", ver->version_str_len);
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	8a5b      	ldrh	r3, [r3, #18]
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4810      	ldr	r0, [pc, #64]	@ (8000d2c <parse_cmd_version+0xc4>)
 8000cea:	f7ff fcc1 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_VERSION.version = %s", ver->version_str);
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	3314      	adds	r3, #20
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	480e      	ldr	r0, [pc, #56]	@ (8000d30 <parse_cmd_version+0xc8>)
 8000cf6:	f7ff fcbb 	bl	8000670 <fpc_sample_logf>
    }

    if (cmd_callbacks.on_version) {
 8000cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000d34 <parse_cmd_version+0xcc>)
 8000cfc:	689b      	ldr	r3, [r3, #8]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d005      	beq.n	8000d0e <parse_cmd_version+0xa6>
        cmd_callbacks.on_version(ver->version_str);
 8000d02:	4b0c      	ldr	r3, [pc, #48]	@ (8000d34 <parse_cmd_version+0xcc>)
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	68fa      	ldr	r2, [r7, #12]
 8000d08:	3214      	adds	r2, #20
 8000d0a:	4610      	mov	r0, r2
 8000d0c:	4798      	blx	r3
    }

    return result;
 8000d0e:	8afb      	ldrh	r3, [r7, #22]
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3718      	adds	r7, #24
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	08005b5c 	.word	0x08005b5c
 8000d1c:	08005b7c 	.word	0x08005b7c
 8000d20:	08005ba0 	.word	0x08005ba0
 8000d24:	08005bb8 	.word	0x08005bb8
 8000d28:	08005be0 	.word	0x08005be0
 8000d2c:	08005bfc 	.word	0x08005bfc
 8000d30:	08005c20 	.word	0x08005c20
 8000d34:	2000007c 	.word	0x2000007c

08000d38 <parse_cmd_enroll_status>:


static fpc_result_t parse_cmd_enroll_status(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000d42:	2300      	movs	r3, #0
 8000d44:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_enroll_status_response_t *status;

    status = (fpc_cmd_enroll_status_response_t*)cmd_hdr;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	60bb      	str	r3, [r7, #8]

    if (!status) {
 8000d4a:	68bb      	ldr	r3, [r7, #8]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d104      	bne.n	8000d5a <parse_cmd_enroll_status+0x22>
        fpc_sample_logf("CMD_ENROLL: Invalid parameter");
 8000d50:	481d      	ldr	r0, [pc, #116]	@ (8000dc8 <parse_cmd_enroll_status+0x90>)
 8000d52:	f7ff fc8d 	bl	8000670 <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000d56:	230c      	movs	r3, #12
 8000d58:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000d5a:	89fb      	ldrh	r3, [r7, #14]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d109      	bne.n	8000d74 <parse_cmd_enroll_status+0x3c>
        if (size != sizeof(fpc_cmd_enroll_status_response_t)) {
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	2b08      	cmp	r3, #8
 8000d64:	d006      	beq.n	8000d74 <parse_cmd_enroll_status+0x3c>
            fpc_sample_logf("CMD_ENROLL invalid size (%d vs %d)", size,
 8000d66:	2208      	movs	r2, #8
 8000d68:	6839      	ldr	r1, [r7, #0]
 8000d6a:	4818      	ldr	r0, [pc, #96]	@ (8000dcc <parse_cmd_enroll_status+0x94>)
 8000d6c:	f7ff fc80 	bl	8000670 <fpc_sample_logf>
                sizeof(fpc_cmd_enroll_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000d70:	230c      	movs	r3, #12
 8000d72:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000d74:	89fb      	ldrh	r3, [r7, #14]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d115      	bne.n	8000da6 <parse_cmd_enroll_status+0x6e>
        fpc_sample_logf("CMD_ENROLL.id = %d", status->id);
 8000d7a:	68bb      	ldr	r3, [r7, #8]
 8000d7c:	889b      	ldrh	r3, [r3, #4]
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4813      	ldr	r0, [pc, #76]	@ (8000dd0 <parse_cmd_enroll_status+0x98>)
 8000d82:	f7ff fc75 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_ENROLL.feedback = %s",
 8000d86:	68bb      	ldr	r3, [r7, #8]
 8000d88:	799b      	ldrb	r3, [r3, #6]
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff fd14 	bl	80007b8 <get_enroll_feedback_str_>
 8000d90:	4603      	mov	r3, r0
 8000d92:	4619      	mov	r1, r3
 8000d94:	480f      	ldr	r0, [pc, #60]	@ (8000dd4 <parse_cmd_enroll_status+0x9c>)
 8000d96:	f7ff fc6b 	bl	8000670 <fpc_sample_logf>
            get_enroll_feedback_str_(status->feedback));
        fpc_sample_logf("CMD_ENROLL.samples_remaining = %d", status->samples_remaining);
 8000d9a:	68bb      	ldr	r3, [r7, #8]
 8000d9c:	79db      	ldrb	r3, [r3, #7]
 8000d9e:	4619      	mov	r1, r3
 8000da0:	480d      	ldr	r0, [pc, #52]	@ (8000dd8 <parse_cmd_enroll_status+0xa0>)
 8000da2:	f7ff fc65 	bl	8000670 <fpc_sample_logf>
    }

    if (cmd_callbacks.on_enroll) {
 8000da6:	4b0d      	ldr	r3, [pc, #52]	@ (8000ddc <parse_cmd_enroll_status+0xa4>)
 8000da8:	68db      	ldr	r3, [r3, #12]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d007      	beq.n	8000dbe <parse_cmd_enroll_status+0x86>
        cmd_callbacks.on_enroll(status->feedback, status->samples_remaining);
 8000dae:	4b0b      	ldr	r3, [pc, #44]	@ (8000ddc <parse_cmd_enroll_status+0xa4>)
 8000db0:	68db      	ldr	r3, [r3, #12]
 8000db2:	68ba      	ldr	r2, [r7, #8]
 8000db4:	7990      	ldrb	r0, [r2, #6]
 8000db6:	68ba      	ldr	r2, [r7, #8]
 8000db8:	79d2      	ldrb	r2, [r2, #7]
 8000dba:	4611      	mov	r1, r2
 8000dbc:	4798      	blx	r3
    }

    return result;
 8000dbe:	89fb      	ldrh	r3, [r7, #14]
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	3710      	adds	r7, #16
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	08005c3c 	.word	0x08005c3c
 8000dcc:	08005c5c 	.word	0x08005c5c
 8000dd0:	08005c80 	.word	0x08005c80
 8000dd4:	08005c94 	.word	0x08005c94
 8000dd8:	08005cb0 	.word	0x08005cb0
 8000ddc:	2000007c 	.word	0x2000007c

08000de0 <parse_cmd_identify>:


static fpc_result_t parse_cmd_identify(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
 8000de8:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000dea:	2300      	movs	r3, #0
 8000dec:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_identify_status_response_t *id_res;

    id_res = (fpc_cmd_identify_status_response_t*)cmd_hdr;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	60bb      	str	r3, [r7, #8]

    if (!id_res) {
 8000df2:	68bb      	ldr	r3, [r7, #8]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d104      	bne.n	8000e02 <parse_cmd_identify+0x22>
        fpc_sample_logf("CMD_IDENTIFY: Invalid parameter");
 8000df8:	4829      	ldr	r0, [pc, #164]	@ (8000ea0 <parse_cmd_identify+0xc0>)
 8000dfa:	f7ff fc39 	bl	8000670 <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000dfe:	230c      	movs	r3, #12
 8000e00:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000e02:	89fb      	ldrh	r3, [r7, #14]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d109      	bne.n	8000e1c <parse_cmd_identify+0x3c>
        if (size != sizeof(fpc_cmd_identify_status_response_t)) {
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	2b0c      	cmp	r3, #12
 8000e0c:	d006      	beq.n	8000e1c <parse_cmd_identify+0x3c>
            fpc_sample_logf("CMD_IDENTIFY invalid size (%d vs %d)", size,
 8000e0e:	220c      	movs	r2, #12
 8000e10:	6839      	ldr	r1, [r7, #0]
 8000e12:	4824      	ldr	r0, [pc, #144]	@ (8000ea4 <parse_cmd_identify+0xc4>)
 8000e14:	f7ff fc2c 	bl	8000670 <fpc_sample_logf>
                sizeof(fpc_cmd_identify_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000e18:	230c      	movs	r3, #12
 8000e1a:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000e1c:	89fb      	ldrh	r3, [r7, #14]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d124      	bne.n	8000e6c <parse_cmd_identify+0x8c>
        fpc_sample_logf("CMD_IDENTIFY.result = %s (0x%04X)",
            (id_res->match == IDENTIFY_RESULT_MATCH) ? "MATCH" : "No Match", id_res->match);
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_IDENTIFY.result = %s (0x%04X)",
 8000e26:	f246 12ec 	movw	r2, #25068	@ 0x61ec
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d101      	bne.n	8000e32 <parse_cmd_identify+0x52>
 8000e2e:	491e      	ldr	r1, [pc, #120]	@ (8000ea8 <parse_cmd_identify+0xc8>)
 8000e30:	e000      	b.n	8000e34 <parse_cmd_identify+0x54>
 8000e32:	491e      	ldr	r1, [pc, #120]	@ (8000eac <parse_cmd_identify+0xcc>)
            (id_res->match == IDENTIFY_RESULT_MATCH) ? "MATCH" : "No Match", id_res->match);
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_IDENTIFY.result = %s (0x%04X)",
 8000e38:	461a      	mov	r2, r3
 8000e3a:	481d      	ldr	r0, [pc, #116]	@ (8000eb0 <parse_cmd_identify+0xd0>)
 8000e3c:	f7ff fc18 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_IDENTIFY.id_type = %s", get_id_type_str_(id_res->tpl_id.type));
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	88db      	ldrh	r3, [r3, #6]
 8000e44:	4618      	mov	r0, r3
 8000e46:	f7ff fc43 	bl	80006d0 <get_id_type_str_>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4819      	ldr	r0, [pc, #100]	@ (8000eb4 <parse_cmd_identify+0xd4>)
 8000e50:	f7ff fc0e 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_IDENTIFY.id = %d", id_res->tpl_id.id);
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	891b      	ldrh	r3, [r3, #8]
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4817      	ldr	r0, [pc, #92]	@ (8000eb8 <parse_cmd_identify+0xd8>)
 8000e5c:	f7ff fc08 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_IDENTIFY.tag = %d", id_res->tag);
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	895b      	ldrh	r3, [r3, #10]
 8000e64:	4619      	mov	r1, r3
 8000e66:	4815      	ldr	r0, [pc, #84]	@ (8000ebc <parse_cmd_identify+0xdc>)
 8000e68:	f7ff fc02 	bl	8000670 <fpc_sample_logf>
    }

    if (cmd_callbacks.on_identify) {
 8000e6c:	4b14      	ldr	r3, [pc, #80]	@ (8000ec0 <parse_cmd_identify+0xe0>)
 8000e6e:	691b      	ldr	r3, [r3, #16]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d00f      	beq.n	8000e94 <parse_cmd_identify+0xb4>
        cmd_callbacks.on_identify(id_res->match == IDENTIFY_RESULT_MATCH, id_res->tpl_id.id);
 8000e74:	4b12      	ldr	r3, [pc, #72]	@ (8000ec0 <parse_cmd_identify+0xe0>)
 8000e76:	691b      	ldr	r3, [r3, #16]
 8000e78:	68ba      	ldr	r2, [r7, #8]
 8000e7a:	8892      	ldrh	r2, [r2, #4]
 8000e7c:	f246 11ec 	movw	r1, #25068	@ 0x61ec
 8000e80:	428a      	cmp	r2, r1
 8000e82:	bf0c      	ite	eq
 8000e84:	2201      	moveq	r2, #1
 8000e86:	2200      	movne	r2, #0
 8000e88:	b2d2      	uxtb	r2, r2
 8000e8a:	4610      	mov	r0, r2
 8000e8c:	68ba      	ldr	r2, [r7, #8]
 8000e8e:	8912      	ldrh	r2, [r2, #8]
 8000e90:	4611      	mov	r1, r2
 8000e92:	4798      	blx	r3
    }

    return result;
 8000e94:	89fb      	ldrh	r3, [r7, #14]
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3710      	adds	r7, #16
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	08005cd4 	.word	0x08005cd4
 8000ea4:	08005cf4 	.word	0x08005cf4
 8000ea8:	08005d1c 	.word	0x08005d1c
 8000eac:	08005d24 	.word	0x08005d24
 8000eb0:	08005d30 	.word	0x08005d30
 8000eb4:	08005d54 	.word	0x08005d54
 8000eb8:	08005d70 	.word	0x08005d70
 8000ebc:	08005d88 	.word	0x08005d88
 8000ec0:	2000007c 	.word	0x2000007c

08000ec4 <parse_cmd_list_templates>:


static fpc_result_t parse_cmd_list_templates(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b086      	sub	sp, #24
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_template_info_response_t *list;
    size_t total_pl_size = 0;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	613b      	str	r3, [r7, #16]
    uint16_t i;

    list = (fpc_cmd_template_info_response_t*)cmd_hdr;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	60fb      	str	r3, [r7, #12]

    if (!list) {
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d104      	bne.n	8000eea <parse_cmd_list_templates+0x26>
        fpc_sample_logf("CMD_LIST_TEMPLATES: Invalid parameter");
 8000ee0:	4823      	ldr	r0, [pc, #140]	@ (8000f70 <parse_cmd_list_templates+0xac>)
 8000ee2:	f7ff fbc5 	bl	8000670 <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000ee6:	230c      	movs	r3, #12
 8000ee8:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000eea:	8afb      	ldrh	r3, [r7, #22]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d10f      	bne.n	8000f10 <parse_cmd_list_templates+0x4c>
        total_pl_size = sizeof(fpc_cmd_template_info_response_t) +
            (sizeof(uint16_t) * list->number_of_templates);
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	889b      	ldrh	r3, [r3, #4]
        total_pl_size = sizeof(fpc_cmd_template_info_response_t) +
 8000ef4:	3303      	adds	r3, #3
 8000ef6:	005b      	lsls	r3, r3, #1
 8000ef8:	613b      	str	r3, [r7, #16]

        if (size != total_pl_size) {
 8000efa:	683a      	ldr	r2, [r7, #0]
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d006      	beq.n	8000f10 <parse_cmd_list_templates+0x4c>
            fpc_sample_logf("CMD_LIST_TEMPLATES invalid size (%d vs %d)", size,
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	6839      	ldr	r1, [r7, #0]
 8000f06:	481b      	ldr	r0, [pc, #108]	@ (8000f74 <parse_cmd_list_templates+0xb0>)
 8000f08:	f7ff fbb2 	bl	8000670 <fpc_sample_logf>
                total_pl_size);
            result = FPC_RESULT_INVALID_PARAM;
 8000f0c:	230c      	movs	r3, #12
 8000f0e:	82fb      	strh	r3, [r7, #22]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000f10:	8afb      	ldrh	r3, [r7, #22]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d119      	bne.n	8000f4a <parse_cmd_list_templates+0x86>
        fpc_sample_logf("CMD_LIST_TEMPLATES.nbr_of_tpls = %d",
            list->number_of_templates);
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_LIST_TEMPLATES.nbr_of_tpls = %d",
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4816      	ldr	r0, [pc, #88]	@ (8000f78 <parse_cmd_list_templates+0xb4>)
 8000f1e:	f7ff fba7 	bl	8000670 <fpc_sample_logf>

        for (i = 0; i < list->number_of_templates; i++) {
 8000f22:	2300      	movs	r3, #0
 8000f24:	82bb      	strh	r3, [r7, #20]
 8000f26:	e00b      	b.n	8000f40 <parse_cmd_list_templates+0x7c>
            fpc_sample_logf("CMD_LIST_TEMPLATES.id = %d", list->template_id_list[i]);
 8000f28:	8abb      	ldrh	r3, [r7, #20]
 8000f2a:	68fa      	ldr	r2, [r7, #12]
 8000f2c:	005b      	lsls	r3, r3, #1
 8000f2e:	4413      	add	r3, r2
 8000f30:	88db      	ldrh	r3, [r3, #6]
 8000f32:	4619      	mov	r1, r3
 8000f34:	4811      	ldr	r0, [pc, #68]	@ (8000f7c <parse_cmd_list_templates+0xb8>)
 8000f36:	f7ff fb9b 	bl	8000670 <fpc_sample_logf>
        for (i = 0; i < list->number_of_templates; i++) {
 8000f3a:	8abb      	ldrh	r3, [r7, #20]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	82bb      	strh	r3, [r7, #20]
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	889b      	ldrh	r3, [r3, #4]
 8000f44:	8aba      	ldrh	r2, [r7, #20]
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d3ee      	bcc.n	8000f28 <parse_cmd_list_templates+0x64>
        }
    }

    if (cmd_callbacks.on_list_templates) {
 8000f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f80 <parse_cmd_list_templates+0xbc>)
 8000f4c:	695b      	ldr	r3, [r3, #20]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d008      	beq.n	8000f64 <parse_cmd_list_templates+0xa0>
        cmd_callbacks.on_list_templates(list->number_of_templates, list->template_id_list);
 8000f52:	4b0b      	ldr	r3, [pc, #44]	@ (8000f80 <parse_cmd_list_templates+0xbc>)
 8000f54:	695b      	ldr	r3, [r3, #20]
 8000f56:	68fa      	ldr	r2, [r7, #12]
 8000f58:	8892      	ldrh	r2, [r2, #4]
 8000f5a:	4610      	mov	r0, r2
 8000f5c:	68fa      	ldr	r2, [r7, #12]
 8000f5e:	3206      	adds	r2, #6
 8000f60:	4611      	mov	r1, r2
 8000f62:	4798      	blx	r3
    }

    return result;
 8000f64:	8afb      	ldrh	r3, [r7, #22]
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3718      	adds	r7, #24
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	08005da0 	.word	0x08005da0
 8000f74:	08005dc8 	.word	0x08005dc8
 8000f78:	08005df4 	.word	0x08005df4
 8000f7c:	08005e18 	.word	0x08005e18
 8000f80:	2000007c 	.word	0x2000007c

08000f84 <parse_cmd_navigation_event>:


static fpc_result_t parse_cmd_navigation_event(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_navigation_status_event_t *cmd_nav = (fpc_cmd_navigation_status_event_t*)cmd_hdr;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	60bb      	str	r3, [r7, #8]

    if (!cmd_nav) {
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d104      	bne.n	8000fa6 <parse_cmd_navigation_event+0x22>
        fpc_sample_logf("CMD_NAVIGATION: Invalid parameter");
 8000f9c:	4817      	ldr	r0, [pc, #92]	@ (8000ffc <parse_cmd_navigation_event+0x78>)
 8000f9e:	f7ff fb67 	bl	8000670 <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000fa2:	230c      	movs	r3, #12
 8000fa4:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000fa6:	89fb      	ldrh	r3, [r7, #14]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d109      	bne.n	8000fc0 <parse_cmd_navigation_event+0x3c>
        if (size != sizeof(fpc_cmd_navigation_status_event_t)) {
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	2b08      	cmp	r3, #8
 8000fb0:	d006      	beq.n	8000fc0 <parse_cmd_navigation_event+0x3c>
            fpc_sample_logf("CMD_NAVIGATION invalid size (%d vs %d)", size,
 8000fb2:	2208      	movs	r2, #8
 8000fb4:	6839      	ldr	r1, [r7, #0]
 8000fb6:	4812      	ldr	r0, [pc, #72]	@ (8001000 <parse_cmd_navigation_event+0x7c>)
 8000fb8:	f7ff fb5a 	bl	8000670 <fpc_sample_logf>
                sizeof(fpc_cmd_navigation_status_event_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000fbc:	230c      	movs	r3, #12
 8000fbe:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000fc0:	89fb      	ldrh	r3, [r7, #14]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d10a      	bne.n	8000fdc <parse_cmd_navigation_event+0x58>
        fpc_sample_logf("CMD_NAVIGATION.gesture = %s", get_gesture_str_(cmd_nav->gesture));
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	889b      	ldrh	r3, [r3, #4]
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fc33 	bl	8000838 <get_gesture_str_>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	480b      	ldr	r0, [pc, #44]	@ (8001004 <parse_cmd_navigation_event+0x80>)
 8000fd8:	f7ff fb4a 	bl	8000670 <fpc_sample_logf>
    }

    if (cmd_callbacks.on_navigation) {
 8000fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8001008 <parse_cmd_navigation_event+0x84>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d005      	beq.n	8000ff0 <parse_cmd_navigation_event+0x6c>
        cmd_callbacks.on_navigation(cmd_nav->gesture);
 8000fe4:	4b08      	ldr	r3, [pc, #32]	@ (8001008 <parse_cmd_navigation_event+0x84>)
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	68ba      	ldr	r2, [r7, #8]
 8000fea:	8892      	ldrh	r2, [r2, #4]
 8000fec:	4610      	mov	r0, r2
 8000fee:	4798      	blx	r3
    }

    return result;
 8000ff0:	89fb      	ldrh	r3, [r7, #14]
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3710      	adds	r7, #16
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	08005e34 	.word	0x08005e34
 8001000:	08005e58 	.word	0x08005e58
 8001004:	08005e80 	.word	0x08005e80
 8001008:	2000007c 	.word	0x2000007c

0800100c <parse_cmd_gpio_control>:


static fpc_result_t parse_cmd_gpio_control(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8001016:	2300      	movs	r3, #0
 8001018:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_pinctrl_gpio_response_t *cmd_rsp = (fpc_cmd_pinctrl_gpio_response_t*)cmd_hdr;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	60bb      	str	r3, [r7, #8]

    if (!cmd_rsp) {
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d104      	bne.n	800102e <parse_cmd_gpio_control+0x22>
        fpc_sample_logf("CMD_GPIO_CONTROL: Invalid parameter");
 8001024:	4816      	ldr	r0, [pc, #88]	@ (8001080 <parse_cmd_gpio_control+0x74>)
 8001026:	f7ff fb23 	bl	8000670 <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 800102a:	230c      	movs	r3, #12
 800102c:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 800102e:	89fb      	ldrh	r3, [r7, #14]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d109      	bne.n	8001048 <parse_cmd_gpio_control+0x3c>
        if (size != sizeof(fpc_cmd_pinctrl_gpio_response_t)) {
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	2b06      	cmp	r3, #6
 8001038:	d006      	beq.n	8001048 <parse_cmd_gpio_control+0x3c>
            fpc_sample_logf("CMD_GPIO_CONTROL invalid size (%d vs %d)", size,
 800103a:	2206      	movs	r2, #6
 800103c:	6839      	ldr	r1, [r7, #0]
 800103e:	4811      	ldr	r0, [pc, #68]	@ (8001084 <parse_cmd_gpio_control+0x78>)
 8001040:	f7ff fb16 	bl	8000670 <fpc_sample_logf>
                sizeof(fpc_cmd_pinctrl_gpio_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8001044:	230c      	movs	r3, #12
 8001046:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001048:	89fb      	ldrh	r3, [r7, #14]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d109      	bne.n	8001062 <parse_cmd_gpio_control+0x56>
        fpc_sample_logf("CMD_GPIO_CONTROL.state = %s", get_gpio_state_str_(cmd_rsp->state));
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	791b      	ldrb	r3, [r3, #4]
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff fc30 	bl	80008b8 <get_gpio_state_str_>
 8001058:	4603      	mov	r3, r0
 800105a:	4619      	mov	r1, r3
 800105c:	480a      	ldr	r0, [pc, #40]	@ (8001088 <parse_cmd_gpio_control+0x7c>)
 800105e:	f7ff fb07 	bl	8000670 <fpc_sample_logf>
    }

    if (cmd_callbacks.on_gpio_control) {
 8001062:	4b0a      	ldr	r3, [pc, #40]	@ (800108c <parse_cmd_gpio_control+0x80>)
 8001064:	69db      	ldr	r3, [r3, #28]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d005      	beq.n	8001076 <parse_cmd_gpio_control+0x6a>
        cmd_callbacks.on_gpio_control(cmd_rsp->state);
 800106a:	4b08      	ldr	r3, [pc, #32]	@ (800108c <parse_cmd_gpio_control+0x80>)
 800106c:	69db      	ldr	r3, [r3, #28]
 800106e:	68ba      	ldr	r2, [r7, #8]
 8001070:	7912      	ldrb	r2, [r2, #4]
 8001072:	4610      	mov	r0, r2
 8001074:	4798      	blx	r3
    }

    return result;
 8001076:	89fb      	ldrh	r3, [r7, #14]
}
 8001078:	4618      	mov	r0, r3
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	08005e9c 	.word	0x08005e9c
 8001084:	08005ec0 	.word	0x08005ec0
 8001088:	08005eec 	.word	0x08005eec
 800108c:	2000007c 	.word	0x2000007c

08001090 <parse_cmd_get_system_config>:


static fpc_result_t parse_cmd_get_system_config(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 800109a:	2300      	movs	r3, #0
 800109c:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_get_config_response_t *cmd_cfg = (fpc_cmd_get_config_response_t*)cmd_hdr;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	60bb      	str	r3, [r7, #8]

    if (!cmd_cfg) {
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d104      	bne.n	80010b2 <parse_cmd_get_system_config+0x22>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG: Invalid parameter");
 80010a8:	483c      	ldr	r0, [pc, #240]	@ (800119c <parse_cmd_get_system_config+0x10c>)
 80010aa:	f7ff fae1 	bl	8000670 <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 80010ae:	230c      	movs	r3, #12
 80010b0:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 80010b2:	89fb      	ldrh	r3, [r7, #14]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d109      	bne.n	80010cc <parse_cmd_get_system_config+0x3c>
        if (size < sizeof(fpc_cmd_get_config_response_t)) {
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	2b17      	cmp	r3, #23
 80010bc:	d806      	bhi.n	80010cc <parse_cmd_get_system_config+0x3c>
            fpc_sample_logf("CMD_GET_SYSTEM_CONFIG invalid size (%d vs %d)", size,
 80010be:	2218      	movs	r2, #24
 80010c0:	6839      	ldr	r1, [r7, #0]
 80010c2:	4837      	ldr	r0, [pc, #220]	@ (80011a0 <parse_cmd_get_system_config+0x110>)
 80010c4:	f7ff fad4 	bl	8000670 <fpc_sample_logf>
                sizeof(fpc_cmd_get_config_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 80010c8:	230c      	movs	r3, #12
 80010ca:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 80010cc:	89fb      	ldrh	r3, [r7, #14]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d155      	bne.n	800117e <parse_cmd_get_system_config+0xee>
        fpc_sample_logf("%s Config:", cmd_cfg->config_type == 0 ? "Default" : "Custom");
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	889b      	ldrh	r3, [r3, #4]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d101      	bne.n	80010de <parse_cmd_get_system_config+0x4e>
 80010da:	4b32      	ldr	r3, [pc, #200]	@ (80011a4 <parse_cmd_get_system_config+0x114>)
 80010dc:	e000      	b.n	80010e0 <parse_cmd_get_system_config+0x50>
 80010de:	4b32      	ldr	r3, [pc, #200]	@ (80011a8 <parse_cmd_get_system_config+0x118>)
 80010e0:	4619      	mov	r1, r3
 80010e2:	4832      	ldr	r0, [pc, #200]	@ (80011ac <parse_cmd_get_system_config+0x11c>)
 80010e4:	f7ff fac4 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.ver = %d", cmd_cfg->cfg.version);
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	891b      	ldrh	r3, [r3, #8]
 80010ec:	4619      	mov	r1, r3
 80010ee:	4830      	ldr	r0, [pc, #192]	@ (80011b0 <parse_cmd_get_system_config+0x120>)
 80010f0:	f7ff fabe 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.sys_flags = %08X:", cmd_cfg->cfg.sys_flags);
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	4619      	mov	r1, r3
 80010fa:	482e      	ldr	r0, [pc, #184]	@ (80011b4 <parse_cmd_get_system_config+0x124>)
 80010fc:	f7ff fab8 	bl	8000670 <fpc_sample_logf>
        if (cmd_cfg->cfg.sys_flags & CFG_SYS_FLAG_STATUS_EVT_AT_BOOT)
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	f003 0301 	and.w	r3, r3, #1
 8001108:	2b00      	cmp	r3, #0
 800110a:	d002      	beq.n	8001112 <parse_cmd_get_system_config+0x82>
            fpc_sample_logf(" - CFG_SYS_FLAG_STATUS_EVT_AT_BOOT");
 800110c:	482a      	ldr	r0, [pc, #168]	@ (80011b8 <parse_cmd_get_system_config+0x128>)
 800110e:	f7ff faaf 	bl	8000670 <fpc_sample_logf>
        if (cmd_cfg->cfg.sys_flags & CFG_SYS_FLAG_UART_IN_STOP_MODE)
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	f003 0310 	and.w	r3, r3, #16
 800111a:	2b00      	cmp	r3, #0
 800111c:	d002      	beq.n	8001124 <parse_cmd_get_system_config+0x94>
            fpc_sample_logf(" - CFG_SYS_FLAG_UART_IN_STOP_MODE");
 800111e:	4827      	ldr	r0, [pc, #156]	@ (80011bc <parse_cmd_get_system_config+0x12c>)
 8001120:	f7ff faa6 	bl	8000670 <fpc_sample_logf>
        if (cmd_cfg->cfg.sys_flags & CFG_SYS_FLAG_UART_IRQ_BEFORE_TX)
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	f003 0320 	and.w	r3, r3, #32
 800112c:	2b00      	cmp	r3, #0
 800112e:	d002      	beq.n	8001136 <parse_cmd_get_system_config+0xa6>
            fpc_sample_logf(" - CFG_SYS_FLAG_UART_IRQ_BEFORE_TX");
 8001130:	4823      	ldr	r0, [pc, #140]	@ (80011c0 <parse_cmd_get_system_config+0x130>)
 8001132:	f7ff fa9d 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_irq_dly = %d ms",
            cmd_cfg->cfg.uart_delay_before_irq_ms);
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	7c1b      	ldrb	r3, [r3, #16]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_irq_dly = %d ms",
 800113a:	4619      	mov	r1, r3
 800113c:	4821      	ldr	r0, [pc, #132]	@ (80011c4 <parse_cmd_get_system_config+0x134>)
 800113e:	f7ff fa97 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_baudrate_idx = %d",
            cmd_cfg->cfg.uart_baudrate);
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	7c5b      	ldrb	r3, [r3, #17]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_baudrate_idx = %d",
 8001146:	4619      	mov	r1, r3
 8001148:	481f      	ldr	r0, [pc, #124]	@ (80011c8 <parse_cmd_get_system_config+0x138>)
 800114a:	f7ff fa91 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.finger_scan_intv = %d ms",
            cmd_cfg->cfg.finger_scan_interval_ms);
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	895b      	ldrh	r3, [r3, #10]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.finger_scan_intv = %d ms",
 8001152:	4619      	mov	r1, r3
 8001154:	481d      	ldr	r0, [pc, #116]	@ (80011cc <parse_cmd_get_system_config+0x13c>)
 8001156:	f7ff fa8b 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_max_consecutive_fails = %d",
                 cmd_cfg->cfg.idfy_max_consecutive_fails);
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	7c9b      	ldrb	r3, [r3, #18]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_max_consecutive_fails = %d",
 800115e:	4619      	mov	r1, r3
 8001160:	481b      	ldr	r0, [pc, #108]	@ (80011d0 <parse_cmd_get_system_config+0x140>)
 8001162:	f7ff fa85 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_lockout_time_s = %d s",
            cmd_cfg->cfg.idfy_lockout_time_s);
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	7cdb      	ldrb	r3, [r3, #19]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_lockout_time_s = %d s",
 800116a:	4619      	mov	r1, r3
 800116c:	4819      	ldr	r0, [pc, #100]	@ (80011d4 <parse_cmd_get_system_config+0x144>)
 800116e:	f7ff fa7f 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idle_time_before_sleep_ms = %d ms",
                cmd_cfg->cfg.idle_time_before_sleep_ms);
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	8a9b      	ldrh	r3, [r3, #20]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idle_time_before_sleep_ms = %d ms",
 8001176:	4619      	mov	r1, r3
 8001178:	4817      	ldr	r0, [pc, #92]	@ (80011d8 <parse_cmd_get_system_config+0x148>)
 800117a:	f7ff fa79 	bl	8000670 <fpc_sample_logf>
    }

    if (cmd_callbacks.on_system_config_get) {
 800117e:	4b17      	ldr	r3, [pc, #92]	@ (80011dc <parse_cmd_get_system_config+0x14c>)
 8001180:	6a1b      	ldr	r3, [r3, #32]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d005      	beq.n	8001192 <parse_cmd_get_system_config+0x102>
        cmd_callbacks.on_system_config_get(&cmd_cfg->cfg);
 8001186:	4b15      	ldr	r3, [pc, #84]	@ (80011dc <parse_cmd_get_system_config+0x14c>)
 8001188:	6a1b      	ldr	r3, [r3, #32]
 800118a:	68ba      	ldr	r2, [r7, #8]
 800118c:	3208      	adds	r2, #8
 800118e:	4610      	mov	r0, r2
 8001190:	4798      	blx	r3
    }

    return result;
 8001192:	89fb      	ldrh	r3, [r7, #14]
}
 8001194:	4618      	mov	r0, r3
 8001196:	3710      	adds	r7, #16
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	08005f08 	.word	0x08005f08
 80011a0:	08005f34 	.word	0x08005f34
 80011a4:	08005f64 	.word	0x08005f64
 80011a8:	08005f6c 	.word	0x08005f6c
 80011ac:	08005f74 	.word	0x08005f74
 80011b0:	08005f80 	.word	0x08005f80
 80011b4:	08005fa0 	.word	0x08005fa0
 80011b8:	08005fc8 	.word	0x08005fc8
 80011bc:	08005fec 	.word	0x08005fec
 80011c0:	08006010 	.word	0x08006010
 80011c4:	08006034 	.word	0x08006034
 80011c8:	08006060 	.word	0x08006060
 80011cc:	08006090 	.word	0x08006090
 80011d0:	080060c0 	.word	0x080060c0
 80011d4:	080060f8 	.word	0x080060f8
 80011d8:	0800612c 	.word	0x0800612c
 80011dc:	2000007c 	.word	0x2000007c

080011e0 <parse_cmd_bist>:


static fpc_result_t parse_cmd_bist(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 80011ea:	2300      	movs	r3, #0
 80011ec:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_bist_response_t *cmd_rsp = (fpc_cmd_bist_response_t*)cmd_hdr;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	60bb      	str	r3, [r7, #8]

    if (!cmd_rsp) {
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d104      	bne.n	8001202 <parse_cmd_bist+0x22>
        fpc_sample_logf("CMD_BIST: Invalid parameter");
 80011f8:	4817      	ldr	r0, [pc, #92]	@ (8001258 <parse_cmd_bist+0x78>)
 80011fa:	f7ff fa39 	bl	8000670 <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 80011fe:	230c      	movs	r3, #12
 8001200:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8001202:	89fb      	ldrh	r3, [r7, #14]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d109      	bne.n	800121c <parse_cmd_bist+0x3c>
        if (size < sizeof(fpc_cmd_bist_response_t)) {
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	2b07      	cmp	r3, #7
 800120c:	d806      	bhi.n	800121c <parse_cmd_bist+0x3c>
            fpc_sample_logf("CMD_BIST invalid size (%d vs %d)", size,
 800120e:	2206      	movs	r2, #6
 8001210:	6839      	ldr	r1, [r7, #0]
 8001212:	4812      	ldr	r0, [pc, #72]	@ (800125c <parse_cmd_bist+0x7c>)
 8001214:	f7ff fa2c 	bl	8000670 <fpc_sample_logf>
                sizeof(fpc_cmd_pinctrl_gpio_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8001218:	230c      	movs	r3, #12
 800121a:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 800121c:	89fb      	ldrh	r3, [r7, #14]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d10b      	bne.n	800123a <parse_cmd_bist+0x5a>
        fpc_sample_logf("CMD_BIST.sensor_test_result = %d", cmd_rsp->sensor_test_result);
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	889b      	ldrh	r3, [r3, #4]
 8001226:	4619      	mov	r1, r3
 8001228:	480d      	ldr	r0, [pc, #52]	@ (8001260 <parse_cmd_bist+0x80>)
 800122a:	f7ff fa21 	bl	8000670 <fpc_sample_logf>
        fpc_sample_logf("CMD_BIST.test_verdict = %d", cmd_rsp->test_verdict);
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	88db      	ldrh	r3, [r3, #6]
 8001232:	4619      	mov	r1, r3
 8001234:	480b      	ldr	r0, [pc, #44]	@ (8001264 <parse_cmd_bist+0x84>)
 8001236:	f7ff fa1b 	bl	8000670 <fpc_sample_logf>
    }

    if (cmd_callbacks.on_bist_done) {
 800123a:	4b0b      	ldr	r3, [pc, #44]	@ (8001268 <parse_cmd_bist+0x88>)
 800123c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800123e:	2b00      	cmp	r3, #0
 8001240:	d005      	beq.n	800124e <parse_cmd_bist+0x6e>
        cmd_callbacks.on_bist_done(cmd_rsp->test_verdict);
 8001242:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <parse_cmd_bist+0x88>)
 8001244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001246:	68ba      	ldr	r2, [r7, #8]
 8001248:	88d2      	ldrh	r2, [r2, #6]
 800124a:	4610      	mov	r0, r2
 800124c:	4798      	blx	r3
    }

    return result;
 800124e:	89fb      	ldrh	r3, [r7, #14]
}
 8001250:	4618      	mov	r0, r3
 8001252:	3710      	adds	r7, #16
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	08006164 	.word	0x08006164
 800125c:	08006180 	.word	0x08006180
 8001260:	080061a4 	.word	0x080061a4
 8001264:	080061c8 	.word	0x080061c8
 8001268:	2000007c 	.word	0x2000007c

0800126c <parse_cmd>:


static fpc_result_t parse_cmd(uint8_t *frame_payload, size_t size)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8001276:	2300      	movs	r3, #0
 8001278:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_hdr_t *cmd_hdr;

    cmd_hdr = (fpc_cmd_hdr_t*)frame_payload;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	60bb      	str	r3, [r7, #8]

    if (!cmd_hdr) {
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d104      	bne.n	800128e <parse_cmd+0x22>
        fpc_sample_logf("Parse Cmd: Invalid parameter");
 8001284:	4864      	ldr	r0, [pc, #400]	@ (8001418 <parse_cmd+0x1ac>)
 8001286:	f7ff f9f3 	bl	8000670 <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 800128a:	230c      	movs	r3, #12
 800128c:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 800128e:	89fb      	ldrh	r3, [r7, #14]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d10c      	bne.n	80012ae <parse_cmd+0x42>
        if (cmd_hdr->type != FPC_FRAME_TYPE_CMD_EVENT &&
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	885b      	ldrh	r3, [r3, #2]
 8001298:	2b13      	cmp	r3, #19
 800129a:	d008      	beq.n	80012ae <parse_cmd+0x42>
            cmd_hdr->type != FPC_FRAME_TYPE_CMD_RESPONSE) {
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	885b      	ldrh	r3, [r3, #2]
        if (cmd_hdr->type != FPC_FRAME_TYPE_CMD_EVENT &&
 80012a0:	2b12      	cmp	r3, #18
 80012a2:	d004      	beq.n	80012ae <parse_cmd+0x42>
            fpc_sample_logf("Parse Cmd: Invalid parameter (type)");
 80012a4:	485d      	ldr	r0, [pc, #372]	@ (800141c <parse_cmd+0x1b0>)
 80012a6:	f7ff f9e3 	bl	8000670 <fpc_sample_logf>
            result = FPC_RESULT_INVALID_PARAM;
 80012aa:	230c      	movs	r3, #12
 80012ac:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 80012ae:	89fb      	ldrh	r3, [r7, #14]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	f040 80ab 	bne.w	800140c <parse_cmd+0x1a0>
        switch (cmd_hdr->cmd_id) {
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	881b      	ldrh	r3, [r3, #0]
 80012ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80012be:	f000 808f 	beq.w	80013e0 <parse_cmd+0x174>
 80012c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80012c6:	f300 809d 	bgt.w	8001404 <parse_cmd+0x198>
 80012ca:	2b6a      	cmp	r3, #106	@ 0x6a
 80012cc:	dc60      	bgt.n	8001390 <parse_cmd+0x124>
 80012ce:	2b40      	cmp	r3, #64	@ 0x40
 80012d0:	f2c0 8098 	blt.w	8001404 <parse_cmd+0x198>
 80012d4:	3b40      	subs	r3, #64	@ 0x40
 80012d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80012d8:	f200 8094 	bhi.w	8001404 <parse_cmd+0x198>
 80012dc:	a201      	add	r2, pc, #4	@ (adr r2, 80012e4 <parse_cmd+0x78>)
 80012de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012e2:	bf00      	nop
 80012e4:	08001399 	.word	0x08001399
 80012e8:	080013a5 	.word	0x080013a5
 80012ec:	08001405 	.word	0x08001405
 80012f0:	08001405 	.word	0x08001405
 80012f4:	080013f9 	.word	0x080013f9
 80012f8:	08001405 	.word	0x08001405
 80012fc:	08001405 	.word	0x08001405
 8001300:	08001405 	.word	0x08001405
 8001304:	08001405 	.word	0x08001405
 8001308:	08001405 	.word	0x08001405
 800130c:	08001405 	.word	0x08001405
 8001310:	08001405 	.word	0x08001405
 8001314:	08001405 	.word	0x08001405
 8001318:	08001405 	.word	0x08001405
 800131c:	08001405 	.word	0x08001405
 8001320:	08001405 	.word	0x08001405
 8001324:	08001405 	.word	0x08001405
 8001328:	08001405 	.word	0x08001405
 800132c:	08001405 	.word	0x08001405
 8001330:	08001405 	.word	0x08001405
 8001334:	080013b1 	.word	0x080013b1
 8001338:	080013bd 	.word	0x080013bd
 800133c:	08001405 	.word	0x08001405
 8001340:	08001405 	.word	0x08001405
 8001344:	08001405 	.word	0x08001405
 8001348:	08001405 	.word	0x08001405
 800134c:	08001405 	.word	0x08001405
 8001350:	08001405 	.word	0x08001405
 8001354:	08001405 	.word	0x08001405
 8001358:	08001405 	.word	0x08001405
 800135c:	08001405 	.word	0x08001405
 8001360:	08001405 	.word	0x08001405
 8001364:	080013c9 	.word	0x080013c9
 8001368:	08001405 	.word	0x08001405
 800136c:	08001405 	.word	0x08001405
 8001370:	08001405 	.word	0x08001405
 8001374:	08001405 	.word	0x08001405
 8001378:	08001405 	.word	0x08001405
 800137c:	08001405 	.word	0x08001405
 8001380:	08001405 	.word	0x08001405
 8001384:	08001405 	.word	0x08001405
 8001388:	08001405 	.word	0x08001405
 800138c:	080013ed 	.word	0x080013ed
 8001390:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001394:	d01e      	beq.n	80013d4 <parse_cmd+0x168>
 8001396:	e035      	b.n	8001404 <parse_cmd+0x198>
        case CMD_STATUS:
            return parse_cmd_status(cmd_hdr, size);
 8001398:	6839      	ldr	r1, [r7, #0]
 800139a:	68b8      	ldr	r0, [r7, #8]
 800139c:	f7ff fbfe 	bl	8000b9c <parse_cmd_status>
 80013a0:	4603      	mov	r3, r0
 80013a2:	e034      	b.n	800140e <parse_cmd+0x1a2>
            break;
        case CMD_VERSION:
            return parse_cmd_version(cmd_hdr, size);
 80013a4:	6839      	ldr	r1, [r7, #0]
 80013a6:	68b8      	ldr	r0, [r7, #8]
 80013a8:	f7ff fc5e 	bl	8000c68 <parse_cmd_version>
 80013ac:	4603      	mov	r3, r0
 80013ae:	e02e      	b.n	800140e <parse_cmd+0x1a2>
            break;
        case CMD_ENROLL:
            return parse_cmd_enroll_status(cmd_hdr, size);
 80013b0:	6839      	ldr	r1, [r7, #0]
 80013b2:	68b8      	ldr	r0, [r7, #8]
 80013b4:	f7ff fcc0 	bl	8000d38 <parse_cmd_enroll_status>
 80013b8:	4603      	mov	r3, r0
 80013ba:	e028      	b.n	800140e <parse_cmd+0x1a2>
            break;
        case CMD_IDENTIFY:
            return parse_cmd_identify(cmd_hdr, size);
 80013bc:	6839      	ldr	r1, [r7, #0]
 80013be:	68b8      	ldr	r0, [r7, #8]
 80013c0:	f7ff fd0e 	bl	8000de0 <parse_cmd_identify>
 80013c4:	4603      	mov	r3, r0
 80013c6:	e022      	b.n	800140e <parse_cmd+0x1a2>
            break;
        case CMD_LIST_TEMPLATES:
            return parse_cmd_list_templates(cmd_hdr, size);
 80013c8:	6839      	ldr	r1, [r7, #0]
 80013ca:	68b8      	ldr	r0, [r7, #8]
 80013cc:	f7ff fd7a 	bl	8000ec4 <parse_cmd_list_templates>
 80013d0:	4603      	mov	r3, r0
 80013d2:	e01c      	b.n	800140e <parse_cmd+0x1a2>
            break;
        case CMD_NAVIGATION:
            return parse_cmd_navigation_event(cmd_hdr, size);
 80013d4:	6839      	ldr	r1, [r7, #0]
 80013d6:	68b8      	ldr	r0, [r7, #8]
 80013d8:	f7ff fdd4 	bl	8000f84 <parse_cmd_navigation_event>
 80013dc:	4603      	mov	r3, r0
 80013de:	e016      	b.n	800140e <parse_cmd+0x1a2>
            break;
        case CMD_GPIO_CONTROL:
            return parse_cmd_gpio_control(cmd_hdr, size);
 80013e0:	6839      	ldr	r1, [r7, #0]
 80013e2:	68b8      	ldr	r0, [r7, #8]
 80013e4:	f7ff fe12 	bl	800100c <parse_cmd_gpio_control>
 80013e8:	4603      	mov	r3, r0
 80013ea:	e010      	b.n	800140e <parse_cmd+0x1a2>
            break;
        case CMD_GET_SYSTEM_CONFIG:
            return parse_cmd_get_system_config(cmd_hdr, size);
 80013ec:	6839      	ldr	r1, [r7, #0]
 80013ee:	68b8      	ldr	r0, [r7, #8]
 80013f0:	f7ff fe4e 	bl	8001090 <parse_cmd_get_system_config>
 80013f4:	4603      	mov	r3, r0
 80013f6:	e00a      	b.n	800140e <parse_cmd+0x1a2>
            break;
        case CMD_BIST:
            return parse_cmd_bist(cmd_hdr, size);
 80013f8:	6839      	ldr	r1, [r7, #0]
 80013fa:	68b8      	ldr	r0, [r7, #8]
 80013fc:	f7ff fef0 	bl	80011e0 <parse_cmd_bist>
 8001400:	4603      	mov	r3, r0
 8001402:	e004      	b.n	800140e <parse_cmd+0x1a2>
            break;
        default:
            fpc_sample_logf("Parse Cmd: Unexpected Command ID");
 8001404:	4806      	ldr	r0, [pc, #24]	@ (8001420 <parse_cmd+0x1b4>)
 8001406:	f7ff f933 	bl	8000670 <fpc_sample_logf>
            break;
 800140a:	bf00      	nop
        };
    }

    return result;
 800140c:	89fb      	ldrh	r3, [r7, #14]
}
 800140e:	4618      	mov	r0, r3
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	080061e4 	.word	0x080061e4
 800141c:	08006204 	.word	0x08006204
 8001420:	08006228 	.word	0x08006228

08001424 <fpc_host_sample_handle_rx_data>:


fpc_result_t fpc_host_sample_handle_rx_data(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
    fpc_result_t result;
    fpc_frame_hdr_t frame_hdr;
    uint8_t *frame_payload = NULL;
 800142a:	2300      	movs	r3, #0
 800142c:	60bb      	str	r3, [r7, #8]

    /* Step 1: Read Frame Header */
    result = fpc_hal_rx((uint8_t*)&frame_hdr, sizeof(fpc_frame_hdr_t), TIMEOUT);
 800142e:	463b      	mov	r3, r7
 8001430:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001434:	2108      	movs	r1, #8
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff f8e0 	bl	80005fc <fpc_hal_rx>
 800143c:	4603      	mov	r3, r0
 800143e:	81fb      	strh	r3, [r7, #14]

    if (result == FPC_RESULT_OK) {
 8001440:	89fb      	ldrh	r3, [r7, #14]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d112      	bne.n	800146c <fpc_host_sample_handle_rx_data+0x48>
        /* Sanity Check */
        if (frame_hdr.version != FPC_FRAME_PROTOCOL_VERSION ||
 8001446:	883b      	ldrh	r3, [r7, #0]
 8001448:	2b04      	cmp	r3, #4
 800144a:	d10a      	bne.n	8001462 <fpc_host_sample_handle_rx_data+0x3e>
            ((frame_hdr.flags & FPC_FRAME_FLAG_SENDER_FW_APP) == 0) ||
 800144c:	88bb      	ldrh	r3, [r7, #4]
 800144e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        if (frame_hdr.version != FPC_FRAME_PROTOCOL_VERSION ||
 8001452:	2b00      	cmp	r3, #0
 8001454:	d005      	beq.n	8001462 <fpc_host_sample_handle_rx_data+0x3e>
            (frame_hdr.type != FPC_FRAME_TYPE_CMD_RESPONSE &&
 8001456:	887b      	ldrh	r3, [r7, #2]
            ((frame_hdr.flags & FPC_FRAME_FLAG_SENDER_FW_APP) == 0) ||
 8001458:	2b12      	cmp	r3, #18
 800145a:	d007      	beq.n	800146c <fpc_host_sample_handle_rx_data+0x48>
             frame_hdr.type != FPC_FRAME_TYPE_CMD_EVENT)) {
 800145c:	887b      	ldrh	r3, [r7, #2]
            (frame_hdr.type != FPC_FRAME_TYPE_CMD_RESPONSE &&
 800145e:	2b13      	cmp	r3, #19
 8001460:	d004      	beq.n	800146c <fpc_host_sample_handle_rx_data+0x48>
            fpc_sample_logf("Sanity check of rx data failed\n");
 8001462:	481f      	ldr	r0, [pc, #124]	@ (80014e0 <fpc_host_sample_handle_rx_data+0xbc>)
 8001464:	f7ff f904 	bl	8000670 <fpc_sample_logf>
            result = FPC_RESULT_IO_BAD_DATA;
 8001468:	2321      	movs	r3, #33	@ 0x21
 800146a:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 800146c:	89fb      	ldrh	r3, [r7, #14]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d10d      	bne.n	800148e <fpc_host_sample_handle_rx_data+0x6a>
        frame_payload = malloc(frame_hdr.payload_size);
 8001472:	88fb      	ldrh	r3, [r7, #6]
 8001474:	4618      	mov	r0, r3
 8001476:	f003 fc2d 	bl	8004cd4 <malloc>
 800147a:	4603      	mov	r3, r0
 800147c:	60bb      	str	r3, [r7, #8]
        if (!frame_payload) {
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d104      	bne.n	800148e <fpc_host_sample_handle_rx_data+0x6a>
            fpc_sample_logf("Failed to malloc\n");
 8001484:	4817      	ldr	r0, [pc, #92]	@ (80014e4 <fpc_host_sample_handle_rx_data+0xc0>)
 8001486:	f7ff f8f3 	bl	8000670 <fpc_sample_logf>
            result = FPC_RESULT_OUT_OF_MEMORY;
 800148a:	230e      	movs	r3, #14
 800148c:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 800148e:	89fb      	ldrh	r3, [r7, #14]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d108      	bne.n	80014a6 <fpc_host_sample_handle_rx_data+0x82>
        /* Step 2: Read Frame Payload (Command) */
        result = fpc_hal_rx(frame_payload, frame_hdr.payload_size, TIMEOUT);
 8001494:	88fb      	ldrh	r3, [r7, #6]
 8001496:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800149a:	4619      	mov	r1, r3
 800149c:	68b8      	ldr	r0, [r7, #8]
 800149e:	f7ff f8ad 	bl	80005fc <fpc_hal_rx>
 80014a2:	4603      	mov	r3, r0
 80014a4:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 80014a6:	89fb      	ldrh	r3, [r7, #14]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d106      	bne.n	80014ba <fpc_host_sample_handle_rx_data+0x96>
        result = parse_cmd(frame_payload, frame_hdr.payload_size);
 80014ac:	88fb      	ldrh	r3, [r7, #6]
 80014ae:	4619      	mov	r1, r3
 80014b0:	68b8      	ldr	r0, [r7, #8]
 80014b2:	f7ff fedb 	bl	800126c <parse_cmd>
 80014b6:	4603      	mov	r3, r0
 80014b8:	81fb      	strh	r3, [r7, #14]
    }

    if (frame_payload) {
 80014ba:	68bb      	ldr	r3, [r7, #8]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d002      	beq.n	80014c6 <fpc_host_sample_handle_rx_data+0xa2>
        free(frame_payload);
 80014c0:	68b8      	ldr	r0, [r7, #8]
 80014c2:	f003 fc0f 	bl	8004ce4 <free>
    }

    if (result != FPC_RESULT_OK) {
 80014c6:	89fb      	ldrh	r3, [r7, #14]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d004      	beq.n	80014d6 <fpc_host_sample_handle_rx_data+0xb2>
        fpc_sample_logf("Failed to handle RX data, error %d\r\n", result);
 80014cc:	89fb      	ldrh	r3, [r7, #14]
 80014ce:	4619      	mov	r1, r3
 80014d0:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <fpc_host_sample_handle_rx_data+0xc4>)
 80014d2:	f7ff f8cd 	bl	8000670 <fpc_sample_logf>
    }

    return result;
 80014d6:	89fb      	ldrh	r3, [r7, #14]
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3710      	adds	r7, #16
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	0800624c 	.word	0x0800624c
 80014e4:	0800626c 	.word	0x0800626c
 80014e8:	08006280 	.word	0x08006280

080014ec <fpc_host_sample_init>:


fpc_result_t fpc_host_sample_init(fpc_cmd_callbacks_t *callbacks)
{
 80014ec:	b5b0      	push	{r4, r5, r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
    fpc_result_t result;

    if (callbacks) {
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d00b      	beq.n	8001512 <fpc_host_sample_init+0x26>
        cmd_callbacks = *callbacks;
 80014fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001524 <fpc_host_sample_init+0x38>)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	4614      	mov	r4, r2
 8001500:	461d      	mov	r5, r3
 8001502:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001504:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001506:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001508:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800150a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800150e:	e884 0003 	stmia.w	r4, {r0, r1}
    }
    result = fpc_hal_init();
 8001512:	f7ff f83d 	bl	8000590 <fpc_hal_init>
 8001516:	4603      	mov	r3, r0
 8001518:	81fb      	strh	r3, [r7, #14]

    return result;
 800151a:	89fb      	ldrh	r3, [r7, #14]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3710      	adds	r7, #16
 8001520:	46bd      	mov	sp, r7
 8001522:	bdb0      	pop	{r4, r5, r7, pc}
 8001524:	2000007c 	.word	0x2000007c

08001528 <hal_check_button_pressed>:
static uint32_t button_down_start = 0;
static uint32_t button_down_time = 0;
static bool button_down = false;

uint32_t hal_check_button_pressed(void)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
	uint32_t button_time = button_down_time;
 800152e:	4b0d      	ldr	r3, [pc, #52]	@ (8001564 <hal_check_button_pressed+0x3c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	607b      	str	r3, [r7, #4]
	if (!button_down) {
 8001534:	4b0c      	ldr	r3, [pc, #48]	@ (8001568 <hal_check_button_pressed+0x40>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	f083 0301 	eor.w	r3, r3, #1
 800153c:	b2db      	uxtb	r3, r3
 800153e:	2b00      	cmp	r3, #0
 8001540:	d002      	beq.n	8001548 <hal_check_button_pressed+0x20>
		button_down_time = 0;
 8001542:	4b08      	ldr	r3, [pc, #32]	@ (8001564 <hal_check_button_pressed+0x3c>)
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
	}
	return button_down ? 0 : button_time;
 8001548:	4b07      	ldr	r3, [pc, #28]	@ (8001568 <hal_check_button_pressed+0x40>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <hal_check_button_pressed+0x2c>
 8001550:	2300      	movs	r3, #0
 8001552:	e000      	b.n	8001556 <hal_check_button_pressed+0x2e>
 8001554:	687b      	ldr	r3, [r7, #4]
}
 8001556:	4618      	mov	r0, r3
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	200000ac 	.word	0x200000ac
 8001568:	200000b0 	.word	0x200000b0

0800156c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	4603      	mov	r3, r0
 8001574:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == USER_BUTTON_Pin) {
 8001576:	88fb      	ldrh	r3, [r7, #6]
 8001578:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800157c:	d11c      	bne.n	80015b8 <HAL_GPIO_EXTI_Callback+0x4c>
        if (HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin) == GPIO_PIN_SET) {
 800157e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001582:	4817      	ldr	r0, [pc, #92]	@ (80015e0 <HAL_GPIO_EXTI_Callback+0x74>)
 8001584:	f001 fdb2 	bl	80030ec <HAL_GPIO_ReadPin>
 8001588:	4603      	mov	r3, r0
 800158a:	2b01      	cmp	r3, #1
 800158c:	d10b      	bne.n	80015a6 <HAL_GPIO_EXTI_Callback+0x3a>
            button_down_time = HAL_GetTick() - button_down_start;
 800158e:	f000 ff43 	bl	8002418 <HAL_GetTick>
 8001592:	4602      	mov	r2, r0
 8001594:	4b13      	ldr	r3, [pc, #76]	@ (80015e4 <HAL_GPIO_EXTI_Callback+0x78>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	4a13      	ldr	r2, [pc, #76]	@ (80015e8 <HAL_GPIO_EXTI_Callback+0x7c>)
 800159c:	6013      	str	r3, [r2, #0]
            button_down = false;
 800159e:	4b13      	ldr	r3, [pc, #76]	@ (80015ec <HAL_GPIO_EXTI_Callback+0x80>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	701a      	strb	r2, [r3, #0]
    else if (GPIO_Pin == FPC2530_IRQ_Pin) {
        if (HAL_GPIO_ReadPin(FPC2530_IRQ_GPIO_Port, FPC2530_IRQ_Pin) == GPIO_PIN_SET) {
            fpc2530_irq_active = true;
        }
    }
}
 80015a4:	e017      	b.n	80015d6 <HAL_GPIO_EXTI_Callback+0x6a>
            button_down_start = HAL_GetTick();
 80015a6:	f000 ff37 	bl	8002418 <HAL_GetTick>
 80015aa:	4603      	mov	r3, r0
 80015ac:	4a0d      	ldr	r2, [pc, #52]	@ (80015e4 <HAL_GPIO_EXTI_Callback+0x78>)
 80015ae:	6013      	str	r3, [r2, #0]
            button_down = true;
 80015b0:	4b0e      	ldr	r3, [pc, #56]	@ (80015ec <HAL_GPIO_EXTI_Callback+0x80>)
 80015b2:	2201      	movs	r2, #1
 80015b4:	701a      	strb	r2, [r3, #0]
}
 80015b6:	e00e      	b.n	80015d6 <HAL_GPIO_EXTI_Callback+0x6a>
    else if (GPIO_Pin == FPC2530_IRQ_Pin) {
 80015b8:	88fb      	ldrh	r3, [r7, #6]
 80015ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80015be:	d10a      	bne.n	80015d6 <HAL_GPIO_EXTI_Callback+0x6a>
        if (HAL_GPIO_ReadPin(FPC2530_IRQ_GPIO_Port, FPC2530_IRQ_Pin) == GPIO_PIN_SET) {
 80015c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80015c4:	480a      	ldr	r0, [pc, #40]	@ (80015f0 <HAL_GPIO_EXTI_Callback+0x84>)
 80015c6:	f001 fd91 	bl	80030ec <HAL_GPIO_ReadPin>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d102      	bne.n	80015d6 <HAL_GPIO_EXTI_Callback+0x6a>
            fpc2530_irq_active = true;
 80015d0:	4b08      	ldr	r3, [pc, #32]	@ (80015f4 <HAL_GPIO_EXTI_Callback+0x88>)
 80015d2:	2201      	movs	r2, #1
 80015d4:	701a      	strb	r2, [r3, #0]
}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40020800 	.word	0x40020800
 80015e4:	200000a8 	.word	0x200000a8
 80015e8:	200000ac 	.word	0x200000ac
 80015ec:	200000b0 	.word	0x200000b0
 80015f0:	40021400 	.word	0x40021400
 80015f4:	200000a4 	.word	0x200000a4

080015f8 <hal_set_led_status>:
        button_down = true;
    }
}

void hal_set_led_status(hal_led_status_t status)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	71fb      	strb	r3, [r7, #7]
	switch(status) {
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	3b01      	subs	r3, #1
 8001606:	2b05      	cmp	r3, #5
 8001608:	d837      	bhi.n	800167a <hal_set_led_status+0x82>
 800160a:	a201      	add	r2, pc, #4	@ (adr r2, 8001610 <hal_set_led_status+0x18>)
 800160c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001610:	08001629 	.word	0x08001629
 8001614:	08001635 	.word	0x08001635
 8001618:	0800164f 	.word	0x0800164f
 800161c:	0800167b 	.word	0x0800167b
 8001620:	0800167b 	.word	0x0800167b
 8001624:	0800166d 	.word	0x0800166d
	        case HAL_LED_STATUS_MATCH:    // Blue LED
	            HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001628:	2201      	movs	r2, #1
 800162a:	2180      	movs	r1, #128	@ 0x80
 800162c:	481b      	ldr	r0, [pc, #108]	@ (800169c <hal_set_led_status+0xa4>)
 800162e:	f001 fd75 	bl	800311c <HAL_GPIO_WritePin>
	            break;
 8001632:	e02e      	b.n	8001692 <hal_set_led_status+0x9a>
	        case HAL_LED_STATUS_NO_MATCH:
	        	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001634:	2180      	movs	r1, #128	@ 0x80
 8001636:	4819      	ldr	r0, [pc, #100]	@ (800169c <hal_set_led_status+0xa4>)
 8001638:	f001 fd89 	bl	800314e <HAL_GPIO_TogglePin>
	        	HAL_Delay(1000);
 800163c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001640:	f000 fef6 	bl	8002430 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001644:	2180      	movs	r1, #128	@ 0x80
 8001646:	4815      	ldr	r0, [pc, #84]	@ (800169c <hal_set_led_status+0xa4>)
 8001648:	f001 fd81 	bl	800314e <HAL_GPIO_TogglePin>
	        	break;
 800164c:	e021      	b.n	8001692 <hal_set_led_status+0x9a>
	        case HAL_LED_STATUS_WAITTOUCH:
	        	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 800164e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001652:	4812      	ldr	r0, [pc, #72]	@ (800169c <hal_set_led_status+0xa4>)
 8001654:	f001 fd7b 	bl	800314e <HAL_GPIO_TogglePin>
				HAL_Delay(1000);
 8001658:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800165c:	f000 fee8 	bl	8002430 <HAL_Delay>
				HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8001660:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001664:	480d      	ldr	r0, [pc, #52]	@ (800169c <hal_set_led_status+0xa4>)
 8001666:	f001 fd72 	bl	800314e <HAL_GPIO_TogglePin>
				break;
 800166a:	e012      	b.n	8001692 <hal_set_led_status+0x9a>
	        case HAL_LED_STATUS_ERROR:    // Red LED
	            HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 800166c:	2201      	movs	r2, #1
 800166e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001672:	480a      	ldr	r0, [pc, #40]	@ (800169c <hal_set_led_status+0xa4>)
 8001674:	f001 fd52 	bl	800311c <HAL_GPIO_WritePin>
	            break;
 8001678:	e00b      	b.n	8001692 <hal_set_led_status+0x9a>
	        default:
	        	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800167a:	2200      	movs	r2, #0
 800167c:	2180      	movs	r1, #128	@ 0x80
 800167e:	4807      	ldr	r0, [pc, #28]	@ (800169c <hal_set_led_status+0xa4>)
 8001680:	f001 fd4c 	bl	800311c <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001684:	2200      	movs	r2, #0
 8001686:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800168a:	4804      	ldr	r0, [pc, #16]	@ (800169c <hal_set_led_status+0xa4>)
 800168c:	f001 fd46 	bl	800311c <HAL_GPIO_WritePin>
	    }
}
 8001690:	bf00      	nop
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40020400 	.word	0x40020400

080016a0 <hal_reset_device>:

void hal_reset_device(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FPC2530_RST_N_GPIO_Port, FPC2530_RST_N_Pin, GPIO_PIN_RESET);
 80016a4:	2200      	movs	r2, #0
 80016a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016aa:	4807      	ldr	r0, [pc, #28]	@ (80016c8 <hal_reset_device+0x28>)
 80016ac:	f001 fd36 	bl	800311c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80016b0:	200a      	movs	r0, #10
 80016b2:	f000 febd 	bl	8002430 <HAL_Delay>
	HAL_GPIO_WritePin(FPC2530_RST_N_GPIO_Port, FPC2530_RST_N_Pin, GPIO_PIN_SET);
 80016b6:	2201      	movs	r2, #1
 80016b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016bc:	4802      	ldr	r0, [pc, #8]	@ (80016c8 <hal_reset_device+0x28>)
 80016be:	f001 fd2d 	bl	800311c <HAL_GPIO_WritePin>
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40021000 	.word	0x40021000

080016cc <hal_set_if_config>:

void hal_set_if_config(hal_if_config_t config)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	71fb      	strb	r3, [r7, #7]
	switch(config) {
 80016d6:	79fb      	ldrb	r3, [r7, #7]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d10c      	bne.n	80016f6 <hal_set_if_config+0x2a>
		case HAL_IF_CONFIG_UART:
			HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_SET);
 80016dc:	2201      	movs	r2, #1
 80016de:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80016e2:	480d      	ldr	r0, [pc, #52]	@ (8001718 <hal_set_if_config+0x4c>)
 80016e4:	f001 fd1a 	bl	800311c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FPC2530_IF_CFG_2_GPIO_Port, FPC2530_IF_CFG_2_Pin, GPIO_PIN_RESET);
 80016e8:	2200      	movs	r2, #0
 80016ea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80016ee:	480b      	ldr	r0, [pc, #44]	@ (800171c <hal_set_if_config+0x50>)
 80016f0:	f001 fd14 	bl	800311c <HAL_GPIO_WritePin>
			break;
 80016f4:	e00c      	b.n	8001710 <hal_set_if_config+0x44>
		case HAL_IF_CONFIG_SPI:
		default:
			HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_RESET);
 80016f6:	2200      	movs	r2, #0
 80016f8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80016fc:	4806      	ldr	r0, [pc, #24]	@ (8001718 <hal_set_if_config+0x4c>)
 80016fe:	f001 fd0d 	bl	800311c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FPC2530_IF_CFG_2_GPIO_Port, FPC2530_IF_CFG_2_Pin, GPIO_PIN_RESET);
 8001702:	2200      	movs	r2, #0
 8001704:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001708:	4804      	ldr	r0, [pc, #16]	@ (800171c <hal_set_if_config+0x50>)
 800170a:	f001 fd07 	bl	800311c <HAL_GPIO_WritePin>
			break;
 800170e:	bf00      	nop
	}
}
 8001710:	bf00      	nop
 8001712:	3708      	adds	r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40021400 	.word	0x40021400
 800171c:	40021000 	.word	0x40021000

08001720 <process_state>:
    .on_identify = on_identify,
    .on_list_templates = on_list_templates
};

static void process_state(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b088      	sub	sp, #32
 8001724:	af00      	add	r7, sp, #0
    app_state_t next_state = app_state;
 8001726:	4b78      	ldr	r3, [pc, #480]	@ (8001908 <process_state+0x1e8>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	77fb      	strb	r3, [r7, #31]

    switch(app_state) {
 800172c:	4b76      	ldr	r3, [pc, #472]	@ (8001908 <process_state+0x1e8>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b06      	cmp	r3, #6
 8001732:	f200 80c8 	bhi.w	80018c6 <process_state+0x1a6>
 8001736:	a201      	add	r2, pc, #4	@ (adr r2, 800173c <process_state+0x1c>)
 8001738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800173c:	08001759 	.word	0x08001759
 8001740:	0800176d 	.word	0x0800176d
 8001744:	08001781 	.word	0x08001781
 8001748:	080017e7 	.word	0x080017e7
 800174c:	08001849 	.word	0x08001849
 8001750:	08001873 	.word	0x08001873
 8001754:	0800189d 	.word	0x0800189d
        case APP_STATE_WAIT_READY:
            if (device_ready) {
 8001758:	4b6c      	ldr	r3, [pc, #432]	@ (800190c <process_state+0x1ec>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2b00      	cmp	r3, #0
 800175e:	f000 80b4 	beq.w	80018ca <process_state+0x1aa>
                next_state = APP_STATE_WAIT_VERSION;
 8001762:	2301      	movs	r3, #1
 8001764:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_version_request();
 8001766:	f7ff f901 	bl	800096c <fpc_cmd_version_request>
            }
            break;
 800176a:	e0ae      	b.n	80018ca <process_state+0x1aa>
        case APP_STATE_WAIT_VERSION:
            if (version_read) {
 800176c:	4b68      	ldr	r3, [pc, #416]	@ (8001910 <process_state+0x1f0>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	f000 80ac 	beq.w	80018ce <process_state+0x1ae>
                next_state = APP_STATE_WAIT_LIST_TEMPLATES;
 8001776:	2302      	movs	r3, #2
 8001778:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_list_templates_request();
 800177a:	f7ff f9b3 	bl	8000ae4 <fpc_cmd_list_templates_request>
            }
            break;
 800177e:	e0a6      	b.n	80018ce <process_state+0x1ae>
        case APP_STATE_WAIT_LIST_TEMPLATES:
            if (list_templates_done) {
 8001780:	4b64      	ldr	r3, [pc, #400]	@ (8001914 <process_state+0x1f4>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2b00      	cmp	r3, #0
 8001786:	f000 80a4 	beq.w	80018d2 <process_state+0x1b2>
                if (n_templates_on_device < N_FINGERS_TO_ENROLL) {
 800178a:	4b63      	ldr	r3, [pc, #396]	@ (8001918 <process_state+0x1f8>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2b01      	cmp	r3, #1
 8001790:	dc18      	bgt.n	80017c4 <process_state+0xa4>
                    fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 8001792:	f244 0345 	movw	r3, #16453	@ 0x4045
 8001796:	833b      	strh	r3, [r7, #24]
 8001798:	2300      	movs	r3, #0
 800179a:	837b      	strh	r3, [r7, #26]
                    n_fingers_to_enroll = N_FINGERS_TO_ENROLL - n_templates_on_device;
 800179c:	4b5e      	ldr	r3, [pc, #376]	@ (8001918 <process_state+0x1f8>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f1c3 0302 	rsb	r3, r3, #2
 80017a4:	4a5d      	ldr	r2, [pc, #372]	@ (800191c <process_state+0x1fc>)
 80017a6:	6013      	str	r3, [r2, #0]
                    fpc_sample_logf("\nStarting enroll %d fingers\r\n", n_fingers_to_enroll);
 80017a8:	4b5c      	ldr	r3, [pc, #368]	@ (800191c <process_state+0x1fc>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4619      	mov	r1, r3
 80017ae:	485c      	ldr	r0, [pc, #368]	@ (8001920 <process_state+0x200>)
 80017b0:	f7fe ff5e 	bl	8000670 <fpc_sample_logf>
                    next_state = APP_STATE_WAIT_ENROLL;
 80017b4:	2303      	movs	r3, #3
 80017b6:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_enroll_request(&id_type);
 80017b8:	f107 0318 	add.w	r3, r7, #24
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff f8ef 	bl	80009a0 <fpc_cmd_enroll_request>
                    fpc_sample_logf("\nStarting identify\r\n");
                    next_state = APP_STATE_WAIT_IDENTIFY;
                    fpc_cmd_identify_request(&id_type, 0);
                }
            }
            break;
 80017c2:	e086      	b.n	80018d2 <process_state+0x1b2>
                    fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 80017c4:	f242 0323 	movw	r3, #8227	@ 0x2023
 80017c8:	82bb      	strh	r3, [r7, #20]
 80017ca:	2300      	movs	r3, #0
 80017cc:	82fb      	strh	r3, [r7, #22]
                    fpc_sample_logf("\nStarting identify\r\n");
 80017ce:	4855      	ldr	r0, [pc, #340]	@ (8001924 <process_state+0x204>)
 80017d0:	f7fe ff4e 	bl	8000670 <fpc_sample_logf>
                    next_state = APP_STATE_WAIT_IDENTIFY;
 80017d4:	2304      	movs	r3, #4
 80017d6:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_identify_request(&id_type, 0);
 80017d8:	f107 0314 	add.w	r3, r7, #20
 80017dc:	2100      	movs	r1, #0
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff f920 	bl	8000a24 <fpc_cmd_identify_request>
            break;
 80017e4:	e075      	b.n	80018d2 <process_state+0x1b2>
        case APP_STATE_WAIT_ENROLL:
            if ((device_state & STATE_ENROLL) == 0) {
 80017e6:	4b50      	ldr	r3, [pc, #320]	@ (8001928 <process_state+0x208>)
 80017e8:	881b      	ldrh	r3, [r3, #0]
 80017ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d171      	bne.n	80018d6 <process_state+0x1b6>
            	fpc_sample_logf("\nEnroll one finger done.\r\n");
 80017f2:	484e      	ldr	r0, [pc, #312]	@ (800192c <process_state+0x20c>)
 80017f4:	f7fe ff3c 	bl	8000670 <fpc_sample_logf>
                n_fingers_to_enroll--;
 80017f8:	4b48      	ldr	r3, [pc, #288]	@ (800191c <process_state+0x1fc>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	3b01      	subs	r3, #1
 80017fe:	4a47      	ldr	r2, [pc, #284]	@ (800191c <process_state+0x1fc>)
 8001800:	6013      	str	r3, [r2, #0]
                if (n_fingers_to_enroll > 0) {
 8001802:	4b46      	ldr	r3, [pc, #280]	@ (800191c <process_state+0x1fc>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2b00      	cmp	r3, #0
 8001808:	dd0d      	ble.n	8001826 <process_state+0x106>
                    fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 800180a:	f244 0345 	movw	r3, #16453	@ 0x4045
 800180e:	823b      	strh	r3, [r7, #16]
 8001810:	2300      	movs	r3, #0
 8001812:	827b      	strh	r3, [r7, #18]
                    fpc_sample_logf("\nStarting enroll\r\n");
 8001814:	4846      	ldr	r0, [pc, #280]	@ (8001930 <process_state+0x210>)
 8001816:	f7fe ff2b 	bl	8000670 <fpc_sample_logf>
                    fpc_cmd_enroll_request(&id_type);
 800181a:	f107 0310 	add.w	r3, r7, #16
 800181e:	4618      	mov	r0, r3
 8001820:	f7ff f8be 	bl	80009a0 <fpc_cmd_enroll_request>
                    fpc_sample_logf("\nStarting identify\r\n");
                    next_state = APP_STATE_WAIT_IDENTIFY;
                    fpc_cmd_identify_request(&id_type, 0);
                }
            }
            break;
 8001824:	e057      	b.n	80018d6 <process_state+0x1b6>
                    fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 8001826:	f242 0323 	movw	r3, #8227	@ 0x2023
 800182a:	81bb      	strh	r3, [r7, #12]
 800182c:	2300      	movs	r3, #0
 800182e:	81fb      	strh	r3, [r7, #14]
                    fpc_sample_logf("\nStarting identify\r\n");
 8001830:	483c      	ldr	r0, [pc, #240]	@ (8001924 <process_state+0x204>)
 8001832:	f7fe ff1d 	bl	8000670 <fpc_sample_logf>
                    next_state = APP_STATE_WAIT_IDENTIFY;
 8001836:	2304      	movs	r3, #4
 8001838:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_identify_request(&id_type, 0);
 800183a:	f107 030c 	add.w	r3, r7, #12
 800183e:	2100      	movs	r1, #0
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff f8ef 	bl	8000a24 <fpc_cmd_identify_request>
            break;
 8001846:	e046      	b.n	80018d6 <process_state+0x1b6>
        case APP_STATE_WAIT_IDENTIFY:
            if ((device_state & STATE_IDENTIFY) == 0) {
 8001848:	4b37      	ldr	r3, [pc, #220]	@ (8001928 <process_state+0x208>)
 800184a:	881b      	ldrh	r3, [r3, #0]
 800184c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d142      	bne.n	80018da <process_state+0x1ba>
                fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 8001854:	f242 0323 	movw	r3, #8227	@ 0x2023
 8001858:	813b      	strh	r3, [r7, #8]
 800185a:	2300      	movs	r3, #0
 800185c:	817b      	strh	r3, [r7, #10]
                HAL_Delay(100);
 800185e:	2064      	movs	r0, #100	@ 0x64
 8001860:	f000 fde6 	bl	8002430 <HAL_Delay>
                fpc_cmd_identify_request(&id_type, 0);
 8001864:	f107 0308 	add.w	r3, r7, #8
 8001868:	2100      	movs	r1, #0
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff f8da 	bl	8000a24 <fpc_cmd_identify_request>
            }
            break;
 8001870:	e033      	b.n	80018da <process_state+0x1ba>
        case APP_STATE_WAIT_ABORT:
            if ((device_state & (STATE_ENROLL | STATE_IDENTIFY)) == 0) {
 8001872:	4b2d      	ldr	r3, [pc, #180]	@ (8001928 <process_state+0x208>)
 8001874:	881b      	ldrh	r3, [r3, #0]
 8001876:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d12f      	bne.n	80018de <process_state+0x1be>
                fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 800187e:	f242 0323 	movw	r3, #8227	@ 0x2023
 8001882:	80bb      	strh	r3, [r7, #4]
 8001884:	2300      	movs	r3, #0
 8001886:	80fb      	strh	r3, [r7, #6]
                fpc_sample_logf("\nDeleting templates.\r\n");
 8001888:	482a      	ldr	r0, [pc, #168]	@ (8001934 <process_state+0x214>)
 800188a:	f7fe fef1 	bl	8000670 <fpc_sample_logf>
                next_state = APP_STATE_WAIT_DELETE_TEMPLATES;
 800188e:	2306      	movs	r3, #6
 8001890:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_delete_template_request(&id_type);
 8001892:	1d3b      	adds	r3, r7, #4
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff f93f 	bl	8000b18 <fpc_cmd_delete_template_request>
            }
            break;
 800189a:	e020      	b.n	80018de <process_state+0x1be>
        // Will run after next status event is received in response to delete template request.
        case APP_STATE_WAIT_DELETE_TEMPLATES:
        {
            fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 800189c:	f244 0345 	movw	r3, #16453	@ 0x4045
 80018a0:	803b      	strh	r3, [r7, #0]
 80018a2:	2300      	movs	r3, #0
 80018a4:	807b      	strh	r3, [r7, #2]
            n_fingers_to_enroll = N_FINGERS_TO_ENROLL;
 80018a6:	4b1d      	ldr	r3, [pc, #116]	@ (800191c <process_state+0x1fc>)
 80018a8:	2202      	movs	r2, #2
 80018aa:	601a      	str	r2, [r3, #0]
            hal_set_led_status(HAL_LED_STATUS_WAITTOUCH);
 80018ac:	2003      	movs	r0, #3
 80018ae:	f7ff fea3 	bl	80015f8 <hal_set_led_status>
            fpc_sample_logf("\nStarting enroll.\r\n");
 80018b2:	4821      	ldr	r0, [pc, #132]	@ (8001938 <process_state+0x218>)
 80018b4:	f7fe fedc 	bl	8000670 <fpc_sample_logf>
            next_state = APP_STATE_WAIT_ENROLL;
 80018b8:	2303      	movs	r3, #3
 80018ba:	77fb      	strb	r3, [r7, #31]
            fpc_cmd_enroll_request(&id_type);
 80018bc:	463b      	mov	r3, r7
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff f86e 	bl	80009a0 <fpc_cmd_enroll_request>
            break;
 80018c4:	e00c      	b.n	80018e0 <process_state+0x1c0>
        }
        default:
            break;
 80018c6:	bf00      	nop
 80018c8:	e00a      	b.n	80018e0 <process_state+0x1c0>
            break;
 80018ca:	bf00      	nop
 80018cc:	e008      	b.n	80018e0 <process_state+0x1c0>
            break;
 80018ce:	bf00      	nop
 80018d0:	e006      	b.n	80018e0 <process_state+0x1c0>
            break;
 80018d2:	bf00      	nop
 80018d4:	e004      	b.n	80018e0 <process_state+0x1c0>
            break;
 80018d6:	bf00      	nop
 80018d8:	e002      	b.n	80018e0 <process_state+0x1c0>
            break;
 80018da:	bf00      	nop
 80018dc:	e000      	b.n	80018e0 <process_state+0x1c0>
            break;
 80018de:	bf00      	nop
    }

    if (next_state != app_state) {
 80018e0:	4b09      	ldr	r3, [pc, #36]	@ (8001908 <process_state+0x1e8>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	7ffa      	ldrb	r2, [r7, #31]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d00a      	beq.n	8001900 <process_state+0x1e0>
    	fpc_sample_logf("State transition %d -> %d\r\n", app_state, next_state);
 80018ea:	4b07      	ldr	r3, [pc, #28]	@ (8001908 <process_state+0x1e8>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	4619      	mov	r1, r3
 80018f0:	7ffb      	ldrb	r3, [r7, #31]
 80018f2:	461a      	mov	r2, r3
 80018f4:	4811      	ldr	r0, [pc, #68]	@ (800193c <process_state+0x21c>)
 80018f6:	f7fe febb 	bl	8000670 <fpc_sample_logf>
        app_state = next_state;
 80018fa:	4a03      	ldr	r2, [pc, #12]	@ (8001908 <process_state+0x1e8>)
 80018fc:	7ffb      	ldrb	r3, [r7, #31]
 80018fe:	7013      	strb	r3, [r2, #0]
    }
}
 8001900:	bf00      	nop
 8001902:	3720      	adds	r7, #32
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	200000b8 	.word	0x200000b8
 800190c:	200000bc 	.word	0x200000bc
 8001910:	200000c0 	.word	0x200000c0
 8001914:	200000c4 	.word	0x200000c4
 8001918:	200000cc 	.word	0x200000cc
 800191c:	20000000 	.word	0x20000000
 8001920:	080062ec 	.word	0x080062ec
 8001924:	0800630c 	.word	0x0800630c
 8001928:	200000c8 	.word	0x200000c8
 800192c:	08006324 	.word	0x08006324
 8001930:	08006340 	.word	0x08006340
 8001934:	08006354 	.word	0x08006354
 8001938:	0800636c 	.word	0x0800636c
 800193c:	08006380 	.word	0x08006380

08001940 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
  fpc_result_t result;
  fpc_host_sample_init((fpc_cmd_callbacks_t*)&cmd_cb);
 8001946:	4823      	ldr	r0, [pc, #140]	@ (80019d4 <main+0x94>)
 8001948:	f7ff fdd0 	bl	80014ec <fpc_host_sample_init>
  fpc_hal_init();
 800194c:	f7fe fe20 	bl	8000590 <fpc_hal_init>

  HAL_Init();
 8001950:	f000 fcfc 	bl	800234c <HAL_Init>
  SystemClock_Config();
 8001954:	f000 f8e6 	bl	8001b24 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001958:	f000 fa10 	bl	8001d7c <MX_GPIO_Init>
  MX_DMA_Init();
 800195c:	f000 f9ee 	bl	8001d3c <MX_DMA_Init>
  MX_SPI1_Init();
 8001960:	f000 f94a 	bl	8001bf8 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8001964:	f000 f97e 	bl	8001c64 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001968:	f000 f9a6 	bl	8001cb8 <MX_USART6_UART_Init>

  hal_reset_device();
 800196c:	f7ff fe98 	bl	80016a0 <hal_reset_device>
  fpc_sample_logf("\nFPC2532 example app (UART)\r\n\n");
 8001970:	4819      	ldr	r0, [pc, #100]	@ (80019d8 <main+0x98>)
 8001972:	f7fe fe7d 	bl	8000670 <fpc_sample_logf>
  HAL_Delay(200);
 8001976:	20c8      	movs	r0, #200	@ 0xc8
 8001978:	f000 fd5a 	bl	8002430 <HAL_Delay>

  // Run through supported commands
  while (1)
  {
	// Wait for device IRQ or button
	fpc_hal_wfi();
 800197c:	f7fe fe6e 	bl	800065c <fpc_hal_wfi>

	if (hal_check_button_pressed() > 200) {
 8001980:	f7ff fdd2 	bl	8001528 <hal_check_button_pressed>
 8001984:	4603      	mov	r3, r0
 8001986:	2bc8      	cmp	r3, #200	@ 0xc8
 8001988:	d907      	bls.n	800199a <main+0x5a>
		fpc_sample_logf("\nButton pressed\r\n");
 800198a:	4814      	ldr	r0, [pc, #80]	@ (80019dc <main+0x9c>)
 800198c:	f7fe fe70 	bl	8000670 <fpc_sample_logf>
		app_state = APP_STATE_WAIT_ABORT;
 8001990:	4b13      	ldr	r3, [pc, #76]	@ (80019e0 <main+0xa0>)
 8001992:	2205      	movs	r2, #5
 8001994:	701a      	strb	r2, [r3, #0]
		fpc_cmd_abort();
 8001996:	f7ff f88b 	bl	8000ab0 <fpc_cmd_abort>
	}

	if (fpc_hal_data_available()) {
 800199a:	f7fe fe4b 	bl	8000634 <fpc_hal_data_available>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d0eb      	beq.n	800197c <main+0x3c>
		result = fpc_host_sample_handle_rx_data();
 80019a4:	f7ff fd3e 	bl	8001424 <fpc_host_sample_handle_rx_data>
 80019a8:	4603      	mov	r3, r0
 80019aa:	80fb      	strh	r3, [r7, #6]
		if (result != FPC_RESULT_OK && result != FPC_PENDING_OPERATION) {
 80019ac:	88fb      	ldrh	r3, [r7, #6]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d00c      	beq.n	80019cc <main+0x8c>
 80019b2:	88fb      	ldrh	r3, [r7, #6]
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d009      	beq.n	80019cc <main+0x8c>
			fpc_sample_logf("Bad incoming data (%d). Wait and try again in some sec\r\n", result);
 80019b8:	88fb      	ldrh	r3, [r7, #6]
 80019ba:	4619      	mov	r1, r3
 80019bc:	4809      	ldr	r0, [pc, #36]	@ (80019e4 <main+0xa4>)
 80019be:	f7fe fe57 	bl	8000670 <fpc_sample_logf>
			HAL_Delay(100);
 80019c2:	2064      	movs	r0, #100	@ 0x64
 80019c4:	f000 fd34 	bl	8002430 <HAL_Delay>
			uart6_host_rx_data_clear();
 80019c8:	f000 f9a0 	bl	8001d0c <uart6_host_rx_data_clear>
		}
		process_state();
 80019cc:	f7ff fea8 	bl	8001720 <process_state>
	fpc_hal_wfi();
 80019d0:	e7d4      	b.n	800197c <main+0x3c>
 80019d2:	bf00      	nop
 80019d4:	080064b8 	.word	0x080064b8
 80019d8:	0800639c 	.word	0x0800639c
 80019dc:	080063bc 	.word	0x080063bc
 80019e0:	200000b8 	.word	0x200000b8
 80019e4:	080063d0 	.word	0x080063d0

080019e8 <on_error>:
  }
}

/* Command callbacks */
void on_error(uint16_t error)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	80fb      	strh	r3, [r7, #6]
	hal_set_led_status(HAL_LED_STATUS_ERROR);
 80019f2:	2006      	movs	r0, #6
 80019f4:	f7ff fe00 	bl	80015f8 <hal_set_led_status>
	fpc_sample_logf("Got error %d.\r\n", error);
 80019f8:	88fb      	ldrh	r3, [r7, #6]
 80019fa:	4619      	mov	r1, r3
 80019fc:	4804      	ldr	r0, [pc, #16]	@ (8001a10 <on_error+0x28>)
 80019fe:	f7fe fe37 	bl	8000670 <fpc_sample_logf>
	quit = 1;
 8001a02:	4b04      	ldr	r3, [pc, #16]	@ (8001a14 <on_error+0x2c>)
 8001a04:	2201      	movs	r2, #1
 8001a06:	601a      	str	r2, [r3, #0]
}
 8001a08:	bf00      	nop
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	0800640c 	.word	0x0800640c
 8001a14:	200000b4 	.word	0x200000b4

08001a18 <on_status>:

void on_status(uint16_t event, uint16_t state)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	460a      	mov	r2, r1
 8001a22:	80fb      	strh	r3, [r7, #6]
 8001a24:	4613      	mov	r3, r2
 8001a26:	80bb      	strh	r3, [r7, #4]
	if (state & STATE_APP_FW_READY) {
 8001a28:	88bb      	ldrh	r3, [r7, #4]
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d002      	beq.n	8001a38 <on_status+0x20>
		device_ready = 1;
 8001a32:	4b06      	ldr	r3, [pc, #24]	@ (8001a4c <on_status+0x34>)
 8001a34:	2201      	movs	r2, #1
 8001a36:	601a      	str	r2, [r3, #0]
	}
	device_state = state;
 8001a38:	4a05      	ldr	r2, [pc, #20]	@ (8001a50 <on_status+0x38>)
 8001a3a:	88bb      	ldrh	r3, [r7, #4]
 8001a3c:	8013      	strh	r3, [r2, #0]
}
 8001a3e:	bf00      	nop
 8001a40:	370c      	adds	r7, #12
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	200000bc 	.word	0x200000bc
 8001a50:	200000c8 	.word	0x200000c8

08001a54 <on_version>:

void on_version(char* version)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
	fpc_sample_logf("Got version: %s\r\n", version);
 8001a5c:	6879      	ldr	r1, [r7, #4]
 8001a5e:	4805      	ldr	r0, [pc, #20]	@ (8001a74 <on_version+0x20>)
 8001a60:	f7fe fe06 	bl	8000670 <fpc_sample_logf>
	version_read = 1;
 8001a64:	4b04      	ldr	r3, [pc, #16]	@ (8001a78 <on_version+0x24>)
 8001a66:	2201      	movs	r2, #1
 8001a68:	601a      	str	r2, [r3, #0]
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	0800641c 	.word	0x0800641c
 8001a78:	200000c0 	.word	0x200000c0

08001a7c <on_enroll>:

void on_enroll(uint8_t feedback, uint8_t samples_remaining)
{
 8001a7c:	b590      	push	{r4, r7, lr}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	460a      	mov	r2, r1
 8001a86:	71fb      	strb	r3, [r7, #7]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	71bb      	strb	r3, [r7, #6]
	extern char *get_enroll_feedback_str_(uint8_t feedback);
	fpc_sample_logf("Enroll samples remaining: %d, feedback: %s (%d)\r\n", samples_remaining,
 8001a8c:	79bc      	ldrb	r4, [r7, #6]
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7fe fe91 	bl	80007b8 <get_enroll_feedback_str_>
 8001a96:	4602      	mov	r2, r0
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	4621      	mov	r1, r4
 8001a9c:	4803      	ldr	r0, [pc, #12]	@ (8001aac <on_enroll+0x30>)
 8001a9e:	f7fe fde7 	bl	8000670 <fpc_sample_logf>
			get_enroll_feedback_str_(feedback), feedback);
}
 8001aa2:	bf00      	nop
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd90      	pop	{r4, r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	08006430 	.word	0x08006430

08001ab0 <on_identify>:

void on_identify(int is_match, uint16_t id)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	460b      	mov	r3, r1
 8001aba:	807b      	strh	r3, [r7, #2]
	if (is_match) {
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d008      	beq.n	8001ad4 <on_identify+0x24>
		hal_set_led_status(HAL_LED_STATUS_MATCH);
 8001ac2:	2001      	movs	r0, #1
 8001ac4:	f7ff fd98 	bl	80015f8 <hal_set_led_status>
		fpc_sample_logf("Identify match on id %d\r\n", id);
 8001ac8:	887b      	ldrh	r3, [r7, #2]
 8001aca:	4619      	mov	r1, r3
 8001acc:	4806      	ldr	r0, [pc, #24]	@ (8001ae8 <on_identify+0x38>)
 8001ace:	f7fe fdcf 	bl	8000670 <fpc_sample_logf>
    }
    else {
	    hal_set_led_status(HAL_LED_STATUS_NO_MATCH);
	    fpc_sample_logf("Identify no match\r\n");
    }
}
 8001ad2:	e005      	b.n	8001ae0 <on_identify+0x30>
	    hal_set_led_status(HAL_LED_STATUS_NO_MATCH);
 8001ad4:	2002      	movs	r0, #2
 8001ad6:	f7ff fd8f 	bl	80015f8 <hal_set_led_status>
	    fpc_sample_logf("Identify no match\r\n");
 8001ada:	4804      	ldr	r0, [pc, #16]	@ (8001aec <on_identify+0x3c>)
 8001adc:	f7fe fdc8 	bl	8000670 <fpc_sample_logf>
}
 8001ae0:	bf00      	nop
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	08006464 	.word	0x08006464
 8001aec:	08006480 	.word	0x08006480

08001af0 <on_list_templates>:

void on_list_templates(int num_templates, uint16_t *template_ids)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
    fpc_sample_logf("Found %d template(s) on device\r\n", num_templates);
 8001afa:	6879      	ldr	r1, [r7, #4]
 8001afc:	4806      	ldr	r0, [pc, #24]	@ (8001b18 <on_list_templates+0x28>)
 8001afe:	f7fe fdb7 	bl	8000670 <fpc_sample_logf>

    list_templates_done = 1;
 8001b02:	4b06      	ldr	r3, [pc, #24]	@ (8001b1c <on_list_templates+0x2c>)
 8001b04:	2201      	movs	r2, #1
 8001b06:	601a      	str	r2, [r3, #0]
    n_templates_on_device = num_templates;
 8001b08:	4a05      	ldr	r2, [pc, #20]	@ (8001b20 <on_list_templates+0x30>)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6013      	str	r3, [r2, #0]
}
 8001b0e:	bf00      	nop
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	08006494 	.word	0x08006494
 8001b1c:	200000c4 	.word	0x200000c4
 8001b20:	200000cc 	.word	0x200000cc

08001b24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b094      	sub	sp, #80	@ 0x50
 8001b28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b2a:	f107 0320 	add.w	r3, r7, #32
 8001b2e:	2230      	movs	r2, #48	@ 0x30
 8001b30:	2100      	movs	r1, #0
 8001b32:	4618      	mov	r0, r3
 8001b34:	f003 f9c6 	bl	8004ec4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b38:	f107 030c 	add.w	r3, r7, #12
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	609a      	str	r2, [r3, #8]
 8001b44:	60da      	str	r2, [r3, #12]
 8001b46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b48:	2300      	movs	r3, #0
 8001b4a:	60bb      	str	r3, [r7, #8]
 8001b4c:	4b28      	ldr	r3, [pc, #160]	@ (8001bf0 <SystemClock_Config+0xcc>)
 8001b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b50:	4a27      	ldr	r2, [pc, #156]	@ (8001bf0 <SystemClock_Config+0xcc>)
 8001b52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b56:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b58:	4b25      	ldr	r3, [pc, #148]	@ (8001bf0 <SystemClock_Config+0xcc>)
 8001b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b60:	60bb      	str	r3, [r7, #8]
 8001b62:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001b64:	2300      	movs	r3, #0
 8001b66:	607b      	str	r3, [r7, #4]
 8001b68:	4b22      	ldr	r3, [pc, #136]	@ (8001bf4 <SystemClock_Config+0xd0>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001b70:	4a20      	ldr	r2, [pc, #128]	@ (8001bf4 <SystemClock_Config+0xd0>)
 8001b72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b76:	6013      	str	r3, [r2, #0]
 8001b78:	4b1e      	ldr	r3, [pc, #120]	@ (8001bf4 <SystemClock_Config+0xd0>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b80:	607b      	str	r3, [r7, #4]
 8001b82:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b84:	2302      	movs	r3, #2
 8001b86:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b8c:	2310      	movs	r3, #16
 8001b8e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b90:	2302      	movs	r3, #2
 8001b92:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b94:	2300      	movs	r3, #0
 8001b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b98:	2308      	movs	r3, #8
 8001b9a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001b9c:	2360      	movs	r3, #96	@ 0x60
 8001b9e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ba4:	2304      	movs	r3, #4
 8001ba6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ba8:	f107 0320 	add.w	r3, r7, #32
 8001bac:	4618      	mov	r0, r3
 8001bae:	f001 fb01 	bl	80031b4 <HAL_RCC_OscConfig>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001bb8:	f000 f9d6 	bl	8001f68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bbc:	230f      	movs	r3, #15
 8001bbe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001bc4:	2380      	movs	r3, #128	@ 0x80
 8001bc6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bcc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001bd2:	f107 030c 	add.w	r3, r7, #12
 8001bd6:	2101      	movs	r1, #1
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f001 fd63 	bl	80036a4 <HAL_RCC_ClockConfig>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001be4:	f000 f9c0 	bl	8001f68 <Error_Handler>
  }
}
 8001be8:	bf00      	nop
 8001bea:	3750      	adds	r7, #80	@ 0x50
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40007000 	.word	0x40007000

08001bf8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001bfc:	4b17      	ldr	r3, [pc, #92]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001bfe:	4a18      	ldr	r2, [pc, #96]	@ (8001c60 <MX_SPI1_Init+0x68>)
 8001c00:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c02:	4b16      	ldr	r3, [pc, #88]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c04:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c08:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c0a:	4b14      	ldr	r3, [pc, #80]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c10:	4b12      	ldr	r3, [pc, #72]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c16:	4b11      	ldr	r3, [pc, #68]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c22:	4b0e      	ldr	r3, [pc, #56]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c28:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c30:	4b0a      	ldr	r3, [pc, #40]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c36:	4b09      	ldr	r3, [pc, #36]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c3c:	4b07      	ldr	r3, [pc, #28]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001c42:	4b06      	ldr	r3, [pc, #24]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c44:	220a      	movs	r2, #10
 8001c46:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c48:	4804      	ldr	r0, [pc, #16]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c4a:	f001 ff0b 	bl	8003a64 <HAL_SPI_Init>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001c54:	f000 f988 	bl	8001f68 <Error_Handler>
  }
}
 8001c58:	bf00      	nop
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	200000d0 	.word	0x200000d0
 8001c60:	40013000 	.word	0x40013000

08001c64 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8001c68:	4b11      	ldr	r3, [pc, #68]	@ (8001cb0 <MX_USART3_UART_Init+0x4c>)
 8001c6a:	4a12      	ldr	r2, [pc, #72]	@ (8001cb4 <MX_USART3_UART_Init+0x50>)
 8001c6c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001c6e:	4b10      	ldr	r3, [pc, #64]	@ (8001cb0 <MX_USART3_UART_Init+0x4c>)
 8001c70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c74:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c76:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb0 <MX_USART3_UART_Init+0x4c>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb0 <MX_USART3_UART_Init+0x4c>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c82:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb0 <MX_USART3_UART_Init+0x4c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c88:	4b09      	ldr	r3, [pc, #36]	@ (8001cb0 <MX_USART3_UART_Init+0x4c>)
 8001c8a:	220c      	movs	r2, #12
 8001c8c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c8e:	4b08      	ldr	r3, [pc, #32]	@ (8001cb0 <MX_USART3_UART_Init+0x4c>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c94:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <MX_USART3_UART_Init+0x4c>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c9a:	4805      	ldr	r0, [pc, #20]	@ (8001cb0 <MX_USART3_UART_Init+0x4c>)
 8001c9c:	f001 ff6b 	bl	8003b76 <HAL_UART_Init>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001ca6:	f000 f95f 	bl	8001f68 <Error_Handler>
  }
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20000128 	.word	0x20000128
 8001cb4:	40004800 	.word	0x40004800

08001cb8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  huart6.Instance = USART6;
 8001cbc:	4b11      	ldr	r3, [pc, #68]	@ (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001cbe:	4a12      	ldr	r2, [pc, #72]	@ (8001d08 <MX_USART6_UART_Init+0x50>)
 8001cc0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 921600;
 8001cc2:	4b10      	ldr	r3, [pc, #64]	@ (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001cc4:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8001cc8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001cca:	4b0e      	ldr	r3, [pc, #56]	@ (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001cdc:	4b09      	ldr	r3, [pc, #36]	@ (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001cde:	220c      	movs	r2, #12
 8001ce0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ce2:	4b08      	ldr	r3, [pc, #32]	@ (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce8:	4b06      	ldr	r3, [pc, #24]	@ (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001cee:	4805      	ldr	r0, [pc, #20]	@ (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001cf0:	f001 ff41 	bl	8003b76 <HAL_UART_Init>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001cfa:	f000 f935 	bl	8001f68 <Error_Handler>
  }
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000170 	.word	0x20000170
 8001d08:	40011400 	.word	0x40011400

08001d0c <uart6_host_rx_data_clear>:

void uart6_host_rx_data_clear()
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
	uint8_t temp;
	while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE)) {
 8001d12:	e003      	b.n	8001d1c <uart6_host_rx_data_clear+0x10>
		temp = (uint8_t)(huart6.Instance->DR & 0x00FF);
 8001d14:	4b08      	ldr	r3, [pc, #32]	@ (8001d38 <uart6_host_rx_data_clear+0x2c>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	71fb      	strb	r3, [r7, #7]
	while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE)) {
 8001d1c:	4b06      	ldr	r3, [pc, #24]	@ (8001d38 <uart6_host_rx_data_clear+0x2c>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0320 	and.w	r3, r3, #32
 8001d26:	2b20      	cmp	r3, #32
 8001d28:	d0f4      	beq.n	8001d14 <uart6_host_rx_data_clear+0x8>
		(void)temp; // Annule le warning "set but not used"
	}
}
 8001d2a:	bf00      	nop
 8001d2c:	bf00      	nop
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr
 8001d38:	20000170 	.word	0x20000170

08001d3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001d42:	2300      	movs	r3, #0
 8001d44:	607b      	str	r3, [r7, #4]
 8001d46:	4b0c      	ldr	r3, [pc, #48]	@ (8001d78 <MX_DMA_Init+0x3c>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4a:	4a0b      	ldr	r2, [pc, #44]	@ (8001d78 <MX_DMA_Init+0x3c>)
 8001d4c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d52:	4b09      	ldr	r3, [pc, #36]	@ (8001d78 <MX_DMA_Init+0x3c>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d5a:	607b      	str	r3, [r7, #4]
 8001d5c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001d5e:	2200      	movs	r2, #0
 8001d60:	2100      	movs	r1, #0
 8001d62:	2039      	movs	r0, #57	@ 0x39
 8001d64:	f000 fc63 	bl	800262e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001d68:	2039      	movs	r0, #57	@ 0x39
 8001d6a:	f000 fc7c 	bl	8002666 <HAL_NVIC_EnableIRQ>

}
 8001d6e:	bf00      	nop
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40023800 	.word	0x40023800

08001d7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08c      	sub	sp, #48	@ 0x30
 8001d80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d82:	f107 031c 	add.w	r3, r7, #28
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	605a      	str	r2, [r3, #4]
 8001d8c:	609a      	str	r2, [r3, #8]
 8001d8e:	60da      	str	r2, [r3, #12]
 8001d90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d92:	2300      	movs	r3, #0
 8001d94:	61bb      	str	r3, [r7, #24]
 8001d96:	4b6e      	ldr	r3, [pc, #440]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9a:	4a6d      	ldr	r2, [pc, #436]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001d9c:	f043 0304 	orr.w	r3, r3, #4
 8001da0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001da2:	4b6b      	ldr	r3, [pc, #428]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da6:	f003 0304 	and.w	r3, r3, #4
 8001daa:	61bb      	str	r3, [r7, #24]
 8001dac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dae:	2300      	movs	r3, #0
 8001db0:	617b      	str	r3, [r7, #20]
 8001db2:	4b67      	ldr	r3, [pc, #412]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db6:	4a66      	ldr	r2, [pc, #408]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001db8:	f043 0301 	orr.w	r3, r3, #1
 8001dbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dbe:	4b64      	ldr	r3, [pc, #400]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	617b      	str	r3, [r7, #20]
 8001dc8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001dca:	2300      	movs	r3, #0
 8001dcc:	613b      	str	r3, [r7, #16]
 8001dce:	4b60      	ldr	r3, [pc, #384]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd2:	4a5f      	ldr	r2, [pc, #380]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001dd4:	f043 0320 	orr.w	r3, r3, #32
 8001dd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dda:	4b5d      	ldr	r3, [pc, #372]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	f003 0320 	and.w	r3, r3, #32
 8001de2:	613b      	str	r3, [r7, #16]
 8001de4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001de6:	2300      	movs	r3, #0
 8001de8:	60fb      	str	r3, [r7, #12]
 8001dea:	4b59      	ldr	r3, [pc, #356]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dee:	4a58      	ldr	r2, [pc, #352]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001df0:	f043 0310 	orr.w	r3, r3, #16
 8001df4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001df6:	4b56      	ldr	r3, [pc, #344]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfa:	f003 0310 	and.w	r3, r3, #16
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	60bb      	str	r3, [r7, #8]
 8001e06:	4b52      	ldr	r3, [pc, #328]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0a:	4a51      	ldr	r2, [pc, #324]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001e0c:	f043 0302 	orr.w	r3, r3, #2
 8001e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e12:	4b4f      	ldr	r3, [pc, #316]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e16:	f003 0302 	and.w	r3, r3, #2
 8001e1a:	60bb      	str	r3, [r7, #8]
 8001e1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	607b      	str	r3, [r7, #4]
 8001e22:	4b4b      	ldr	r3, [pc, #300]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e26:	4a4a      	ldr	r2, [pc, #296]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001e28:	f043 0308 	orr.w	r3, r3, #8
 8001e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e2e:	4b48      	ldr	r3, [pc, #288]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	f003 0308 	and.w	r3, r3, #8
 8001e36:	607b      	str	r3, [r7, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	603b      	str	r3, [r7, #0]
 8001e3e:	4b44      	ldr	r3, [pc, #272]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e42:	4a43      	ldr	r2, [pc, #268]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001e44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e4a:	4b41      	ldr	r3, [pc, #260]	@ (8001f50 <MX_GPIO_Init+0x1d4>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e52:	603b      	str	r3, [r7, #0]
 8001e54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_SET);
 8001e56:	2201      	movs	r2, #1
 8001e58:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e5c:	483d      	ldr	r0, [pc, #244]	@ (8001f54 <MX_GPIO_Init+0x1d8>)
 8001e5e:	f001 f95d 	bl	800311c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, FPC2530_IF_CFG_2_Pin|FPC2530_RST_N_Pin, GPIO_PIN_RESET);
 8001e62:	2200      	movs	r2, #0
 8001e64:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 8001e68:	483b      	ldr	r0, [pc, #236]	@ (8001f58 <MX_GPIO_Init+0x1dc>)
 8001e6a:	f001 f957 	bl	800311c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED2_Pin, GPIO_PIN_RESET);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8001e74:	4839      	ldr	r0, [pc, #228]	@ (8001f5c <MX_GPIO_Init+0x1e0>)
 8001e76:	f001 f951 	bl	800311c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_SET);
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e80:	4837      	ldr	r0, [pc, #220]	@ (8001f60 <MX_GPIO_Init+0x1e4>)
 8001e82:	f001 f94b 	bl	800311c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8001e86:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001e8c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001e90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e92:	2300      	movs	r3, #0
 8001e94:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001e96:	f107 031c 	add.w	r3, r7, #28
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4831      	ldr	r0, [pc, #196]	@ (8001f64 <MX_GPIO_Init+0x1e8>)
 8001e9e:	f000 ff79 	bl	8002d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_IF_CFG_1_Pin */
  GPIO_InitStruct.Pin = FPC2530_IF_CFG_1_Pin;
 8001ea2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ea6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FPC2530_IF_CFG_1_GPIO_Port, &GPIO_InitStruct);
 8001eb4:	f107 031c 	add.w	r3, r7, #28
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4826      	ldr	r0, [pc, #152]	@ (8001f54 <MX_GPIO_Init+0x1d8>)
 8001ebc:	f000 ff6a 	bl	8002d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_IRQ_Pin */
  GPIO_InitStruct.Pin = FPC2530_IRQ_Pin;
 8001ec0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ec4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ec6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001eca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(FPC2530_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001ed0:	f107 031c 	add.w	r3, r7, #28
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	481f      	ldr	r0, [pc, #124]	@ (8001f54 <MX_GPIO_Init+0x1d8>)
 8001ed8:	f000 ff5c 	bl	8002d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : FPC2530_IF_CFG_2_Pin FPC2530_RST_N_Pin */
  GPIO_InitStruct.Pin = FPC2530_IF_CFG_2_Pin|FPC2530_RST_N_Pin;
 8001edc:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001ee0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eea:	2300      	movs	r3, #0
 8001eec:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001eee:	f107 031c 	add.w	r3, r7, #28
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4818      	ldr	r0, [pc, #96]	@ (8001f58 <MX_GPIO_Init+0x1dc>)
 8001ef6:	f000 ff4d 	bl	8002d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin;
 8001efa:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8001efe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f00:	2301      	movs	r3, #1
 8001f02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f04:	2300      	movs	r3, #0
 8001f06:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f0c:	f107 031c 	add.w	r3, r7, #28
 8001f10:	4619      	mov	r1, r3
 8001f12:	4812      	ldr	r0, [pc, #72]	@ (8001f5c <MX_GPIO_Init+0x1e0>)
 8001f14:	f000 ff3e 	bl	8002d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_CS_N_Pin */
  GPIO_InitStruct.Pin = FPC2530_CS_N_Pin;
 8001f18:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f22:	2300      	movs	r3, #0
 8001f24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f26:	2300      	movs	r3, #0
 8001f28:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FPC2530_CS_N_GPIO_Port, &GPIO_InitStruct);
 8001f2a:	f107 031c 	add.w	r3, r7, #28
 8001f2e:	4619      	mov	r1, r3
 8001f30:	480b      	ldr	r0, [pc, #44]	@ (8001f60 <MX_GPIO_Init+0x1e4>)
 8001f32:	f000 ff2f 	bl	8002d94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001f36:	2200      	movs	r2, #0
 8001f38:	2100      	movs	r1, #0
 8001f3a:	2028      	movs	r0, #40	@ 0x28
 8001f3c:	f000 fb77 	bl	800262e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001f40:	2028      	movs	r0, #40	@ 0x28
 8001f42:	f000 fb90 	bl	8002666 <HAL_NVIC_EnableIRQ>
}
 8001f46:	bf00      	nop
 8001f48:	3730      	adds	r7, #48	@ 0x30
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	40023800 	.word	0x40023800
 8001f54:	40021400 	.word	0x40021400
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	40020400 	.word	0x40020400
 8001f60:	40020c00 	.word	0x40020c00
 8001f64:	40020800 	.word	0x40020800

08001f68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f6c:	b672      	cpsid	i
}
 8001f6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f70:	bf00      	nop
 8001f72:	e7fd      	b.n	8001f70 <Error_Handler+0x8>

08001f74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	607b      	str	r3, [r7, #4]
 8001f7e:	4b10      	ldr	r3, [pc, #64]	@ (8001fc0 <HAL_MspInit+0x4c>)
 8001f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f82:	4a0f      	ldr	r2, [pc, #60]	@ (8001fc0 <HAL_MspInit+0x4c>)
 8001f84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f88:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc0 <HAL_MspInit+0x4c>)
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f92:	607b      	str	r3, [r7, #4]
 8001f94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	603b      	str	r3, [r7, #0]
 8001f9a:	4b09      	ldr	r3, [pc, #36]	@ (8001fc0 <HAL_MspInit+0x4c>)
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9e:	4a08      	ldr	r2, [pc, #32]	@ (8001fc0 <HAL_MspInit+0x4c>)
 8001fa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fa6:	4b06      	ldr	r3, [pc, #24]	@ (8001fc0 <HAL_MspInit+0x4c>)
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001faa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fae:	603b      	str	r3, [r7, #0]
 8001fb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fb2:	bf00      	nop
 8001fb4:	370c      	adds	r7, #12
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	40023800 	.word	0x40023800

08001fc4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08a      	sub	sp, #40	@ 0x28
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fcc:	f107 0314 	add.w	r3, r7, #20
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
 8001fd4:	605a      	str	r2, [r3, #4]
 8001fd6:	609a      	str	r2, [r3, #8]
 8001fd8:	60da      	str	r2, [r3, #12]
 8001fda:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a19      	ldr	r2, [pc, #100]	@ (8002048 <HAL_SPI_MspInit+0x84>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d12b      	bne.n	800203e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	613b      	str	r3, [r7, #16]
 8001fea:	4b18      	ldr	r3, [pc, #96]	@ (800204c <HAL_SPI_MspInit+0x88>)
 8001fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fee:	4a17      	ldr	r2, [pc, #92]	@ (800204c <HAL_SPI_MspInit+0x88>)
 8001ff0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ff4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ff6:	4b15      	ldr	r3, [pc, #84]	@ (800204c <HAL_SPI_MspInit+0x88>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ffa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ffe:	613b      	str	r3, [r7, #16]
 8002000:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	4b11      	ldr	r3, [pc, #68]	@ (800204c <HAL_SPI_MspInit+0x88>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200a:	4a10      	ldr	r2, [pc, #64]	@ (800204c <HAL_SPI_MspInit+0x88>)
 800200c:	f043 0301 	orr.w	r3, r3, #1
 8002010:	6313      	str	r3, [r2, #48]	@ 0x30
 8002012:	4b0e      	ldr	r3, [pc, #56]	@ (800204c <HAL_SPI_MspInit+0x88>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002016:	f003 0301 	and.w	r3, r3, #1
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800201e:	23e0      	movs	r3, #224	@ 0xe0
 8002020:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002022:	2302      	movs	r3, #2
 8002024:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002026:	2300      	movs	r3, #0
 8002028:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800202a:	2303      	movs	r3, #3
 800202c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800202e:	2305      	movs	r3, #5
 8002030:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002032:	f107 0314 	add.w	r3, r7, #20
 8002036:	4619      	mov	r1, r3
 8002038:	4805      	ldr	r0, [pc, #20]	@ (8002050 <HAL_SPI_MspInit+0x8c>)
 800203a:	f000 feab 	bl	8002d94 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800203e:	bf00      	nop
 8002040:	3728      	adds	r7, #40	@ 0x28
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40013000 	.word	0x40013000
 800204c:	40023800 	.word	0x40023800
 8002050:	40020000 	.word	0x40020000

08002054 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b08c      	sub	sp, #48	@ 0x30
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	f107 031c 	add.w	r3, r7, #28
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
 800206a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a4e      	ldr	r2, [pc, #312]	@ (80021ac <HAL_UART_MspInit+0x158>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d12d      	bne.n	80020d2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	61bb      	str	r3, [r7, #24]
 800207a:	4b4d      	ldr	r3, [pc, #308]	@ (80021b0 <HAL_UART_MspInit+0x15c>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207e:	4a4c      	ldr	r2, [pc, #304]	@ (80021b0 <HAL_UART_MspInit+0x15c>)
 8002080:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002084:	6413      	str	r3, [r2, #64]	@ 0x40
 8002086:	4b4a      	ldr	r3, [pc, #296]	@ (80021b0 <HAL_UART_MspInit+0x15c>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800208e:	61bb      	str	r3, [r7, #24]
 8002090:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	4b46      	ldr	r3, [pc, #280]	@ (80021b0 <HAL_UART_MspInit+0x15c>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	4a45      	ldr	r2, [pc, #276]	@ (80021b0 <HAL_UART_MspInit+0x15c>)
 800209c:	f043 0308 	orr.w	r3, r3, #8
 80020a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a2:	4b43      	ldr	r3, [pc, #268]	@ (80021b0 <HAL_UART_MspInit+0x15c>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	f003 0308 	and.w	r3, r3, #8
 80020aa:	617b      	str	r3, [r7, #20]
 80020ac:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80020ae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b4:	2302      	movs	r3, #2
 80020b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b8:	2300      	movs	r3, #0
 80020ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020bc:	2303      	movs	r3, #3
 80020be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80020c0:	2307      	movs	r3, #7
 80020c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020c4:	f107 031c 	add.w	r3, r7, #28
 80020c8:	4619      	mov	r1, r3
 80020ca:	483a      	ldr	r0, [pc, #232]	@ (80021b4 <HAL_UART_MspInit+0x160>)
 80020cc:	f000 fe62 	bl	8002d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80020d0:	e067      	b.n	80021a2 <HAL_UART_MspInit+0x14e>
  else if(huart->Instance==USART6)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a38      	ldr	r2, [pc, #224]	@ (80021b8 <HAL_UART_MspInit+0x164>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d162      	bne.n	80021a2 <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART6_CLK_ENABLE();
 80020dc:	2300      	movs	r3, #0
 80020de:	613b      	str	r3, [r7, #16]
 80020e0:	4b33      	ldr	r3, [pc, #204]	@ (80021b0 <HAL_UART_MspInit+0x15c>)
 80020e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e4:	4a32      	ldr	r2, [pc, #200]	@ (80021b0 <HAL_UART_MspInit+0x15c>)
 80020e6:	f043 0320 	orr.w	r3, r3, #32
 80020ea:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ec:	4b30      	ldr	r3, [pc, #192]	@ (80021b0 <HAL_UART_MspInit+0x15c>)
 80020ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f0:	f003 0320 	and.w	r3, r3, #32
 80020f4:	613b      	str	r3, [r7, #16]
 80020f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80020f8:	2300      	movs	r3, #0
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	4b2c      	ldr	r3, [pc, #176]	@ (80021b0 <HAL_UART_MspInit+0x15c>)
 80020fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002100:	4a2b      	ldr	r2, [pc, #172]	@ (80021b0 <HAL_UART_MspInit+0x15c>)
 8002102:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002106:	6313      	str	r3, [r2, #48]	@ 0x30
 8002108:	4b29      	ldr	r3, [pc, #164]	@ (80021b0 <HAL_UART_MspInit+0x15c>)
 800210a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 8002114:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 8002118:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211a:	2302      	movs	r3, #2
 800211c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2300      	movs	r3, #0
 8002120:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002122:	2303      	movs	r3, #3
 8002124:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002126:	2308      	movs	r3, #8
 8002128:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800212a:	f107 031c 	add.w	r3, r7, #28
 800212e:	4619      	mov	r1, r3
 8002130:	4822      	ldr	r0, [pc, #136]	@ (80021bc <HAL_UART_MspInit+0x168>)
 8002132:	f000 fe2f 	bl	8002d94 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002136:	4b22      	ldr	r3, [pc, #136]	@ (80021c0 <HAL_UART_MspInit+0x16c>)
 8002138:	4a22      	ldr	r2, [pc, #136]	@ (80021c4 <HAL_UART_MspInit+0x170>)
 800213a:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800213c:	4b20      	ldr	r3, [pc, #128]	@ (80021c0 <HAL_UART_MspInit+0x16c>)
 800213e:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002142:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002144:	4b1e      	ldr	r3, [pc, #120]	@ (80021c0 <HAL_UART_MspInit+0x16c>)
 8002146:	2200      	movs	r2, #0
 8002148:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800214a:	4b1d      	ldr	r3, [pc, #116]	@ (80021c0 <HAL_UART_MspInit+0x16c>)
 800214c:	2200      	movs	r2, #0
 800214e:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002150:	4b1b      	ldr	r3, [pc, #108]	@ (80021c0 <HAL_UART_MspInit+0x16c>)
 8002152:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002156:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002158:	4b19      	ldr	r3, [pc, #100]	@ (80021c0 <HAL_UART_MspInit+0x16c>)
 800215a:	2200      	movs	r2, #0
 800215c:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800215e:	4b18      	ldr	r3, [pc, #96]	@ (80021c0 <HAL_UART_MspInit+0x16c>)
 8002160:	2200      	movs	r2, #0
 8002162:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8002164:	4b16      	ldr	r3, [pc, #88]	@ (80021c0 <HAL_UART_MspInit+0x16c>)
 8002166:	2200      	movs	r2, #0
 8002168:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800216a:	4b15      	ldr	r3, [pc, #84]	@ (80021c0 <HAL_UART_MspInit+0x16c>)
 800216c:	2200      	movs	r2, #0
 800216e:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002170:	4b13      	ldr	r3, [pc, #76]	@ (80021c0 <HAL_UART_MspInit+0x16c>)
 8002172:	2200      	movs	r2, #0
 8002174:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002176:	4812      	ldr	r0, [pc, #72]	@ (80021c0 <HAL_UART_MspInit+0x16c>)
 8002178:	f000 fa90 	bl	800269c <HAL_DMA_Init>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <HAL_UART_MspInit+0x132>
      Error_Handler();
 8002182:	f7ff fef1 	bl	8001f68 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a0d      	ldr	r2, [pc, #52]	@ (80021c0 <HAL_UART_MspInit+0x16c>)
 800218a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800218c:	4a0c      	ldr	r2, [pc, #48]	@ (80021c0 <HAL_UART_MspInit+0x16c>)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002192:	2200      	movs	r2, #0
 8002194:	2100      	movs	r1, #0
 8002196:	2047      	movs	r0, #71	@ 0x47
 8002198:	f000 fa49 	bl	800262e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800219c:	2047      	movs	r0, #71	@ 0x47
 800219e:	f000 fa62 	bl	8002666 <HAL_NVIC_EnableIRQ>
}
 80021a2:	bf00      	nop
 80021a4:	3730      	adds	r7, #48	@ 0x30
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40004800 	.word	0x40004800
 80021b0:	40023800 	.word	0x40023800
 80021b4:	40020c00 	.word	0x40020c00
 80021b8:	40011400 	.word	0x40011400
 80021bc:	40021800 	.word	0x40021800
 80021c0:	200001b8 	.word	0x200001b8
 80021c4:	40026428 	.word	0x40026428

080021c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021cc:	bf00      	nop
 80021ce:	e7fd      	b.n	80021cc <NMI_Handler+0x4>

080021d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021d4:	bf00      	nop
 80021d6:	e7fd      	b.n	80021d4 <HardFault_Handler+0x4>

080021d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021dc:	bf00      	nop
 80021de:	e7fd      	b.n	80021dc <MemManage_Handler+0x4>

080021e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021e4:	bf00      	nop
 80021e6:	e7fd      	b.n	80021e4 <BusFault_Handler+0x4>

080021e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021ec:	bf00      	nop
 80021ee:	e7fd      	b.n	80021ec <UsageFault_Handler+0x4>

080021f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021f4:	bf00      	nop
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr

080021fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021fe:	b480      	push	{r7}
 8002200:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002202:	bf00      	nop
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002210:	bf00      	nop
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr

0800221a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800221e:	f000 f8e7 	bl	80023f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002222:	bf00      	nop
 8002224:	bd80      	pop	{r7, pc}

08002226 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002226:	b580      	push	{r7, lr}
 8002228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_Pin);
 800222a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800222e:	f000 ffa9 	bl	8003184 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(FPC2530_IRQ_Pin);
 8002232:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002236:	f000 ffa5 	bl	8003184 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
	...

08002240 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002244:	4802      	ldr	r0, [pc, #8]	@ (8002250 <DMA2_Stream1_IRQHandler+0x10>)
 8002246:	f000 fb69 	bl	800291c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	200001b8 	.word	0x200001b8

08002254 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002258:	4802      	ldr	r0, [pc, #8]	@ (8002264 <USART6_IRQHandler+0x10>)
 800225a:	f001 fdff 	bl	8003e5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	20000170 	.word	0x20000170

08002268 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b086      	sub	sp, #24
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002270:	4a14      	ldr	r2, [pc, #80]	@ (80022c4 <_sbrk+0x5c>)
 8002272:	4b15      	ldr	r3, [pc, #84]	@ (80022c8 <_sbrk+0x60>)
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800227c:	4b13      	ldr	r3, [pc, #76]	@ (80022cc <_sbrk+0x64>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d102      	bne.n	800228a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002284:	4b11      	ldr	r3, [pc, #68]	@ (80022cc <_sbrk+0x64>)
 8002286:	4a12      	ldr	r2, [pc, #72]	@ (80022d0 <_sbrk+0x68>)
 8002288:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800228a:	4b10      	ldr	r3, [pc, #64]	@ (80022cc <_sbrk+0x64>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4413      	add	r3, r2
 8002292:	693a      	ldr	r2, [r7, #16]
 8002294:	429a      	cmp	r2, r3
 8002296:	d207      	bcs.n	80022a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002298:	f002 fe2c 	bl	8004ef4 <__errno>
 800229c:	4603      	mov	r3, r0
 800229e:	220c      	movs	r2, #12
 80022a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022a2:	f04f 33ff 	mov.w	r3, #4294967295
 80022a6:	e009      	b.n	80022bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022a8:	4b08      	ldr	r3, [pc, #32]	@ (80022cc <_sbrk+0x64>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022ae:	4b07      	ldr	r3, [pc, #28]	@ (80022cc <_sbrk+0x64>)
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4413      	add	r3, r2
 80022b6:	4a05      	ldr	r2, [pc, #20]	@ (80022cc <_sbrk+0x64>)
 80022b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022ba:	68fb      	ldr	r3, [r7, #12]
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3718      	adds	r7, #24
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	20030000 	.word	0x20030000
 80022c8:	00000400 	.word	0x00000400
 80022cc:	20000218 	.word	0x20000218
 80022d0:	20000368 	.word	0x20000368

080022d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022d8:	4b06      	ldr	r3, [pc, #24]	@ (80022f4 <SystemInit+0x20>)
 80022da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022de:	4a05      	ldr	r2, [pc, #20]	@ (80022f4 <SystemInit+0x20>)
 80022e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022e8:	bf00      	nop
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	e000ed00 	.word	0xe000ed00

080022f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80022f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002330 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80022fc:	f7ff ffea 	bl	80022d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002300:	480c      	ldr	r0, [pc, #48]	@ (8002334 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002302:	490d      	ldr	r1, [pc, #52]	@ (8002338 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002304:	4a0d      	ldr	r2, [pc, #52]	@ (800233c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002306:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002308:	e002      	b.n	8002310 <LoopCopyDataInit>

0800230a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800230a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800230c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800230e:	3304      	adds	r3, #4

08002310 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002310:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002312:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002314:	d3f9      	bcc.n	800230a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002316:	4a0a      	ldr	r2, [pc, #40]	@ (8002340 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002318:	4c0a      	ldr	r4, [pc, #40]	@ (8002344 <LoopFillZerobss+0x22>)
  movs r3, #0
 800231a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800231c:	e001      	b.n	8002322 <LoopFillZerobss>

0800231e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800231e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002320:	3204      	adds	r2, #4

08002322 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002322:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002324:	d3fb      	bcc.n	800231e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002326:	f002 fdeb 	bl	8004f00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800232a:	f7ff fb09 	bl	8001940 <main>
  bx  lr    
 800232e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002330:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002334:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002338:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800233c:	08006544 	.word	0x08006544
  ldr r2, =_sbss
 8002340:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002344:	20000368 	.word	0x20000368

08002348 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002348:	e7fe      	b.n	8002348 <ADC_IRQHandler>
	...

0800234c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002350:	4b0e      	ldr	r3, [pc, #56]	@ (800238c <HAL_Init+0x40>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a0d      	ldr	r2, [pc, #52]	@ (800238c <HAL_Init+0x40>)
 8002356:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800235a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800235c:	4b0b      	ldr	r3, [pc, #44]	@ (800238c <HAL_Init+0x40>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a0a      	ldr	r2, [pc, #40]	@ (800238c <HAL_Init+0x40>)
 8002362:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002366:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002368:	4b08      	ldr	r3, [pc, #32]	@ (800238c <HAL_Init+0x40>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a07      	ldr	r2, [pc, #28]	@ (800238c <HAL_Init+0x40>)
 800236e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002372:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002374:	2003      	movs	r0, #3
 8002376:	f000 f94f 	bl	8002618 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800237a:	200f      	movs	r0, #15
 800237c:	f000 f808 	bl	8002390 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002380:	f7ff fdf8 	bl	8001f74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002384:	2300      	movs	r3, #0
}
 8002386:	4618      	mov	r0, r3
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	40023c00 	.word	0x40023c00

08002390 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002398:	4b12      	ldr	r3, [pc, #72]	@ (80023e4 <HAL_InitTick+0x54>)
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	4b12      	ldr	r3, [pc, #72]	@ (80023e8 <HAL_InitTick+0x58>)
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	4619      	mov	r1, r3
 80023a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80023aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ae:	4618      	mov	r0, r3
 80023b0:	f000 f967 	bl	8002682 <HAL_SYSTICK_Config>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e00e      	b.n	80023dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b0f      	cmp	r3, #15
 80023c2:	d80a      	bhi.n	80023da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023c4:	2200      	movs	r2, #0
 80023c6:	6879      	ldr	r1, [r7, #4]
 80023c8:	f04f 30ff 	mov.w	r0, #4294967295
 80023cc:	f000 f92f 	bl	800262e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023d0:	4a06      	ldr	r2, [pc, #24]	@ (80023ec <HAL_InitTick+0x5c>)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023d6:	2300      	movs	r3, #0
 80023d8:	e000      	b.n	80023dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3708      	adds	r7, #8
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	20000004 	.word	0x20000004
 80023e8:	2000000c 	.word	0x2000000c
 80023ec:	20000008 	.word	0x20000008

080023f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023f4:	4b06      	ldr	r3, [pc, #24]	@ (8002410 <HAL_IncTick+0x20>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	461a      	mov	r2, r3
 80023fa:	4b06      	ldr	r3, [pc, #24]	@ (8002414 <HAL_IncTick+0x24>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4413      	add	r3, r2
 8002400:	4a04      	ldr	r2, [pc, #16]	@ (8002414 <HAL_IncTick+0x24>)
 8002402:	6013      	str	r3, [r2, #0]
}
 8002404:	bf00      	nop
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	2000000c 	.word	0x2000000c
 8002414:	2000021c 	.word	0x2000021c

08002418 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  return uwTick;
 800241c:	4b03      	ldr	r3, [pc, #12]	@ (800242c <HAL_GetTick+0x14>)
 800241e:	681b      	ldr	r3, [r3, #0]
}
 8002420:	4618      	mov	r0, r3
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	2000021c 	.word	0x2000021c

08002430 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002438:	f7ff ffee 	bl	8002418 <HAL_GetTick>
 800243c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002448:	d005      	beq.n	8002456 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800244a:	4b0a      	ldr	r3, [pc, #40]	@ (8002474 <HAL_Delay+0x44>)
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	461a      	mov	r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	4413      	add	r3, r2
 8002454:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002456:	bf00      	nop
 8002458:	f7ff ffde 	bl	8002418 <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	68fa      	ldr	r2, [r7, #12]
 8002464:	429a      	cmp	r2, r3
 8002466:	d8f7      	bhi.n	8002458 <HAL_Delay+0x28>
  {
  }
}
 8002468:	bf00      	nop
 800246a:	bf00      	nop
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	2000000c 	.word	0x2000000c

08002478 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002478:	b480      	push	{r7}
 800247a:	b085      	sub	sp, #20
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f003 0307 	and.w	r3, r3, #7
 8002486:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002488:	4b0c      	ldr	r3, [pc, #48]	@ (80024bc <__NVIC_SetPriorityGrouping+0x44>)
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800248e:	68ba      	ldr	r2, [r7, #8]
 8002490:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002494:	4013      	ands	r3, r2
 8002496:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024aa:	4a04      	ldr	r2, [pc, #16]	@ (80024bc <__NVIC_SetPriorityGrouping+0x44>)
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	60d3      	str	r3, [r2, #12]
}
 80024b0:	bf00      	nop
 80024b2:	3714      	adds	r7, #20
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr
 80024bc:	e000ed00 	.word	0xe000ed00

080024c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024c4:	4b04      	ldr	r3, [pc, #16]	@ (80024d8 <__NVIC_GetPriorityGrouping+0x18>)
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	0a1b      	lsrs	r3, r3, #8
 80024ca:	f003 0307 	and.w	r3, r3, #7
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	e000ed00 	.word	0xe000ed00

080024dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	4603      	mov	r3, r0
 80024e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	db0b      	blt.n	8002506 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ee:	79fb      	ldrb	r3, [r7, #7]
 80024f0:	f003 021f 	and.w	r2, r3, #31
 80024f4:	4907      	ldr	r1, [pc, #28]	@ (8002514 <__NVIC_EnableIRQ+0x38>)
 80024f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fa:	095b      	lsrs	r3, r3, #5
 80024fc:	2001      	movs	r0, #1
 80024fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002506:	bf00      	nop
 8002508:	370c      	adds	r7, #12
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	e000e100 	.word	0xe000e100

08002518 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	4603      	mov	r3, r0
 8002520:	6039      	str	r1, [r7, #0]
 8002522:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002528:	2b00      	cmp	r3, #0
 800252a:	db0a      	blt.n	8002542 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	b2da      	uxtb	r2, r3
 8002530:	490c      	ldr	r1, [pc, #48]	@ (8002564 <__NVIC_SetPriority+0x4c>)
 8002532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002536:	0112      	lsls	r2, r2, #4
 8002538:	b2d2      	uxtb	r2, r2
 800253a:	440b      	add	r3, r1
 800253c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002540:	e00a      	b.n	8002558 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	b2da      	uxtb	r2, r3
 8002546:	4908      	ldr	r1, [pc, #32]	@ (8002568 <__NVIC_SetPriority+0x50>)
 8002548:	79fb      	ldrb	r3, [r7, #7]
 800254a:	f003 030f 	and.w	r3, r3, #15
 800254e:	3b04      	subs	r3, #4
 8002550:	0112      	lsls	r2, r2, #4
 8002552:	b2d2      	uxtb	r2, r2
 8002554:	440b      	add	r3, r1
 8002556:	761a      	strb	r2, [r3, #24]
}
 8002558:	bf00      	nop
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	e000e100 	.word	0xe000e100
 8002568:	e000ed00 	.word	0xe000ed00

0800256c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800256c:	b480      	push	{r7}
 800256e:	b089      	sub	sp, #36	@ 0x24
 8002570:	af00      	add	r7, sp, #0
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f003 0307 	and.w	r3, r3, #7
 800257e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	f1c3 0307 	rsb	r3, r3, #7
 8002586:	2b04      	cmp	r3, #4
 8002588:	bf28      	it	cs
 800258a:	2304      	movcs	r3, #4
 800258c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	3304      	adds	r3, #4
 8002592:	2b06      	cmp	r3, #6
 8002594:	d902      	bls.n	800259c <NVIC_EncodePriority+0x30>
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	3b03      	subs	r3, #3
 800259a:	e000      	b.n	800259e <NVIC_EncodePriority+0x32>
 800259c:	2300      	movs	r3, #0
 800259e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a0:	f04f 32ff 	mov.w	r2, #4294967295
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	fa02 f303 	lsl.w	r3, r2, r3
 80025aa:	43da      	mvns	r2, r3
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	401a      	ands	r2, r3
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025b4:	f04f 31ff 	mov.w	r1, #4294967295
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	fa01 f303 	lsl.w	r3, r1, r3
 80025be:	43d9      	mvns	r1, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c4:	4313      	orrs	r3, r2
         );
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3724      	adds	r7, #36	@ 0x24
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
	...

080025d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3b01      	subs	r3, #1
 80025e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025e4:	d301      	bcc.n	80025ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025e6:	2301      	movs	r3, #1
 80025e8:	e00f      	b.n	800260a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002614 <SysTick_Config+0x40>)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	3b01      	subs	r3, #1
 80025f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025f2:	210f      	movs	r1, #15
 80025f4:	f04f 30ff 	mov.w	r0, #4294967295
 80025f8:	f7ff ff8e 	bl	8002518 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025fc:	4b05      	ldr	r3, [pc, #20]	@ (8002614 <SysTick_Config+0x40>)
 80025fe:	2200      	movs	r2, #0
 8002600:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002602:	4b04      	ldr	r3, [pc, #16]	@ (8002614 <SysTick_Config+0x40>)
 8002604:	2207      	movs	r2, #7
 8002606:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	e000e010 	.word	0xe000e010

08002618 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f7ff ff29 	bl	8002478 <__NVIC_SetPriorityGrouping>
}
 8002626:	bf00      	nop
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}

0800262e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800262e:	b580      	push	{r7, lr}
 8002630:	b086      	sub	sp, #24
 8002632:	af00      	add	r7, sp, #0
 8002634:	4603      	mov	r3, r0
 8002636:	60b9      	str	r1, [r7, #8]
 8002638:	607a      	str	r2, [r7, #4]
 800263a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800263c:	2300      	movs	r3, #0
 800263e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002640:	f7ff ff3e 	bl	80024c0 <__NVIC_GetPriorityGrouping>
 8002644:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	68b9      	ldr	r1, [r7, #8]
 800264a:	6978      	ldr	r0, [r7, #20]
 800264c:	f7ff ff8e 	bl	800256c <NVIC_EncodePriority>
 8002650:	4602      	mov	r2, r0
 8002652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002656:	4611      	mov	r1, r2
 8002658:	4618      	mov	r0, r3
 800265a:	f7ff ff5d 	bl	8002518 <__NVIC_SetPriority>
}
 800265e:	bf00      	nop
 8002660:	3718      	adds	r7, #24
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b082      	sub	sp, #8
 800266a:	af00      	add	r7, sp, #0
 800266c:	4603      	mov	r3, r0
 800266e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff ff31 	bl	80024dc <__NVIC_EnableIRQ>
}
 800267a:	bf00      	nop
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b082      	sub	sp, #8
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f7ff ffa2 	bl	80025d4 <SysTick_Config>
 8002690:	4603      	mov	r3, r0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
	...

0800269c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026a4:	2300      	movs	r3, #0
 80026a6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80026a8:	f7ff feb6 	bl	8002418 <HAL_GetTick>
 80026ac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d101      	bne.n	80026b8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e099      	b.n	80027ec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2202      	movs	r2, #2
 80026bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2200      	movs	r2, #0
 80026c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f022 0201 	bic.w	r2, r2, #1
 80026d6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026d8:	e00f      	b.n	80026fa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026da:	f7ff fe9d 	bl	8002418 <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b05      	cmp	r3, #5
 80026e6:	d908      	bls.n	80026fa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2220      	movs	r2, #32
 80026ec:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2203      	movs	r2, #3
 80026f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e078      	b.n	80027ec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0301 	and.w	r3, r3, #1
 8002704:	2b00      	cmp	r3, #0
 8002706:	d1e8      	bne.n	80026da <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002710:	697a      	ldr	r2, [r7, #20]
 8002712:	4b38      	ldr	r3, [pc, #224]	@ (80027f4 <HAL_DMA_Init+0x158>)
 8002714:	4013      	ands	r3, r2
 8002716:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	685a      	ldr	r2, [r3, #4]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002726:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	691b      	ldr	r3, [r3, #16]
 800272c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002732:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800273e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6a1b      	ldr	r3, [r3, #32]
 8002744:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002746:	697a      	ldr	r2, [r7, #20]
 8002748:	4313      	orrs	r3, r2
 800274a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002750:	2b04      	cmp	r3, #4
 8002752:	d107      	bne.n	8002764 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275c:	4313      	orrs	r3, r2
 800275e:	697a      	ldr	r2, [r7, #20]
 8002760:	4313      	orrs	r3, r2
 8002762:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	697a      	ldr	r2, [r7, #20]
 800276a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	695b      	ldr	r3, [r3, #20]
 8002772:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	f023 0307 	bic.w	r3, r3, #7
 800277a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002780:	697a      	ldr	r2, [r7, #20]
 8002782:	4313      	orrs	r3, r2
 8002784:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800278a:	2b04      	cmp	r3, #4
 800278c:	d117      	bne.n	80027be <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002792:	697a      	ldr	r2, [r7, #20]
 8002794:	4313      	orrs	r3, r2
 8002796:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800279c:	2b00      	cmp	r3, #0
 800279e:	d00e      	beq.n	80027be <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f000 fa7b 	bl	8002c9c <DMA_CheckFifoParam>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d008      	beq.n	80027be <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2240      	movs	r2, #64	@ 0x40
 80027b0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2201      	movs	r2, #1
 80027b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80027ba:	2301      	movs	r3, #1
 80027bc:	e016      	b.n	80027ec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 fa32 	bl	8002c30 <DMA_CalcBaseAndBitshift>
 80027cc:	4603      	mov	r3, r0
 80027ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d4:	223f      	movs	r2, #63	@ 0x3f
 80027d6:	409a      	lsls	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2201      	movs	r2, #1
 80027e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80027ea:	2300      	movs	r3, #0
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3718      	adds	r7, #24
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	f010803f 	.word	0xf010803f

080027f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002804:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002806:	f7ff fe07 	bl	8002418 <HAL_GetTick>
 800280a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b02      	cmp	r3, #2
 8002816:	d008      	beq.n	800282a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2280      	movs	r2, #128	@ 0x80
 800281c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e052      	b.n	80028d0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f022 0216 	bic.w	r2, r2, #22
 8002838:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	695a      	ldr	r2, [r3, #20]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002848:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284e:	2b00      	cmp	r3, #0
 8002850:	d103      	bne.n	800285a <HAL_DMA_Abort+0x62>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002856:	2b00      	cmp	r3, #0
 8002858:	d007      	beq.n	800286a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f022 0208 	bic.w	r2, r2, #8
 8002868:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f022 0201 	bic.w	r2, r2, #1
 8002878:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800287a:	e013      	b.n	80028a4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800287c:	f7ff fdcc 	bl	8002418 <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	2b05      	cmp	r3, #5
 8002888:	d90c      	bls.n	80028a4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2220      	movs	r2, #32
 800288e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2203      	movs	r2, #3
 8002894:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e015      	b.n	80028d0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1e4      	bne.n	800287c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b6:	223f      	movs	r2, #63	@ 0x3f
 80028b8:	409a      	lsls	r2, r3
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2201      	movs	r2, #1
 80028c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3710      	adds	r7, #16
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d004      	beq.n	80028f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2280      	movs	r2, #128	@ 0x80
 80028f0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e00c      	b.n	8002910 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2205      	movs	r2, #5
 80028fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 0201 	bic.w	r2, r2, #1
 800290c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002924:	2300      	movs	r3, #0
 8002926:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002928:	4b8e      	ldr	r3, [pc, #568]	@ (8002b64 <HAL_DMA_IRQHandler+0x248>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a8e      	ldr	r2, [pc, #568]	@ (8002b68 <HAL_DMA_IRQHandler+0x24c>)
 800292e:	fba2 2303 	umull	r2, r3, r2, r3
 8002932:	0a9b      	lsrs	r3, r3, #10
 8002934:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002946:	2208      	movs	r2, #8
 8002948:	409a      	lsls	r2, r3
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	4013      	ands	r3, r2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d01a      	beq.n	8002988 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0304 	and.w	r3, r3, #4
 800295c:	2b00      	cmp	r3, #0
 800295e:	d013      	beq.n	8002988 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f022 0204 	bic.w	r2, r2, #4
 800296e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002974:	2208      	movs	r2, #8
 8002976:	409a      	lsls	r2, r3
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002980:	f043 0201 	orr.w	r2, r3, #1
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800298c:	2201      	movs	r2, #1
 800298e:	409a      	lsls	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	4013      	ands	r3, r2
 8002994:	2b00      	cmp	r3, #0
 8002996:	d012      	beq.n	80029be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d00b      	beq.n	80029be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029aa:	2201      	movs	r2, #1
 80029ac:	409a      	lsls	r2, r3
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029b6:	f043 0202 	orr.w	r2, r3, #2
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c2:	2204      	movs	r2, #4
 80029c4:	409a      	lsls	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	4013      	ands	r3, r2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d012      	beq.n	80029f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d00b      	beq.n	80029f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e0:	2204      	movs	r2, #4
 80029e2:	409a      	lsls	r2, r3
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ec:	f043 0204 	orr.w	r2, r3, #4
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029f8:	2210      	movs	r2, #16
 80029fa:	409a      	lsls	r2, r3
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	4013      	ands	r3, r2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d043      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0308 	and.w	r3, r3, #8
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d03c      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a16:	2210      	movs	r2, #16
 8002a18:	409a      	lsls	r2, r3
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d018      	beq.n	8002a5e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d108      	bne.n	8002a4c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d024      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	4798      	blx	r3
 8002a4a:	e01f      	b.n	8002a8c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d01b      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	4798      	blx	r3
 8002a5c:	e016      	b.n	8002a8c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d107      	bne.n	8002a7c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f022 0208 	bic.w	r2, r2, #8
 8002a7a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d003      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a90:	2220      	movs	r2, #32
 8002a92:	409a      	lsls	r2, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4013      	ands	r3, r2
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	f000 808f 	beq.w	8002bbc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0310 	and.w	r3, r3, #16
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f000 8087 	beq.w	8002bbc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab2:	2220      	movs	r2, #32
 8002ab4:	409a      	lsls	r2, r3
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b05      	cmp	r3, #5
 8002ac4:	d136      	bne.n	8002b34 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f022 0216 	bic.w	r2, r2, #22
 8002ad4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	695a      	ldr	r2, [r3, #20]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ae4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d103      	bne.n	8002af6 <HAL_DMA_IRQHandler+0x1da>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d007      	beq.n	8002b06 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f022 0208 	bic.w	r2, r2, #8
 8002b04:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b0a:	223f      	movs	r2, #63	@ 0x3f
 8002b0c:	409a      	lsls	r2, r3
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d07e      	beq.n	8002c28 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	4798      	blx	r3
        }
        return;
 8002b32:	e079      	b.n	8002c28 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d01d      	beq.n	8002b7e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d10d      	bne.n	8002b6c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d031      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	4798      	blx	r3
 8002b60:	e02c      	b.n	8002bbc <HAL_DMA_IRQHandler+0x2a0>
 8002b62:	bf00      	nop
 8002b64:	20000004 	.word	0x20000004
 8002b68:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d023      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	4798      	blx	r3
 8002b7c:	e01e      	b.n	8002bbc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d10f      	bne.n	8002bac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f022 0210 	bic.w	r2, r2, #16
 8002b9a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d003      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d032      	beq.n	8002c2a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d022      	beq.n	8002c16 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2205      	movs	r2, #5
 8002bd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f022 0201 	bic.w	r2, r2, #1
 8002be6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	3301      	adds	r3, #1
 8002bec:	60bb      	str	r3, [r7, #8]
 8002bee:	697a      	ldr	r2, [r7, #20]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d307      	bcc.n	8002c04 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d1f2      	bne.n	8002be8 <HAL_DMA_IRQHandler+0x2cc>
 8002c02:	e000      	b.n	8002c06 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c04:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d005      	beq.n	8002c2a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	4798      	blx	r3
 8002c26:	e000      	b.n	8002c2a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c28:	bf00      	nop
    }
  }
}
 8002c2a:	3718      	adds	r7, #24
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b085      	sub	sp, #20
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	3b10      	subs	r3, #16
 8002c40:	4a14      	ldr	r2, [pc, #80]	@ (8002c94 <DMA_CalcBaseAndBitshift+0x64>)
 8002c42:	fba2 2303 	umull	r2, r3, r2, r3
 8002c46:	091b      	lsrs	r3, r3, #4
 8002c48:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c4a:	4a13      	ldr	r2, [pc, #76]	@ (8002c98 <DMA_CalcBaseAndBitshift+0x68>)
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	4413      	add	r3, r2
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	461a      	mov	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2b03      	cmp	r3, #3
 8002c5c:	d909      	bls.n	8002c72 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002c66:	f023 0303 	bic.w	r3, r3, #3
 8002c6a:	1d1a      	adds	r2, r3, #4
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002c70:	e007      	b.n	8002c82 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002c7a:	f023 0303 	bic.w	r3, r3, #3
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3714      	adds	r7, #20
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop
 8002c94:	aaaaaaab 	.word	0xaaaaaaab
 8002c98:	080064f8 	.word	0x080064f8

08002c9c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b085      	sub	sp, #20
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d11f      	bne.n	8002cf6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	2b03      	cmp	r3, #3
 8002cba:	d856      	bhi.n	8002d6a <DMA_CheckFifoParam+0xce>
 8002cbc:	a201      	add	r2, pc, #4	@ (adr r2, 8002cc4 <DMA_CheckFifoParam+0x28>)
 8002cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cc2:	bf00      	nop
 8002cc4:	08002cd5 	.word	0x08002cd5
 8002cc8:	08002ce7 	.word	0x08002ce7
 8002ccc:	08002cd5 	.word	0x08002cd5
 8002cd0:	08002d6b 	.word	0x08002d6b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d046      	beq.n	8002d6e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ce4:	e043      	b.n	8002d6e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cea:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002cee:	d140      	bne.n	8002d72 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cf4:	e03d      	b.n	8002d72 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	699b      	ldr	r3, [r3, #24]
 8002cfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cfe:	d121      	bne.n	8002d44 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	2b03      	cmp	r3, #3
 8002d04:	d837      	bhi.n	8002d76 <DMA_CheckFifoParam+0xda>
 8002d06:	a201      	add	r2, pc, #4	@ (adr r2, 8002d0c <DMA_CheckFifoParam+0x70>)
 8002d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d0c:	08002d1d 	.word	0x08002d1d
 8002d10:	08002d23 	.word	0x08002d23
 8002d14:	08002d1d 	.word	0x08002d1d
 8002d18:	08002d35 	.word	0x08002d35
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d20:	e030      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d26:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d025      	beq.n	8002d7a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d32:	e022      	b.n	8002d7a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d38:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d3c:	d11f      	bne.n	8002d7e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d42:	e01c      	b.n	8002d7e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d903      	bls.n	8002d52 <DMA_CheckFifoParam+0xb6>
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	2b03      	cmp	r3, #3
 8002d4e:	d003      	beq.n	8002d58 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d50:	e018      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	73fb      	strb	r3, [r7, #15]
      break;
 8002d56:	e015      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d5c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d00e      	beq.n	8002d82 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	73fb      	strb	r3, [r7, #15]
      break;
 8002d68:	e00b      	b.n	8002d82 <DMA_CheckFifoParam+0xe6>
      break;
 8002d6a:	bf00      	nop
 8002d6c:	e00a      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      break;
 8002d6e:	bf00      	nop
 8002d70:	e008      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      break;
 8002d72:	bf00      	nop
 8002d74:	e006      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      break;
 8002d76:	bf00      	nop
 8002d78:	e004      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      break;
 8002d7a:	bf00      	nop
 8002d7c:	e002      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      break;   
 8002d7e:	bf00      	nop
 8002d80:	e000      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      break;
 8002d82:	bf00      	nop
    }
  } 
  
  return status; 
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3714      	adds	r7, #20
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop

08002d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b089      	sub	sp, #36	@ 0x24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002da2:	2300      	movs	r3, #0
 8002da4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002da6:	2300      	movs	r3, #0
 8002da8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002daa:	2300      	movs	r3, #0
 8002dac:	61fb      	str	r3, [r7, #28]
 8002dae:	e177      	b.n	80030a0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002db0:	2201      	movs	r2, #1
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	f040 8166 	bne.w	800309a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f003 0303 	and.w	r3, r3, #3
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d005      	beq.n	8002de6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d130      	bne.n	8002e48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	2203      	movs	r2, #3
 8002df2:	fa02 f303 	lsl.w	r3, r2, r3
 8002df6:	43db      	mvns	r3, r3
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	68da      	ldr	r2, [r3, #12]
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	69ba      	ldr	r2, [r7, #24]
 8002e14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	43db      	mvns	r3, r3
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	091b      	lsrs	r3, r3, #4
 8002e32:	f003 0201 	and.w	r2, r3, #1
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 0303 	and.w	r3, r3, #3
 8002e50:	2b03      	cmp	r3, #3
 8002e52:	d017      	beq.n	8002e84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	005b      	lsls	r3, r3, #1
 8002e5e:	2203      	movs	r2, #3
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	43db      	mvns	r3, r3
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	4013      	ands	r3, r2
 8002e6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	689a      	ldr	r2, [r3, #8]
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f003 0303 	and.w	r3, r3, #3
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d123      	bne.n	8002ed8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	08da      	lsrs	r2, r3, #3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	3208      	adds	r2, #8
 8002e98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	f003 0307 	and.w	r3, r3, #7
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	220f      	movs	r2, #15
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	43db      	mvns	r3, r3
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	691a      	ldr	r2, [r3, #16]
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	f003 0307 	and.w	r3, r3, #7
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	08da      	lsrs	r2, r3, #3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	3208      	adds	r2, #8
 8002ed2:	69b9      	ldr	r1, [r7, #24]
 8002ed4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	005b      	lsls	r3, r3, #1
 8002ee2:	2203      	movs	r2, #3
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4013      	ands	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f003 0203 	and.w	r2, r3, #3
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f000 80c0 	beq.w	800309a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	60fb      	str	r3, [r7, #12]
 8002f1e:	4b66      	ldr	r3, [pc, #408]	@ (80030b8 <HAL_GPIO_Init+0x324>)
 8002f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f22:	4a65      	ldr	r2, [pc, #404]	@ (80030b8 <HAL_GPIO_Init+0x324>)
 8002f24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f28:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f2a:	4b63      	ldr	r3, [pc, #396]	@ (80030b8 <HAL_GPIO_Init+0x324>)
 8002f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f32:	60fb      	str	r3, [r7, #12]
 8002f34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f36:	4a61      	ldr	r2, [pc, #388]	@ (80030bc <HAL_GPIO_Init+0x328>)
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	089b      	lsrs	r3, r3, #2
 8002f3c:	3302      	adds	r3, #2
 8002f3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	f003 0303 	and.w	r3, r3, #3
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	220f      	movs	r2, #15
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43db      	mvns	r3, r3
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	4013      	ands	r3, r2
 8002f58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a58      	ldr	r2, [pc, #352]	@ (80030c0 <HAL_GPIO_Init+0x32c>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d037      	beq.n	8002fd2 <HAL_GPIO_Init+0x23e>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a57      	ldr	r2, [pc, #348]	@ (80030c4 <HAL_GPIO_Init+0x330>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d031      	beq.n	8002fce <HAL_GPIO_Init+0x23a>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a56      	ldr	r2, [pc, #344]	@ (80030c8 <HAL_GPIO_Init+0x334>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d02b      	beq.n	8002fca <HAL_GPIO_Init+0x236>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a55      	ldr	r2, [pc, #340]	@ (80030cc <HAL_GPIO_Init+0x338>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d025      	beq.n	8002fc6 <HAL_GPIO_Init+0x232>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a54      	ldr	r2, [pc, #336]	@ (80030d0 <HAL_GPIO_Init+0x33c>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d01f      	beq.n	8002fc2 <HAL_GPIO_Init+0x22e>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a53      	ldr	r2, [pc, #332]	@ (80030d4 <HAL_GPIO_Init+0x340>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d019      	beq.n	8002fbe <HAL_GPIO_Init+0x22a>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a52      	ldr	r2, [pc, #328]	@ (80030d8 <HAL_GPIO_Init+0x344>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d013      	beq.n	8002fba <HAL_GPIO_Init+0x226>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a51      	ldr	r2, [pc, #324]	@ (80030dc <HAL_GPIO_Init+0x348>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d00d      	beq.n	8002fb6 <HAL_GPIO_Init+0x222>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a50      	ldr	r2, [pc, #320]	@ (80030e0 <HAL_GPIO_Init+0x34c>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d007      	beq.n	8002fb2 <HAL_GPIO_Init+0x21e>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a4f      	ldr	r2, [pc, #316]	@ (80030e4 <HAL_GPIO_Init+0x350>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d101      	bne.n	8002fae <HAL_GPIO_Init+0x21a>
 8002faa:	2309      	movs	r3, #9
 8002fac:	e012      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fae:	230a      	movs	r3, #10
 8002fb0:	e010      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fb2:	2308      	movs	r3, #8
 8002fb4:	e00e      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fb6:	2307      	movs	r3, #7
 8002fb8:	e00c      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fba:	2306      	movs	r3, #6
 8002fbc:	e00a      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fbe:	2305      	movs	r3, #5
 8002fc0:	e008      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fc2:	2304      	movs	r3, #4
 8002fc4:	e006      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e004      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fca:	2302      	movs	r3, #2
 8002fcc:	e002      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e000      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	69fa      	ldr	r2, [r7, #28]
 8002fd6:	f002 0203 	and.w	r2, r2, #3
 8002fda:	0092      	lsls	r2, r2, #2
 8002fdc:	4093      	lsls	r3, r2
 8002fde:	69ba      	ldr	r2, [r7, #24]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fe4:	4935      	ldr	r1, [pc, #212]	@ (80030bc <HAL_GPIO_Init+0x328>)
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	089b      	lsrs	r3, r3, #2
 8002fea:	3302      	adds	r3, #2
 8002fec:	69ba      	ldr	r2, [r7, #24]
 8002fee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ff2:	4b3d      	ldr	r3, [pc, #244]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	43db      	mvns	r3, r3
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	4013      	ands	r3, r2
 8003000:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d003      	beq.n	8003016 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	4313      	orrs	r3, r2
 8003014:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003016:	4a34      	ldr	r2, [pc, #208]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800301c:	4b32      	ldr	r3, [pc, #200]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	43db      	mvns	r3, r3
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	4013      	ands	r3, r2
 800302a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d003      	beq.n	8003040 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	4313      	orrs	r3, r2
 800303e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003040:	4a29      	ldr	r2, [pc, #164]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003046:	4b28      	ldr	r3, [pc, #160]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	43db      	mvns	r3, r3
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	4013      	ands	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003062:	69ba      	ldr	r2, [r7, #24]
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	4313      	orrs	r3, r2
 8003068:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800306a:	4a1f      	ldr	r2, [pc, #124]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003070:	4b1d      	ldr	r3, [pc, #116]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	43db      	mvns	r3, r3
 800307a:	69ba      	ldr	r2, [r7, #24]
 800307c:	4013      	ands	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d003      	beq.n	8003094 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	4313      	orrs	r3, r2
 8003092:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003094:	4a14      	ldr	r2, [pc, #80]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	3301      	adds	r3, #1
 800309e:	61fb      	str	r3, [r7, #28]
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	2b0f      	cmp	r3, #15
 80030a4:	f67f ae84 	bls.w	8002db0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030a8:	bf00      	nop
 80030aa:	bf00      	nop
 80030ac:	3724      	adds	r7, #36	@ 0x24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	40023800 	.word	0x40023800
 80030bc:	40013800 	.word	0x40013800
 80030c0:	40020000 	.word	0x40020000
 80030c4:	40020400 	.word	0x40020400
 80030c8:	40020800 	.word	0x40020800
 80030cc:	40020c00 	.word	0x40020c00
 80030d0:	40021000 	.word	0x40021000
 80030d4:	40021400 	.word	0x40021400
 80030d8:	40021800 	.word	0x40021800
 80030dc:	40021c00 	.word	0x40021c00
 80030e0:	40022000 	.word	0x40022000
 80030e4:	40022400 	.word	0x40022400
 80030e8:	40013c00 	.word	0x40013c00

080030ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	460b      	mov	r3, r1
 80030f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	691a      	ldr	r2, [r3, #16]
 80030fc:	887b      	ldrh	r3, [r7, #2]
 80030fe:	4013      	ands	r3, r2
 8003100:	2b00      	cmp	r3, #0
 8003102:	d002      	beq.n	800310a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003104:	2301      	movs	r3, #1
 8003106:	73fb      	strb	r3, [r7, #15]
 8003108:	e001      	b.n	800310e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800310a:	2300      	movs	r3, #0
 800310c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800310e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003110:	4618      	mov	r0, r3
 8003112:	3714      	adds	r7, #20
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	460b      	mov	r3, r1
 8003126:	807b      	strh	r3, [r7, #2]
 8003128:	4613      	mov	r3, r2
 800312a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800312c:	787b      	ldrb	r3, [r7, #1]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003132:	887a      	ldrh	r2, [r7, #2]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003138:	e003      	b.n	8003142 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800313a:	887b      	ldrh	r3, [r7, #2]
 800313c:	041a      	lsls	r2, r3, #16
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	619a      	str	r2, [r3, #24]
}
 8003142:	bf00      	nop
 8003144:	370c      	adds	r7, #12
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr

0800314e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800314e:	b480      	push	{r7}
 8003150:	b085      	sub	sp, #20
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
 8003156:	460b      	mov	r3, r1
 8003158:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	695b      	ldr	r3, [r3, #20]
 800315e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003160:	887a      	ldrh	r2, [r7, #2]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	4013      	ands	r3, r2
 8003166:	041a      	lsls	r2, r3, #16
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	43d9      	mvns	r1, r3
 800316c:	887b      	ldrh	r3, [r7, #2]
 800316e:	400b      	ands	r3, r1
 8003170:	431a      	orrs	r2, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	619a      	str	r2, [r3, #24]
}
 8003176:	bf00      	nop
 8003178:	3714      	adds	r7, #20
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
	...

08003184 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	4603      	mov	r3, r0
 800318c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800318e:	4b08      	ldr	r3, [pc, #32]	@ (80031b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003190:	695a      	ldr	r2, [r3, #20]
 8003192:	88fb      	ldrh	r3, [r7, #6]
 8003194:	4013      	ands	r3, r2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d006      	beq.n	80031a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800319a:	4a05      	ldr	r2, [pc, #20]	@ (80031b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800319c:	88fb      	ldrh	r3, [r7, #6]
 800319e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80031a0:	88fb      	ldrh	r3, [r7, #6]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7fe f9e2 	bl	800156c <HAL_GPIO_EXTI_Callback>
  }
}
 80031a8:	bf00      	nop
 80031aa:	3708      	adds	r7, #8
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	40013c00 	.word	0x40013c00

080031b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e267      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d075      	beq.n	80032be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80031d2:	4b88      	ldr	r3, [pc, #544]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f003 030c 	and.w	r3, r3, #12
 80031da:	2b04      	cmp	r3, #4
 80031dc:	d00c      	beq.n	80031f8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031de:	4b85      	ldr	r3, [pc, #532]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80031e6:	2b08      	cmp	r3, #8
 80031e8:	d112      	bne.n	8003210 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031ea:	4b82      	ldr	r3, [pc, #520]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031f6:	d10b      	bne.n	8003210 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031f8:	4b7e      	ldr	r3, [pc, #504]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d05b      	beq.n	80032bc <HAL_RCC_OscConfig+0x108>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d157      	bne.n	80032bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e242      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003218:	d106      	bne.n	8003228 <HAL_RCC_OscConfig+0x74>
 800321a:	4b76      	ldr	r3, [pc, #472]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a75      	ldr	r2, [pc, #468]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 8003220:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003224:	6013      	str	r3, [r2, #0]
 8003226:	e01d      	b.n	8003264 <HAL_RCC_OscConfig+0xb0>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003230:	d10c      	bne.n	800324c <HAL_RCC_OscConfig+0x98>
 8003232:	4b70      	ldr	r3, [pc, #448]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a6f      	ldr	r2, [pc, #444]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 8003238:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800323c:	6013      	str	r3, [r2, #0]
 800323e:	4b6d      	ldr	r3, [pc, #436]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a6c      	ldr	r2, [pc, #432]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 8003244:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003248:	6013      	str	r3, [r2, #0]
 800324a:	e00b      	b.n	8003264 <HAL_RCC_OscConfig+0xb0>
 800324c:	4b69      	ldr	r3, [pc, #420]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a68      	ldr	r2, [pc, #416]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 8003252:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003256:	6013      	str	r3, [r2, #0]
 8003258:	4b66      	ldr	r3, [pc, #408]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a65      	ldr	r2, [pc, #404]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 800325e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003262:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d013      	beq.n	8003294 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800326c:	f7ff f8d4 	bl	8002418 <HAL_GetTick>
 8003270:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003272:	e008      	b.n	8003286 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003274:	f7ff f8d0 	bl	8002418 <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	2b64      	cmp	r3, #100	@ 0x64
 8003280:	d901      	bls.n	8003286 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e207      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003286:	4b5b      	ldr	r3, [pc, #364]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d0f0      	beq.n	8003274 <HAL_RCC_OscConfig+0xc0>
 8003292:	e014      	b.n	80032be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003294:	f7ff f8c0 	bl	8002418 <HAL_GetTick>
 8003298:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800329a:	e008      	b.n	80032ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800329c:	f7ff f8bc 	bl	8002418 <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b64      	cmp	r3, #100	@ 0x64
 80032a8:	d901      	bls.n	80032ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e1f3      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ae:	4b51      	ldr	r3, [pc, #324]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1f0      	bne.n	800329c <HAL_RCC_OscConfig+0xe8>
 80032ba:	e000      	b.n	80032be <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d063      	beq.n	8003392 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80032ca:	4b4a      	ldr	r3, [pc, #296]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f003 030c 	and.w	r3, r3, #12
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00b      	beq.n	80032ee <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032d6:	4b47      	ldr	r3, [pc, #284]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80032de:	2b08      	cmp	r3, #8
 80032e0:	d11c      	bne.n	800331c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032e2:	4b44      	ldr	r3, [pc, #272]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d116      	bne.n	800331c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032ee:	4b41      	ldr	r3, [pc, #260]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0302 	and.w	r3, r3, #2
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d005      	beq.n	8003306 <HAL_RCC_OscConfig+0x152>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d001      	beq.n	8003306 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e1c7      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003306:	4b3b      	ldr	r3, [pc, #236]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	00db      	lsls	r3, r3, #3
 8003314:	4937      	ldr	r1, [pc, #220]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 8003316:	4313      	orrs	r3, r2
 8003318:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800331a:	e03a      	b.n	8003392 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d020      	beq.n	8003366 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003324:	4b34      	ldr	r3, [pc, #208]	@ (80033f8 <HAL_RCC_OscConfig+0x244>)
 8003326:	2201      	movs	r2, #1
 8003328:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800332a:	f7ff f875 	bl	8002418 <HAL_GetTick>
 800332e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003330:	e008      	b.n	8003344 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003332:	f7ff f871 	bl	8002418 <HAL_GetTick>
 8003336:	4602      	mov	r2, r0
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	2b02      	cmp	r3, #2
 800333e:	d901      	bls.n	8003344 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	e1a8      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003344:	4b2b      	ldr	r3, [pc, #172]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0302 	and.w	r3, r3, #2
 800334c:	2b00      	cmp	r3, #0
 800334e:	d0f0      	beq.n	8003332 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003350:	4b28      	ldr	r3, [pc, #160]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	691b      	ldr	r3, [r3, #16]
 800335c:	00db      	lsls	r3, r3, #3
 800335e:	4925      	ldr	r1, [pc, #148]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 8003360:	4313      	orrs	r3, r2
 8003362:	600b      	str	r3, [r1, #0]
 8003364:	e015      	b.n	8003392 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003366:	4b24      	ldr	r3, [pc, #144]	@ (80033f8 <HAL_RCC_OscConfig+0x244>)
 8003368:	2200      	movs	r2, #0
 800336a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800336c:	f7ff f854 	bl	8002418 <HAL_GetTick>
 8003370:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003372:	e008      	b.n	8003386 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003374:	f7ff f850 	bl	8002418 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b02      	cmp	r3, #2
 8003380:	d901      	bls.n	8003386 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e187      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003386:	4b1b      	ldr	r3, [pc, #108]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0302 	and.w	r3, r3, #2
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1f0      	bne.n	8003374 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0308 	and.w	r3, r3, #8
 800339a:	2b00      	cmp	r3, #0
 800339c:	d036      	beq.n	800340c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	695b      	ldr	r3, [r3, #20]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d016      	beq.n	80033d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033a6:	4b15      	ldr	r3, [pc, #84]	@ (80033fc <HAL_RCC_OscConfig+0x248>)
 80033a8:	2201      	movs	r2, #1
 80033aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ac:	f7ff f834 	bl	8002418 <HAL_GetTick>
 80033b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033b2:	e008      	b.n	80033c6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033b4:	f7ff f830 	bl	8002418 <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d901      	bls.n	80033c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e167      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033c6:	4b0b      	ldr	r3, [pc, #44]	@ (80033f4 <HAL_RCC_OscConfig+0x240>)
 80033c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033ca:	f003 0302 	and.w	r3, r3, #2
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d0f0      	beq.n	80033b4 <HAL_RCC_OscConfig+0x200>
 80033d2:	e01b      	b.n	800340c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033d4:	4b09      	ldr	r3, [pc, #36]	@ (80033fc <HAL_RCC_OscConfig+0x248>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033da:	f7ff f81d 	bl	8002418 <HAL_GetTick>
 80033de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033e0:	e00e      	b.n	8003400 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033e2:	f7ff f819 	bl	8002418 <HAL_GetTick>
 80033e6:	4602      	mov	r2, r0
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d907      	bls.n	8003400 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	e150      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
 80033f4:	40023800 	.word	0x40023800
 80033f8:	42470000 	.word	0x42470000
 80033fc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003400:	4b88      	ldr	r3, [pc, #544]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 8003402:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003404:	f003 0302 	and.w	r3, r3, #2
 8003408:	2b00      	cmp	r3, #0
 800340a:	d1ea      	bne.n	80033e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0304 	and.w	r3, r3, #4
 8003414:	2b00      	cmp	r3, #0
 8003416:	f000 8097 	beq.w	8003548 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800341a:	2300      	movs	r3, #0
 800341c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800341e:	4b81      	ldr	r3, [pc, #516]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 8003420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003422:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d10f      	bne.n	800344a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800342a:	2300      	movs	r3, #0
 800342c:	60bb      	str	r3, [r7, #8]
 800342e:	4b7d      	ldr	r3, [pc, #500]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 8003430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003432:	4a7c      	ldr	r2, [pc, #496]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 8003434:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003438:	6413      	str	r3, [r2, #64]	@ 0x40
 800343a:	4b7a      	ldr	r3, [pc, #488]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 800343c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003442:	60bb      	str	r3, [r7, #8]
 8003444:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003446:	2301      	movs	r3, #1
 8003448:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800344a:	4b77      	ldr	r3, [pc, #476]	@ (8003628 <HAL_RCC_OscConfig+0x474>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003452:	2b00      	cmp	r3, #0
 8003454:	d118      	bne.n	8003488 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003456:	4b74      	ldr	r3, [pc, #464]	@ (8003628 <HAL_RCC_OscConfig+0x474>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a73      	ldr	r2, [pc, #460]	@ (8003628 <HAL_RCC_OscConfig+0x474>)
 800345c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003460:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003462:	f7fe ffd9 	bl	8002418 <HAL_GetTick>
 8003466:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003468:	e008      	b.n	800347c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800346a:	f7fe ffd5 	bl	8002418 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	2b02      	cmp	r3, #2
 8003476:	d901      	bls.n	800347c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e10c      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800347c:	4b6a      	ldr	r3, [pc, #424]	@ (8003628 <HAL_RCC_OscConfig+0x474>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003484:	2b00      	cmp	r3, #0
 8003486:	d0f0      	beq.n	800346a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	2b01      	cmp	r3, #1
 800348e:	d106      	bne.n	800349e <HAL_RCC_OscConfig+0x2ea>
 8003490:	4b64      	ldr	r3, [pc, #400]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 8003492:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003494:	4a63      	ldr	r2, [pc, #396]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 8003496:	f043 0301 	orr.w	r3, r3, #1
 800349a:	6713      	str	r3, [r2, #112]	@ 0x70
 800349c:	e01c      	b.n	80034d8 <HAL_RCC_OscConfig+0x324>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	2b05      	cmp	r3, #5
 80034a4:	d10c      	bne.n	80034c0 <HAL_RCC_OscConfig+0x30c>
 80034a6:	4b5f      	ldr	r3, [pc, #380]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 80034a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034aa:	4a5e      	ldr	r2, [pc, #376]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 80034ac:	f043 0304 	orr.w	r3, r3, #4
 80034b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80034b2:	4b5c      	ldr	r3, [pc, #368]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 80034b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034b6:	4a5b      	ldr	r2, [pc, #364]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 80034b8:	f043 0301 	orr.w	r3, r3, #1
 80034bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80034be:	e00b      	b.n	80034d8 <HAL_RCC_OscConfig+0x324>
 80034c0:	4b58      	ldr	r3, [pc, #352]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 80034c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c4:	4a57      	ldr	r2, [pc, #348]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 80034c6:	f023 0301 	bic.w	r3, r3, #1
 80034ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80034cc:	4b55      	ldr	r3, [pc, #340]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 80034ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034d0:	4a54      	ldr	r2, [pc, #336]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 80034d2:	f023 0304 	bic.w	r3, r3, #4
 80034d6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d015      	beq.n	800350c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034e0:	f7fe ff9a 	bl	8002418 <HAL_GetTick>
 80034e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034e6:	e00a      	b.n	80034fe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034e8:	f7fe ff96 	bl	8002418 <HAL_GetTick>
 80034ec:	4602      	mov	r2, r0
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	1ad3      	subs	r3, r2, r3
 80034f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d901      	bls.n	80034fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e0cb      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034fe:	4b49      	ldr	r3, [pc, #292]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 8003500:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	2b00      	cmp	r3, #0
 8003508:	d0ee      	beq.n	80034e8 <HAL_RCC_OscConfig+0x334>
 800350a:	e014      	b.n	8003536 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800350c:	f7fe ff84 	bl	8002418 <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003512:	e00a      	b.n	800352a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003514:	f7fe ff80 	bl	8002418 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003522:	4293      	cmp	r3, r2
 8003524:	d901      	bls.n	800352a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	e0b5      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800352a:	4b3e      	ldr	r3, [pc, #248]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 800352c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1ee      	bne.n	8003514 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003536:	7dfb      	ldrb	r3, [r7, #23]
 8003538:	2b01      	cmp	r3, #1
 800353a:	d105      	bne.n	8003548 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800353c:	4b39      	ldr	r3, [pc, #228]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 800353e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003540:	4a38      	ldr	r2, [pc, #224]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 8003542:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003546:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	2b00      	cmp	r3, #0
 800354e:	f000 80a1 	beq.w	8003694 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003552:	4b34      	ldr	r3, [pc, #208]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f003 030c 	and.w	r3, r3, #12
 800355a:	2b08      	cmp	r3, #8
 800355c:	d05c      	beq.n	8003618 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	699b      	ldr	r3, [r3, #24]
 8003562:	2b02      	cmp	r3, #2
 8003564:	d141      	bne.n	80035ea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003566:	4b31      	ldr	r3, [pc, #196]	@ (800362c <HAL_RCC_OscConfig+0x478>)
 8003568:	2200      	movs	r2, #0
 800356a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800356c:	f7fe ff54 	bl	8002418 <HAL_GetTick>
 8003570:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003572:	e008      	b.n	8003586 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003574:	f7fe ff50 	bl	8002418 <HAL_GetTick>
 8003578:	4602      	mov	r2, r0
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	2b02      	cmp	r3, #2
 8003580:	d901      	bls.n	8003586 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e087      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003586:	4b27      	ldr	r3, [pc, #156]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1f0      	bne.n	8003574 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	69da      	ldr	r2, [r3, #28]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a1b      	ldr	r3, [r3, #32]
 800359a:	431a      	orrs	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a0:	019b      	lsls	r3, r3, #6
 80035a2:	431a      	orrs	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a8:	085b      	lsrs	r3, r3, #1
 80035aa:	3b01      	subs	r3, #1
 80035ac:	041b      	lsls	r3, r3, #16
 80035ae:	431a      	orrs	r2, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b4:	061b      	lsls	r3, r3, #24
 80035b6:	491b      	ldr	r1, [pc, #108]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035bc:	4b1b      	ldr	r3, [pc, #108]	@ (800362c <HAL_RCC_OscConfig+0x478>)
 80035be:	2201      	movs	r2, #1
 80035c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c2:	f7fe ff29 	bl	8002418 <HAL_GetTick>
 80035c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035c8:	e008      	b.n	80035dc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035ca:	f7fe ff25 	bl	8002418 <HAL_GetTick>
 80035ce:	4602      	mov	r2, r0
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	1ad3      	subs	r3, r2, r3
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d901      	bls.n	80035dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	e05c      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035dc:	4b11      	ldr	r3, [pc, #68]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d0f0      	beq.n	80035ca <HAL_RCC_OscConfig+0x416>
 80035e8:	e054      	b.n	8003694 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035ea:	4b10      	ldr	r3, [pc, #64]	@ (800362c <HAL_RCC_OscConfig+0x478>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f0:	f7fe ff12 	bl	8002418 <HAL_GetTick>
 80035f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035f6:	e008      	b.n	800360a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035f8:	f7fe ff0e 	bl	8002418 <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	2b02      	cmp	r3, #2
 8003604:	d901      	bls.n	800360a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e045      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800360a:	4b06      	ldr	r3, [pc, #24]	@ (8003624 <HAL_RCC_OscConfig+0x470>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1f0      	bne.n	80035f8 <HAL_RCC_OscConfig+0x444>
 8003616:	e03d      	b.n	8003694 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	2b01      	cmp	r3, #1
 800361e:	d107      	bne.n	8003630 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e038      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
 8003624:	40023800 	.word	0x40023800
 8003628:	40007000 	.word	0x40007000
 800362c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003630:	4b1b      	ldr	r3, [pc, #108]	@ (80036a0 <HAL_RCC_OscConfig+0x4ec>)
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d028      	beq.n	8003690 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003648:	429a      	cmp	r2, r3
 800364a:	d121      	bne.n	8003690 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003656:	429a      	cmp	r2, r3
 8003658:	d11a      	bne.n	8003690 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003660:	4013      	ands	r3, r2
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003666:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003668:	4293      	cmp	r3, r2
 800366a:	d111      	bne.n	8003690 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003676:	085b      	lsrs	r3, r3, #1
 8003678:	3b01      	subs	r3, #1
 800367a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800367c:	429a      	cmp	r2, r3
 800367e:	d107      	bne.n	8003690 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800368a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800368c:	429a      	cmp	r2, r3
 800368e:	d001      	beq.n	8003694 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e000      	b.n	8003696 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3718      	adds	r7, #24
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	40023800 	.word	0x40023800

080036a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d101      	bne.n	80036b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e0cc      	b.n	8003852 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036b8:	4b68      	ldr	r3, [pc, #416]	@ (800385c <HAL_RCC_ClockConfig+0x1b8>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 030f 	and.w	r3, r3, #15
 80036c0:	683a      	ldr	r2, [r7, #0]
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d90c      	bls.n	80036e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036c6:	4b65      	ldr	r3, [pc, #404]	@ (800385c <HAL_RCC_ClockConfig+0x1b8>)
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	b2d2      	uxtb	r2, r2
 80036cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ce:	4b63      	ldr	r3, [pc, #396]	@ (800385c <HAL_RCC_ClockConfig+0x1b8>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 030f 	and.w	r3, r3, #15
 80036d6:	683a      	ldr	r2, [r7, #0]
 80036d8:	429a      	cmp	r2, r3
 80036da:	d001      	beq.n	80036e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e0b8      	b.n	8003852 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0302 	and.w	r3, r3, #2
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d020      	beq.n	800372e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0304 	and.w	r3, r3, #4
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d005      	beq.n	8003704 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036f8:	4b59      	ldr	r3, [pc, #356]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	4a58      	ldr	r2, [pc, #352]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 80036fe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003702:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0308 	and.w	r3, r3, #8
 800370c:	2b00      	cmp	r3, #0
 800370e:	d005      	beq.n	800371c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003710:	4b53      	ldr	r3, [pc, #332]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	4a52      	ldr	r2, [pc, #328]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 8003716:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800371a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800371c:	4b50      	ldr	r3, [pc, #320]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	494d      	ldr	r1, [pc, #308]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 800372a:	4313      	orrs	r3, r2
 800372c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	2b00      	cmp	r3, #0
 8003738:	d044      	beq.n	80037c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	2b01      	cmp	r3, #1
 8003740:	d107      	bne.n	8003752 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003742:	4b47      	ldr	r3, [pc, #284]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d119      	bne.n	8003782 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e07f      	b.n	8003852 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	2b02      	cmp	r3, #2
 8003758:	d003      	beq.n	8003762 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800375e:	2b03      	cmp	r3, #3
 8003760:	d107      	bne.n	8003772 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003762:	4b3f      	ldr	r3, [pc, #252]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d109      	bne.n	8003782 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e06f      	b.n	8003852 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003772:	4b3b      	ldr	r3, [pc, #236]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d101      	bne.n	8003782 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e067      	b.n	8003852 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003782:	4b37      	ldr	r3, [pc, #220]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f023 0203 	bic.w	r2, r3, #3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	4934      	ldr	r1, [pc, #208]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 8003790:	4313      	orrs	r3, r2
 8003792:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003794:	f7fe fe40 	bl	8002418 <HAL_GetTick>
 8003798:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800379a:	e00a      	b.n	80037b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800379c:	f7fe fe3c 	bl	8002418 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d901      	bls.n	80037b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037ae:	2303      	movs	r3, #3
 80037b0:	e04f      	b.n	8003852 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037b2:	4b2b      	ldr	r3, [pc, #172]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f003 020c 	and.w	r2, r3, #12
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d1eb      	bne.n	800379c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037c4:	4b25      	ldr	r3, [pc, #148]	@ (800385c <HAL_RCC_ClockConfig+0x1b8>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f003 030f 	and.w	r3, r3, #15
 80037cc:	683a      	ldr	r2, [r7, #0]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d20c      	bcs.n	80037ec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037d2:	4b22      	ldr	r3, [pc, #136]	@ (800385c <HAL_RCC_ClockConfig+0x1b8>)
 80037d4:	683a      	ldr	r2, [r7, #0]
 80037d6:	b2d2      	uxtb	r2, r2
 80037d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037da:	4b20      	ldr	r3, [pc, #128]	@ (800385c <HAL_RCC_ClockConfig+0x1b8>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 030f 	and.w	r3, r3, #15
 80037e2:	683a      	ldr	r2, [r7, #0]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d001      	beq.n	80037ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e032      	b.n	8003852 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0304 	and.w	r3, r3, #4
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d008      	beq.n	800380a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037f8:	4b19      	ldr	r3, [pc, #100]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	4916      	ldr	r1, [pc, #88]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 8003806:	4313      	orrs	r3, r2
 8003808:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0308 	and.w	r3, r3, #8
 8003812:	2b00      	cmp	r3, #0
 8003814:	d009      	beq.n	800382a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003816:	4b12      	ldr	r3, [pc, #72]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	00db      	lsls	r3, r3, #3
 8003824:	490e      	ldr	r1, [pc, #56]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 8003826:	4313      	orrs	r3, r2
 8003828:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800382a:	f000 f821 	bl	8003870 <HAL_RCC_GetSysClockFreq>
 800382e:	4602      	mov	r2, r0
 8003830:	4b0b      	ldr	r3, [pc, #44]	@ (8003860 <HAL_RCC_ClockConfig+0x1bc>)
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	091b      	lsrs	r3, r3, #4
 8003836:	f003 030f 	and.w	r3, r3, #15
 800383a:	490a      	ldr	r1, [pc, #40]	@ (8003864 <HAL_RCC_ClockConfig+0x1c0>)
 800383c:	5ccb      	ldrb	r3, [r1, r3]
 800383e:	fa22 f303 	lsr.w	r3, r2, r3
 8003842:	4a09      	ldr	r2, [pc, #36]	@ (8003868 <HAL_RCC_ClockConfig+0x1c4>)
 8003844:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003846:	4b09      	ldr	r3, [pc, #36]	@ (800386c <HAL_RCC_ClockConfig+0x1c8>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4618      	mov	r0, r3
 800384c:	f7fe fda0 	bl	8002390 <HAL_InitTick>

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	40023c00 	.word	0x40023c00
 8003860:	40023800 	.word	0x40023800
 8003864:	080064e0 	.word	0x080064e0
 8003868:	20000004 	.word	0x20000004
 800386c:	20000008 	.word	0x20000008

08003870 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003870:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003874:	b090      	sub	sp, #64	@ 0x40
 8003876:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003878:	2300      	movs	r3, #0
 800387a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800387c:	2300      	movs	r3, #0
 800387e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003880:	2300      	movs	r3, #0
 8003882:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003884:	2300      	movs	r3, #0
 8003886:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003888:	4b59      	ldr	r3, [pc, #356]	@ (80039f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f003 030c 	and.w	r3, r3, #12
 8003890:	2b08      	cmp	r3, #8
 8003892:	d00d      	beq.n	80038b0 <HAL_RCC_GetSysClockFreq+0x40>
 8003894:	2b08      	cmp	r3, #8
 8003896:	f200 80a1 	bhi.w	80039dc <HAL_RCC_GetSysClockFreq+0x16c>
 800389a:	2b00      	cmp	r3, #0
 800389c:	d002      	beq.n	80038a4 <HAL_RCC_GetSysClockFreq+0x34>
 800389e:	2b04      	cmp	r3, #4
 80038a0:	d003      	beq.n	80038aa <HAL_RCC_GetSysClockFreq+0x3a>
 80038a2:	e09b      	b.n	80039dc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038a4:	4b53      	ldr	r3, [pc, #332]	@ (80039f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80038a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80038a8:	e09b      	b.n	80039e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038aa:	4b53      	ldr	r3, [pc, #332]	@ (80039f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80038ac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80038ae:	e098      	b.n	80039e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038b0:	4b4f      	ldr	r3, [pc, #316]	@ (80039f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038b8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038ba:	4b4d      	ldr	r3, [pc, #308]	@ (80039f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d028      	beq.n	8003918 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038c6:	4b4a      	ldr	r3, [pc, #296]	@ (80039f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	099b      	lsrs	r3, r3, #6
 80038cc:	2200      	movs	r2, #0
 80038ce:	623b      	str	r3, [r7, #32]
 80038d0:	627a      	str	r2, [r7, #36]	@ 0x24
 80038d2:	6a3b      	ldr	r3, [r7, #32]
 80038d4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80038d8:	2100      	movs	r1, #0
 80038da:	4b47      	ldr	r3, [pc, #284]	@ (80039f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80038dc:	fb03 f201 	mul.w	r2, r3, r1
 80038e0:	2300      	movs	r3, #0
 80038e2:	fb00 f303 	mul.w	r3, r0, r3
 80038e6:	4413      	add	r3, r2
 80038e8:	4a43      	ldr	r2, [pc, #268]	@ (80039f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80038ea:	fba0 1202 	umull	r1, r2, r0, r2
 80038ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038f0:	460a      	mov	r2, r1
 80038f2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80038f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038f6:	4413      	add	r3, r2
 80038f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038fc:	2200      	movs	r2, #0
 80038fe:	61bb      	str	r3, [r7, #24]
 8003900:	61fa      	str	r2, [r7, #28]
 8003902:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003906:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800390a:	f7fc fcc9 	bl	80002a0 <__aeabi_uldivmod>
 800390e:	4602      	mov	r2, r0
 8003910:	460b      	mov	r3, r1
 8003912:	4613      	mov	r3, r2
 8003914:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003916:	e053      	b.n	80039c0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003918:	4b35      	ldr	r3, [pc, #212]	@ (80039f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	099b      	lsrs	r3, r3, #6
 800391e:	2200      	movs	r2, #0
 8003920:	613b      	str	r3, [r7, #16]
 8003922:	617a      	str	r2, [r7, #20]
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800392a:	f04f 0b00 	mov.w	fp, #0
 800392e:	4652      	mov	r2, sl
 8003930:	465b      	mov	r3, fp
 8003932:	f04f 0000 	mov.w	r0, #0
 8003936:	f04f 0100 	mov.w	r1, #0
 800393a:	0159      	lsls	r1, r3, #5
 800393c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003940:	0150      	lsls	r0, r2, #5
 8003942:	4602      	mov	r2, r0
 8003944:	460b      	mov	r3, r1
 8003946:	ebb2 080a 	subs.w	r8, r2, sl
 800394a:	eb63 090b 	sbc.w	r9, r3, fp
 800394e:	f04f 0200 	mov.w	r2, #0
 8003952:	f04f 0300 	mov.w	r3, #0
 8003956:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800395a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800395e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003962:	ebb2 0408 	subs.w	r4, r2, r8
 8003966:	eb63 0509 	sbc.w	r5, r3, r9
 800396a:	f04f 0200 	mov.w	r2, #0
 800396e:	f04f 0300 	mov.w	r3, #0
 8003972:	00eb      	lsls	r3, r5, #3
 8003974:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003978:	00e2      	lsls	r2, r4, #3
 800397a:	4614      	mov	r4, r2
 800397c:	461d      	mov	r5, r3
 800397e:	eb14 030a 	adds.w	r3, r4, sl
 8003982:	603b      	str	r3, [r7, #0]
 8003984:	eb45 030b 	adc.w	r3, r5, fp
 8003988:	607b      	str	r3, [r7, #4]
 800398a:	f04f 0200 	mov.w	r2, #0
 800398e:	f04f 0300 	mov.w	r3, #0
 8003992:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003996:	4629      	mov	r1, r5
 8003998:	028b      	lsls	r3, r1, #10
 800399a:	4621      	mov	r1, r4
 800399c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039a0:	4621      	mov	r1, r4
 80039a2:	028a      	lsls	r2, r1, #10
 80039a4:	4610      	mov	r0, r2
 80039a6:	4619      	mov	r1, r3
 80039a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039aa:	2200      	movs	r2, #0
 80039ac:	60bb      	str	r3, [r7, #8]
 80039ae:	60fa      	str	r2, [r7, #12]
 80039b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039b4:	f7fc fc74 	bl	80002a0 <__aeabi_uldivmod>
 80039b8:	4602      	mov	r2, r0
 80039ba:	460b      	mov	r3, r1
 80039bc:	4613      	mov	r3, r2
 80039be:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80039c0:	4b0b      	ldr	r3, [pc, #44]	@ (80039f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	0c1b      	lsrs	r3, r3, #16
 80039c6:	f003 0303 	and.w	r3, r3, #3
 80039ca:	3301      	adds	r3, #1
 80039cc:	005b      	lsls	r3, r3, #1
 80039ce:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80039d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80039d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80039da:	e002      	b.n	80039e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039dc:	4b05      	ldr	r3, [pc, #20]	@ (80039f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80039de:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80039e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3740      	adds	r7, #64	@ 0x40
 80039e8:	46bd      	mov	sp, r7
 80039ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039ee:	bf00      	nop
 80039f0:	40023800 	.word	0x40023800
 80039f4:	00f42400 	.word	0x00f42400
 80039f8:	017d7840 	.word	0x017d7840

080039fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039fc:	b480      	push	{r7}
 80039fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a00:	4b03      	ldr	r3, [pc, #12]	@ (8003a10 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a02:	681b      	ldr	r3, [r3, #0]
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	20000004 	.word	0x20000004

08003a14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a18:	f7ff fff0 	bl	80039fc <HAL_RCC_GetHCLKFreq>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	4b05      	ldr	r3, [pc, #20]	@ (8003a34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	0a9b      	lsrs	r3, r3, #10
 8003a24:	f003 0307 	and.w	r3, r3, #7
 8003a28:	4903      	ldr	r1, [pc, #12]	@ (8003a38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a2a:	5ccb      	ldrb	r3, [r1, r3]
 8003a2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	40023800 	.word	0x40023800
 8003a38:	080064f0 	.word	0x080064f0

08003a3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a40:	f7ff ffdc 	bl	80039fc <HAL_RCC_GetHCLKFreq>
 8003a44:	4602      	mov	r2, r0
 8003a46:	4b05      	ldr	r3, [pc, #20]	@ (8003a5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	0b5b      	lsrs	r3, r3, #13
 8003a4c:	f003 0307 	and.w	r3, r3, #7
 8003a50:	4903      	ldr	r1, [pc, #12]	@ (8003a60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a52:	5ccb      	ldrb	r3, [r1, r3]
 8003a54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	40023800 	.word	0x40023800
 8003a60:	080064f0 	.word	0x080064f0

08003a64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b082      	sub	sp, #8
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e07b      	b.n	8003b6e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d108      	bne.n	8003a90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a86:	d009      	beq.n	8003a9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	61da      	str	r2, [r3, #28]
 8003a8e:	e005      	b.n	8003a9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d106      	bne.n	8003abc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7fe fa84 	bl	8001fc4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2202      	movs	r2, #2
 8003ac0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ad2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003ae4:	431a      	orrs	r2, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003aee:	431a      	orrs	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	f003 0302 	and.w	r3, r3, #2
 8003af8:	431a      	orrs	r2, r3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	431a      	orrs	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b0c:	431a      	orrs	r2, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69db      	ldr	r3, [r3, #28]
 8003b12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b16:	431a      	orrs	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a1b      	ldr	r3, [r3, #32]
 8003b1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b20:	ea42 0103 	orr.w	r1, r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b28:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	430a      	orrs	r2, r1
 8003b32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	0c1b      	lsrs	r3, r3, #16
 8003b3a:	f003 0104 	and.w	r1, r3, #4
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b42:	f003 0210 	and.w	r2, r3, #16
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	69da      	ldr	r2, [r3, #28]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b082      	sub	sp, #8
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d101      	bne.n	8003b88 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e042      	b.n	8003c0e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d106      	bne.n	8003ba2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f7fe fa59 	bl	8002054 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2224      	movs	r2, #36	@ 0x24
 8003ba6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68da      	ldr	r2, [r3, #12]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003bb8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f000 fe16 	bl	80047ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	691a      	ldr	r2, [r3, #16]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003bce:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695a      	ldr	r2, [r3, #20]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003bde:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	68da      	ldr	r2, [r3, #12]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003bee:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2220      	movs	r2, #32
 8003bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2220      	movs	r2, #32
 8003c02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}

08003c16 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c16:	b580      	push	{r7, lr}
 8003c18:	b08a      	sub	sp, #40	@ 0x28
 8003c1a:	af02      	add	r7, sp, #8
 8003c1c:	60f8      	str	r0, [r7, #12]
 8003c1e:	60b9      	str	r1, [r7, #8]
 8003c20:	603b      	str	r3, [r7, #0]
 8003c22:	4613      	mov	r3, r2
 8003c24:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003c26:	2300      	movs	r3, #0
 8003c28:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	2b20      	cmp	r3, #32
 8003c34:	d175      	bne.n	8003d22 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d002      	beq.n	8003c42 <HAL_UART_Transmit+0x2c>
 8003c3c:	88fb      	ldrh	r3, [r7, #6]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e06e      	b.n	8003d24 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2221      	movs	r2, #33	@ 0x21
 8003c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c54:	f7fe fbe0 	bl	8002418 <HAL_GetTick>
 8003c58:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	88fa      	ldrh	r2, [r7, #6]
 8003c5e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	88fa      	ldrh	r2, [r7, #6]
 8003c64:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c6e:	d108      	bne.n	8003c82 <HAL_UART_Transmit+0x6c>
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	691b      	ldr	r3, [r3, #16]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d104      	bne.n	8003c82 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	61bb      	str	r3, [r7, #24]
 8003c80:	e003      	b.n	8003c8a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c86:	2300      	movs	r3, #0
 8003c88:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c8a:	e02e      	b.n	8003cea <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	9300      	str	r3, [sp, #0]
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	2200      	movs	r2, #0
 8003c94:	2180      	movs	r1, #128	@ 0x80
 8003c96:	68f8      	ldr	r0, [r7, #12]
 8003c98:	f000 fbb4 	bl	8004404 <UART_WaitOnFlagUntilTimeout>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d005      	beq.n	8003cae <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2220      	movs	r2, #32
 8003ca6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e03a      	b.n	8003d24 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d10b      	bne.n	8003ccc <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	881b      	ldrh	r3, [r3, #0]
 8003cb8:	461a      	mov	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003cc2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	3302      	adds	r3, #2
 8003cc8:	61bb      	str	r3, [r7, #24]
 8003cca:	e007      	b.n	8003cdc <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	781a      	ldrb	r2, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	3301      	adds	r3, #1
 8003cda:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	3b01      	subs	r3, #1
 8003ce4:	b29a      	uxth	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d1cb      	bne.n	8003c8c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	9300      	str	r3, [sp, #0]
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	2140      	movs	r1, #64	@ 0x40
 8003cfe:	68f8      	ldr	r0, [r7, #12]
 8003d00:	f000 fb80 	bl	8004404 <UART_WaitOnFlagUntilTimeout>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d005      	beq.n	8003d16 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2220      	movs	r2, #32
 8003d0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e006      	b.n	8003d24 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2220      	movs	r2, #32
 8003d1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	e000      	b.n	8003d24 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003d22:	2302      	movs	r3, #2
  }
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3720      	adds	r7, #32
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}

08003d2c <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b08a      	sub	sp, #40	@ 0x28
 8003d30:	af02      	add	r7, sp, #8
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	60b9      	str	r1, [r7, #8]
 8003d36:	603b      	str	r3, [r7, #0]
 8003d38:	4613      	mov	r3, r2
 8003d3a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	2b20      	cmp	r3, #32
 8003d4a:	f040 8081 	bne.w	8003e50 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d002      	beq.n	8003d5a <HAL_UART_Receive+0x2e>
 8003d54:	88fb      	ldrh	r3, [r7, #6]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d101      	bne.n	8003d5e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e079      	b.n	8003e52 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2222      	movs	r2, #34	@ 0x22
 8003d68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d72:	f7fe fb51 	bl	8002418 <HAL_GetTick>
 8003d76:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	88fa      	ldrh	r2, [r7, #6]
 8003d7c:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	88fa      	ldrh	r2, [r7, #6]
 8003d82:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d8c:	d108      	bne.n	8003da0 <HAL_UART_Receive+0x74>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	691b      	ldr	r3, [r3, #16]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d104      	bne.n	8003da0 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003d96:	2300      	movs	r3, #0
 8003d98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	61bb      	str	r3, [r7, #24]
 8003d9e:	e003      	b.n	8003da8 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003da4:	2300      	movs	r3, #0
 8003da6:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003da8:	e047      	b.n	8003e3a <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	9300      	str	r3, [sp, #0]
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	2200      	movs	r2, #0
 8003db2:	2120      	movs	r1, #32
 8003db4:	68f8      	ldr	r0, [r7, #12]
 8003db6:	f000 fb25 	bl	8004404 <UART_WaitOnFlagUntilTimeout>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d005      	beq.n	8003dcc <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e042      	b.n	8003e52 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10c      	bne.n	8003dec <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	3302      	adds	r3, #2
 8003de8:	61bb      	str	r3, [r7, #24]
 8003dea:	e01f      	b.n	8003e2c <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003df4:	d007      	beq.n	8003e06 <HAL_UART_Receive+0xda>
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10a      	bne.n	8003e14 <HAL_UART_Receive+0xe8>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	691b      	ldr	r3, [r3, #16]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d106      	bne.n	8003e14 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	b2da      	uxtb	r2, r3
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	701a      	strb	r2, [r3, #0]
 8003e12:	e008      	b.n	8003e26 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e20:	b2da      	uxtb	r2, r3
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	3301      	adds	r3, #1
 8003e2a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	3b01      	subs	r3, #1
 8003e34:	b29a      	uxth	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1b2      	bne.n	8003daa <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2220      	movs	r2, #32
 8003e48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	e000      	b.n	8003e52 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003e50:	2302      	movs	r3, #2
  }
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3720      	adds	r7, #32
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
	...

08003e5c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b0ba      	sub	sp, #232	@ 0xe8
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	695b      	ldr	r3, [r3, #20]
 8003e7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003e82:	2300      	movs	r3, #0
 8003e84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e92:	f003 030f 	and.w	r3, r3, #15
 8003e96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003e9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d10f      	bne.n	8003ec2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ea6:	f003 0320 	and.w	r3, r3, #32
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d009      	beq.n	8003ec2 <HAL_UART_IRQHandler+0x66>
 8003eae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003eb2:	f003 0320 	and.w	r3, r3, #32
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d003      	beq.n	8003ec2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f000 fbd7 	bl	800466e <UART_Receive_IT>
      return;
 8003ec0:	e273      	b.n	80043aa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003ec2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f000 80de 	beq.w	8004088 <HAL_UART_IRQHandler+0x22c>
 8003ecc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d106      	bne.n	8003ee6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ed8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003edc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	f000 80d1 	beq.w	8004088 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d00b      	beq.n	8003f0a <HAL_UART_IRQHandler+0xae>
 8003ef2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d005      	beq.n	8003f0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f02:	f043 0201 	orr.w	r2, r3, #1
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f0e:	f003 0304 	and.w	r3, r3, #4
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00b      	beq.n	8003f2e <HAL_UART_IRQHandler+0xd2>
 8003f16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d005      	beq.n	8003f2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f26:	f043 0202 	orr.w	r2, r3, #2
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f32:	f003 0302 	and.w	r3, r3, #2
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00b      	beq.n	8003f52 <HAL_UART_IRQHandler+0xf6>
 8003f3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f3e:	f003 0301 	and.w	r3, r3, #1
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d005      	beq.n	8003f52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f4a:	f043 0204 	orr.w	r2, r3, #4
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f56:	f003 0308 	and.w	r3, r3, #8
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d011      	beq.n	8003f82 <HAL_UART_IRQHandler+0x126>
 8003f5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f62:	f003 0320 	and.w	r3, r3, #32
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d105      	bne.n	8003f76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d005      	beq.n	8003f82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f7a:	f043 0208 	orr.w	r2, r3, #8
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f000 820a 	beq.w	80043a0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f90:	f003 0320 	and.w	r3, r3, #32
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d008      	beq.n	8003faa <HAL_UART_IRQHandler+0x14e>
 8003f98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f9c:	f003 0320 	and.w	r3, r3, #32
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d002      	beq.n	8003faa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f000 fb62 	bl	800466e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fb4:	2b40      	cmp	r3, #64	@ 0x40
 8003fb6:	bf0c      	ite	eq
 8003fb8:	2301      	moveq	r3, #1
 8003fba:	2300      	movne	r3, #0
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fc6:	f003 0308 	and.w	r3, r3, #8
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d103      	bne.n	8003fd6 <HAL_UART_IRQHandler+0x17a>
 8003fce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d04f      	beq.n	8004076 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 fa6d 	bl	80044b6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fe6:	2b40      	cmp	r3, #64	@ 0x40
 8003fe8:	d141      	bne.n	800406e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	3314      	adds	r3, #20
 8003ff0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003ff8:	e853 3f00 	ldrex	r3, [r3]
 8003ffc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004000:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004004:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004008:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	3314      	adds	r3, #20
 8004012:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004016:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800401a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800401e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004022:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004026:	e841 2300 	strex	r3, r2, [r1]
 800402a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800402e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1d9      	bne.n	8003fea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800403a:	2b00      	cmp	r3, #0
 800403c:	d013      	beq.n	8004066 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004042:	4a8a      	ldr	r2, [pc, #552]	@ (800426c <HAL_UART_IRQHandler+0x410>)
 8004044:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800404a:	4618      	mov	r0, r3
 800404c:	f7fe fc44 	bl	80028d8 <HAL_DMA_Abort_IT>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d016      	beq.n	8004084 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800405a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800405c:	687a      	ldr	r2, [r7, #4]
 800405e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004060:	4610      	mov	r0, r2
 8004062:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004064:	e00e      	b.n	8004084 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 f9b6 	bl	80043d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800406c:	e00a      	b.n	8004084 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f9b2 	bl	80043d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004074:	e006      	b.n	8004084 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 f9ae 	bl	80043d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004082:	e18d      	b.n	80043a0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004084:	bf00      	nop
    return;
 8004086:	e18b      	b.n	80043a0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408c:	2b01      	cmp	r3, #1
 800408e:	f040 8167 	bne.w	8004360 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004096:	f003 0310 	and.w	r3, r3, #16
 800409a:	2b00      	cmp	r3, #0
 800409c:	f000 8160 	beq.w	8004360 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80040a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040a4:	f003 0310 	and.w	r3, r3, #16
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f000 8159 	beq.w	8004360 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040ae:	2300      	movs	r3, #0
 80040b0:	60bb      	str	r3, [r7, #8]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	60bb      	str	r3, [r7, #8]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	60bb      	str	r3, [r7, #8]
 80040c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040ce:	2b40      	cmp	r3, #64	@ 0x40
 80040d0:	f040 80ce 	bne.w	8004270 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80040e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	f000 80a9 	beq.w	800423c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80040ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80040f2:	429a      	cmp	r2, r3
 80040f4:	f080 80a2 	bcs.w	800423c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80040fe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004104:	69db      	ldr	r3, [r3, #28]
 8004106:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800410a:	f000 8088 	beq.w	800421e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	330c      	adds	r3, #12
 8004114:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004118:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800411c:	e853 3f00 	ldrex	r3, [r3]
 8004120:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004124:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004128:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800412c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	330c      	adds	r3, #12
 8004136:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800413a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800413e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004142:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004146:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800414a:	e841 2300 	strex	r3, r2, [r1]
 800414e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004152:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004156:	2b00      	cmp	r3, #0
 8004158:	d1d9      	bne.n	800410e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	3314      	adds	r3, #20
 8004160:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004162:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004164:	e853 3f00 	ldrex	r3, [r3]
 8004168:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800416a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800416c:	f023 0301 	bic.w	r3, r3, #1
 8004170:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	3314      	adds	r3, #20
 800417a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800417e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004182:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004184:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004186:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800418a:	e841 2300 	strex	r3, r2, [r1]
 800418e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004190:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1e1      	bne.n	800415a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	3314      	adds	r3, #20
 800419c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800419e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041a0:	e853 3f00 	ldrex	r3, [r3]
 80041a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80041a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	3314      	adds	r3, #20
 80041b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80041ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80041bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80041c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80041c2:	e841 2300 	strex	r3, r2, [r1]
 80041c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80041c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d1e3      	bne.n	8004196 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2220      	movs	r2, #32
 80041d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	330c      	adds	r3, #12
 80041e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041e6:	e853 3f00 	ldrex	r3, [r3]
 80041ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80041ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041ee:	f023 0310 	bic.w	r3, r3, #16
 80041f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	330c      	adds	r3, #12
 80041fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004200:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004202:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004204:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004206:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004208:	e841 2300 	strex	r3, r2, [r1]
 800420c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800420e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004210:	2b00      	cmp	r3, #0
 8004212:	d1e3      	bne.n	80041dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004218:	4618      	mov	r0, r3
 800421a:	f7fe faed 	bl	80027f8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2202      	movs	r2, #2
 8004222:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800422c:	b29b      	uxth	r3, r3
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	b29b      	uxth	r3, r3
 8004232:	4619      	mov	r1, r3
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f000 f8d9 	bl	80043ec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800423a:	e0b3      	b.n	80043a4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004240:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004244:	429a      	cmp	r2, r3
 8004246:	f040 80ad 	bne.w	80043a4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800424e:	69db      	ldr	r3, [r3, #28]
 8004250:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004254:	f040 80a6 	bne.w	80043a4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2202      	movs	r2, #2
 800425c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004262:	4619      	mov	r1, r3
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f000 f8c1 	bl	80043ec <HAL_UARTEx_RxEventCallback>
      return;
 800426a:	e09b      	b.n	80043a4 <HAL_UART_IRQHandler+0x548>
 800426c:	0800457d 	.word	0x0800457d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004278:	b29b      	uxth	r3, r3
 800427a:	1ad3      	subs	r3, r2, r3
 800427c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004284:	b29b      	uxth	r3, r3
 8004286:	2b00      	cmp	r3, #0
 8004288:	f000 808e 	beq.w	80043a8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800428c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004290:	2b00      	cmp	r3, #0
 8004292:	f000 8089 	beq.w	80043a8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	330c      	adds	r3, #12
 800429c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800429e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042a0:	e853 3f00 	ldrex	r3, [r3]
 80042a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	330c      	adds	r3, #12
 80042b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80042ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80042bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042c2:	e841 2300 	strex	r3, r2, [r1]
 80042c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1e3      	bne.n	8004296 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	3314      	adds	r3, #20
 80042d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d8:	e853 3f00 	ldrex	r3, [r3]
 80042dc:	623b      	str	r3, [r7, #32]
   return(result);
 80042de:	6a3b      	ldr	r3, [r7, #32]
 80042e0:	f023 0301 	bic.w	r3, r3, #1
 80042e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	3314      	adds	r3, #20
 80042ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80042f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80042f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042fa:	e841 2300 	strex	r3, r2, [r1]
 80042fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004302:	2b00      	cmp	r3, #0
 8004304:	d1e3      	bne.n	80042ce <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2220      	movs	r2, #32
 800430a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	330c      	adds	r3, #12
 800431a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	e853 3f00 	ldrex	r3, [r3]
 8004322:	60fb      	str	r3, [r7, #12]
   return(result);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f023 0310 	bic.w	r3, r3, #16
 800432a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	330c      	adds	r3, #12
 8004334:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004338:	61fa      	str	r2, [r7, #28]
 800433a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800433c:	69b9      	ldr	r1, [r7, #24]
 800433e:	69fa      	ldr	r2, [r7, #28]
 8004340:	e841 2300 	strex	r3, r2, [r1]
 8004344:	617b      	str	r3, [r7, #20]
   return(result);
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1e3      	bne.n	8004314 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2202      	movs	r2, #2
 8004350:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004352:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004356:	4619      	mov	r1, r3
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f000 f847 	bl	80043ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800435e:	e023      	b.n	80043a8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004360:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004364:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004368:	2b00      	cmp	r3, #0
 800436a:	d009      	beq.n	8004380 <HAL_UART_IRQHandler+0x524>
 800436c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004370:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004374:	2b00      	cmp	r3, #0
 8004376:	d003      	beq.n	8004380 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 f910 	bl	800459e <UART_Transmit_IT>
    return;
 800437e:	e014      	b.n	80043aa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004388:	2b00      	cmp	r3, #0
 800438a:	d00e      	beq.n	80043aa <HAL_UART_IRQHandler+0x54e>
 800438c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004390:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004394:	2b00      	cmp	r3, #0
 8004396:	d008      	beq.n	80043aa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 f950 	bl	800463e <UART_EndTransmit_IT>
    return;
 800439e:	e004      	b.n	80043aa <HAL_UART_IRQHandler+0x54e>
    return;
 80043a0:	bf00      	nop
 80043a2:	e002      	b.n	80043aa <HAL_UART_IRQHandler+0x54e>
      return;
 80043a4:	bf00      	nop
 80043a6:	e000      	b.n	80043aa <HAL_UART_IRQHandler+0x54e>
      return;
 80043a8:	bf00      	nop
  }
}
 80043aa:	37e8      	adds	r7, #232	@ 0xe8
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043b8:	bf00      	nop
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr

080043c4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80043cc:	bf00      	nop
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr

080043d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80043e0:	bf00      	nop
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	460b      	mov	r3, r1
 80043f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80043f8:	bf00      	nop
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b086      	sub	sp, #24
 8004408:	af00      	add	r7, sp, #0
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	60b9      	str	r1, [r7, #8]
 800440e:	603b      	str	r3, [r7, #0]
 8004410:	4613      	mov	r3, r2
 8004412:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004414:	e03b      	b.n	800448e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004416:	6a3b      	ldr	r3, [r7, #32]
 8004418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800441c:	d037      	beq.n	800448e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800441e:	f7fd fffb 	bl	8002418 <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	6a3a      	ldr	r2, [r7, #32]
 800442a:	429a      	cmp	r2, r3
 800442c:	d302      	bcc.n	8004434 <UART_WaitOnFlagUntilTimeout+0x30>
 800442e:	6a3b      	ldr	r3, [r7, #32]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d101      	bne.n	8004438 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004434:	2303      	movs	r3, #3
 8004436:	e03a      	b.n	80044ae <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	f003 0304 	and.w	r3, r3, #4
 8004442:	2b00      	cmp	r3, #0
 8004444:	d023      	beq.n	800448e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	2b80      	cmp	r3, #128	@ 0x80
 800444a:	d020      	beq.n	800448e <UART_WaitOnFlagUntilTimeout+0x8a>
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	2b40      	cmp	r3, #64	@ 0x40
 8004450:	d01d      	beq.n	800448e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0308 	and.w	r3, r3, #8
 800445c:	2b08      	cmp	r3, #8
 800445e:	d116      	bne.n	800448e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004460:	2300      	movs	r3, #0
 8004462:	617b      	str	r3, [r7, #20]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	617b      	str	r3, [r7, #20]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	617b      	str	r3, [r7, #20]
 8004474:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004476:	68f8      	ldr	r0, [r7, #12]
 8004478:	f000 f81d 	bl	80044b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2208      	movs	r2, #8
 8004480:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e00f      	b.n	80044ae <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	4013      	ands	r3, r2
 8004498:	68ba      	ldr	r2, [r7, #8]
 800449a:	429a      	cmp	r2, r3
 800449c:	bf0c      	ite	eq
 800449e:	2301      	moveq	r3, #1
 80044a0:	2300      	movne	r3, #0
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	461a      	mov	r2, r3
 80044a6:	79fb      	ldrb	r3, [r7, #7]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d0b4      	beq.n	8004416 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3718      	adds	r7, #24
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}

080044b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b095      	sub	sp, #84	@ 0x54
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	330c      	adds	r3, #12
 80044c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044c8:	e853 3f00 	ldrex	r3, [r3]
 80044cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	330c      	adds	r3, #12
 80044dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80044de:	643a      	str	r2, [r7, #64]	@ 0x40
 80044e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044e6:	e841 2300 	strex	r3, r2, [r1]
 80044ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1e5      	bne.n	80044be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	3314      	adds	r3, #20
 80044f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044fa:	6a3b      	ldr	r3, [r7, #32]
 80044fc:	e853 3f00 	ldrex	r3, [r3]
 8004500:	61fb      	str	r3, [r7, #28]
   return(result);
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	f023 0301 	bic.w	r3, r3, #1
 8004508:	64bb      	str	r3, [r7, #72]	@ 0x48
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	3314      	adds	r3, #20
 8004510:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004512:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004514:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004516:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004518:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800451a:	e841 2300 	strex	r3, r2, [r1]
 800451e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004522:	2b00      	cmp	r3, #0
 8004524:	d1e5      	bne.n	80044f2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452a:	2b01      	cmp	r3, #1
 800452c:	d119      	bne.n	8004562 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	330c      	adds	r3, #12
 8004534:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	e853 3f00 	ldrex	r3, [r3]
 800453c:	60bb      	str	r3, [r7, #8]
   return(result);
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	f023 0310 	bic.w	r3, r3, #16
 8004544:	647b      	str	r3, [r7, #68]	@ 0x44
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	330c      	adds	r3, #12
 800454c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800454e:	61ba      	str	r2, [r7, #24]
 8004550:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004552:	6979      	ldr	r1, [r7, #20]
 8004554:	69ba      	ldr	r2, [r7, #24]
 8004556:	e841 2300 	strex	r3, r2, [r1]
 800455a:	613b      	str	r3, [r7, #16]
   return(result);
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d1e5      	bne.n	800452e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2220      	movs	r2, #32
 8004566:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004570:	bf00      	nop
 8004572:	3754      	adds	r7, #84	@ 0x54
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004588:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f7ff ff21 	bl	80043d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004596:	bf00      	nop
 8004598:	3710      	adds	r7, #16
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}

0800459e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800459e:	b480      	push	{r7}
 80045a0:	b085      	sub	sp, #20
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b21      	cmp	r3, #33	@ 0x21
 80045b0:	d13e      	bne.n	8004630 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045ba:	d114      	bne.n	80045e6 <UART_Transmit_IT+0x48>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	691b      	ldr	r3, [r3, #16]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d110      	bne.n	80045e6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a1b      	ldr	r3, [r3, #32]
 80045c8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	881b      	ldrh	r3, [r3, #0]
 80045ce:	461a      	mov	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045d8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	1c9a      	adds	r2, r3, #2
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	621a      	str	r2, [r3, #32]
 80045e4:	e008      	b.n	80045f8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	1c59      	adds	r1, r3, #1
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	6211      	str	r1, [r2, #32]
 80045f0:	781a      	ldrb	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	3b01      	subs	r3, #1
 8004600:	b29b      	uxth	r3, r3
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	4619      	mov	r1, r3
 8004606:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004608:	2b00      	cmp	r3, #0
 800460a:	d10f      	bne.n	800462c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68da      	ldr	r2, [r3, #12]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800461a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68da      	ldr	r2, [r3, #12]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800462a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800462c:	2300      	movs	r3, #0
 800462e:	e000      	b.n	8004632 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004630:	2302      	movs	r3, #2
  }
}
 8004632:	4618      	mov	r0, r3
 8004634:	3714      	adds	r7, #20
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr

0800463e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800463e:	b580      	push	{r7, lr}
 8004640:	b082      	sub	sp, #8
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68da      	ldr	r2, [r3, #12]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004654:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2220      	movs	r2, #32
 800465a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f7ff fea6 	bl	80043b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b08c      	sub	sp, #48	@ 0x30
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004676:	2300      	movs	r3, #0
 8004678:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800467a:	2300      	movs	r3, #0
 800467c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b22      	cmp	r3, #34	@ 0x22
 8004688:	f040 80aa 	bne.w	80047e0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004694:	d115      	bne.n	80046c2 <UART_Receive_IT+0x54>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d111      	bne.n	80046c2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046b0:	b29a      	uxth	r2, r3
 80046b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ba:	1c9a      	adds	r2, r3, #2
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	629a      	str	r2, [r3, #40]	@ 0x28
 80046c0:	e024      	b.n	800470c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046d0:	d007      	beq.n	80046e2 <UART_Receive_IT+0x74>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d10a      	bne.n	80046f0 <UART_Receive_IT+0x82>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	691b      	ldr	r3, [r3, #16]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d106      	bne.n	80046f0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ec:	701a      	strb	r2, [r3, #0]
 80046ee:	e008      	b.n	8004702 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046fc:	b2da      	uxtb	r2, r3
 80046fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004700:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004706:	1c5a      	adds	r2, r3, #1
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004710:	b29b      	uxth	r3, r3
 8004712:	3b01      	subs	r3, #1
 8004714:	b29b      	uxth	r3, r3
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	4619      	mov	r1, r3
 800471a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800471c:	2b00      	cmp	r3, #0
 800471e:	d15d      	bne.n	80047dc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68da      	ldr	r2, [r3, #12]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f022 0220 	bic.w	r2, r2, #32
 800472e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68da      	ldr	r2, [r3, #12]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800473e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	695a      	ldr	r2, [r3, #20]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f022 0201 	bic.w	r2, r2, #1
 800474e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2220      	movs	r2, #32
 8004754:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004762:	2b01      	cmp	r3, #1
 8004764:	d135      	bne.n	80047d2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	330c      	adds	r3, #12
 8004772:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	e853 3f00 	ldrex	r3, [r3]
 800477a:	613b      	str	r3, [r7, #16]
   return(result);
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	f023 0310 	bic.w	r3, r3, #16
 8004782:	627b      	str	r3, [r7, #36]	@ 0x24
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	330c      	adds	r3, #12
 800478a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800478c:	623a      	str	r2, [r7, #32]
 800478e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004790:	69f9      	ldr	r1, [r7, #28]
 8004792:	6a3a      	ldr	r2, [r7, #32]
 8004794:	e841 2300 	strex	r3, r2, [r1]
 8004798:	61bb      	str	r3, [r7, #24]
   return(result);
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d1e5      	bne.n	800476c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0310 	and.w	r3, r3, #16
 80047aa:	2b10      	cmp	r3, #16
 80047ac:	d10a      	bne.n	80047c4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047ae:	2300      	movs	r3, #0
 80047b0:	60fb      	str	r3, [r7, #12]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	60fb      	str	r3, [r7, #12]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	60fb      	str	r3, [r7, #12]
 80047c2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80047c8:	4619      	mov	r1, r3
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f7ff fe0e 	bl	80043ec <HAL_UARTEx_RxEventCallback>
 80047d0:	e002      	b.n	80047d8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f7ff fdf6 	bl	80043c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80047d8:	2300      	movs	r3, #0
 80047da:	e002      	b.n	80047e2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80047dc:	2300      	movs	r3, #0
 80047de:	e000      	b.n	80047e2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80047e0:	2302      	movs	r3, #2
  }
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3730      	adds	r7, #48	@ 0x30
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
	...

080047ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047f0:	b0c0      	sub	sp, #256	@ 0x100
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004808:	68d9      	ldr	r1, [r3, #12]
 800480a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	ea40 0301 	orr.w	r3, r0, r1
 8004814:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800481a:	689a      	ldr	r2, [r3, #8]
 800481c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004820:	691b      	ldr	r3, [r3, #16]
 8004822:	431a      	orrs	r2, r3
 8004824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004828:	695b      	ldr	r3, [r3, #20]
 800482a:	431a      	orrs	r2, r3
 800482c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004830:	69db      	ldr	r3, [r3, #28]
 8004832:	4313      	orrs	r3, r2
 8004834:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004844:	f021 010c 	bic.w	r1, r1, #12
 8004848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004852:	430b      	orrs	r3, r1
 8004854:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	695b      	ldr	r3, [r3, #20]
 800485e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004866:	6999      	ldr	r1, [r3, #24]
 8004868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	ea40 0301 	orr.w	r3, r0, r1
 8004872:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	4b8f      	ldr	r3, [pc, #572]	@ (8004ab8 <UART_SetConfig+0x2cc>)
 800487c:	429a      	cmp	r2, r3
 800487e:	d005      	beq.n	800488c <UART_SetConfig+0xa0>
 8004880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	4b8d      	ldr	r3, [pc, #564]	@ (8004abc <UART_SetConfig+0x2d0>)
 8004888:	429a      	cmp	r2, r3
 800488a:	d104      	bne.n	8004896 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800488c:	f7ff f8d6 	bl	8003a3c <HAL_RCC_GetPCLK2Freq>
 8004890:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004894:	e003      	b.n	800489e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004896:	f7ff f8bd 	bl	8003a14 <HAL_RCC_GetPCLK1Freq>
 800489a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800489e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a2:	69db      	ldr	r3, [r3, #28]
 80048a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048a8:	f040 810c 	bne.w	8004ac4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048b0:	2200      	movs	r2, #0
 80048b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80048b6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80048ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80048be:	4622      	mov	r2, r4
 80048c0:	462b      	mov	r3, r5
 80048c2:	1891      	adds	r1, r2, r2
 80048c4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80048c6:	415b      	adcs	r3, r3
 80048c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80048ce:	4621      	mov	r1, r4
 80048d0:	eb12 0801 	adds.w	r8, r2, r1
 80048d4:	4629      	mov	r1, r5
 80048d6:	eb43 0901 	adc.w	r9, r3, r1
 80048da:	f04f 0200 	mov.w	r2, #0
 80048de:	f04f 0300 	mov.w	r3, #0
 80048e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80048e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80048ee:	4690      	mov	r8, r2
 80048f0:	4699      	mov	r9, r3
 80048f2:	4623      	mov	r3, r4
 80048f4:	eb18 0303 	adds.w	r3, r8, r3
 80048f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80048fc:	462b      	mov	r3, r5
 80048fe:	eb49 0303 	adc.w	r3, r9, r3
 8004902:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004912:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004916:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800491a:	460b      	mov	r3, r1
 800491c:	18db      	adds	r3, r3, r3
 800491e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004920:	4613      	mov	r3, r2
 8004922:	eb42 0303 	adc.w	r3, r2, r3
 8004926:	657b      	str	r3, [r7, #84]	@ 0x54
 8004928:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800492c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004930:	f7fb fcb6 	bl	80002a0 <__aeabi_uldivmod>
 8004934:	4602      	mov	r2, r0
 8004936:	460b      	mov	r3, r1
 8004938:	4b61      	ldr	r3, [pc, #388]	@ (8004ac0 <UART_SetConfig+0x2d4>)
 800493a:	fba3 2302 	umull	r2, r3, r3, r2
 800493e:	095b      	lsrs	r3, r3, #5
 8004940:	011c      	lsls	r4, r3, #4
 8004942:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004946:	2200      	movs	r2, #0
 8004948:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800494c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004950:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004954:	4642      	mov	r2, r8
 8004956:	464b      	mov	r3, r9
 8004958:	1891      	adds	r1, r2, r2
 800495a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800495c:	415b      	adcs	r3, r3
 800495e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004960:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004964:	4641      	mov	r1, r8
 8004966:	eb12 0a01 	adds.w	sl, r2, r1
 800496a:	4649      	mov	r1, r9
 800496c:	eb43 0b01 	adc.w	fp, r3, r1
 8004970:	f04f 0200 	mov.w	r2, #0
 8004974:	f04f 0300 	mov.w	r3, #0
 8004978:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800497c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004980:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004984:	4692      	mov	sl, r2
 8004986:	469b      	mov	fp, r3
 8004988:	4643      	mov	r3, r8
 800498a:	eb1a 0303 	adds.w	r3, sl, r3
 800498e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004992:	464b      	mov	r3, r9
 8004994:	eb4b 0303 	adc.w	r3, fp, r3
 8004998:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800499c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80049a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80049ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80049b0:	460b      	mov	r3, r1
 80049b2:	18db      	adds	r3, r3, r3
 80049b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80049b6:	4613      	mov	r3, r2
 80049b8:	eb42 0303 	adc.w	r3, r2, r3
 80049bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80049be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80049c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80049c6:	f7fb fc6b 	bl	80002a0 <__aeabi_uldivmod>
 80049ca:	4602      	mov	r2, r0
 80049cc:	460b      	mov	r3, r1
 80049ce:	4611      	mov	r1, r2
 80049d0:	4b3b      	ldr	r3, [pc, #236]	@ (8004ac0 <UART_SetConfig+0x2d4>)
 80049d2:	fba3 2301 	umull	r2, r3, r3, r1
 80049d6:	095b      	lsrs	r3, r3, #5
 80049d8:	2264      	movs	r2, #100	@ 0x64
 80049da:	fb02 f303 	mul.w	r3, r2, r3
 80049de:	1acb      	subs	r3, r1, r3
 80049e0:	00db      	lsls	r3, r3, #3
 80049e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80049e6:	4b36      	ldr	r3, [pc, #216]	@ (8004ac0 <UART_SetConfig+0x2d4>)
 80049e8:	fba3 2302 	umull	r2, r3, r3, r2
 80049ec:	095b      	lsrs	r3, r3, #5
 80049ee:	005b      	lsls	r3, r3, #1
 80049f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80049f4:	441c      	add	r4, r3
 80049f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049fa:	2200      	movs	r2, #0
 80049fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a00:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004a04:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004a08:	4642      	mov	r2, r8
 8004a0a:	464b      	mov	r3, r9
 8004a0c:	1891      	adds	r1, r2, r2
 8004a0e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a10:	415b      	adcs	r3, r3
 8004a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a14:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a18:	4641      	mov	r1, r8
 8004a1a:	1851      	adds	r1, r2, r1
 8004a1c:	6339      	str	r1, [r7, #48]	@ 0x30
 8004a1e:	4649      	mov	r1, r9
 8004a20:	414b      	adcs	r3, r1
 8004a22:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a24:	f04f 0200 	mov.w	r2, #0
 8004a28:	f04f 0300 	mov.w	r3, #0
 8004a2c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004a30:	4659      	mov	r1, fp
 8004a32:	00cb      	lsls	r3, r1, #3
 8004a34:	4651      	mov	r1, sl
 8004a36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a3a:	4651      	mov	r1, sl
 8004a3c:	00ca      	lsls	r2, r1, #3
 8004a3e:	4610      	mov	r0, r2
 8004a40:	4619      	mov	r1, r3
 8004a42:	4603      	mov	r3, r0
 8004a44:	4642      	mov	r2, r8
 8004a46:	189b      	adds	r3, r3, r2
 8004a48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a4c:	464b      	mov	r3, r9
 8004a4e:	460a      	mov	r2, r1
 8004a50:	eb42 0303 	adc.w	r3, r2, r3
 8004a54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a64:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004a68:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a6c:	460b      	mov	r3, r1
 8004a6e:	18db      	adds	r3, r3, r3
 8004a70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a72:	4613      	mov	r3, r2
 8004a74:	eb42 0303 	adc.w	r3, r2, r3
 8004a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a7a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a7e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004a82:	f7fb fc0d 	bl	80002a0 <__aeabi_uldivmod>
 8004a86:	4602      	mov	r2, r0
 8004a88:	460b      	mov	r3, r1
 8004a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac0 <UART_SetConfig+0x2d4>)
 8004a8c:	fba3 1302 	umull	r1, r3, r3, r2
 8004a90:	095b      	lsrs	r3, r3, #5
 8004a92:	2164      	movs	r1, #100	@ 0x64
 8004a94:	fb01 f303 	mul.w	r3, r1, r3
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	00db      	lsls	r3, r3, #3
 8004a9c:	3332      	adds	r3, #50	@ 0x32
 8004a9e:	4a08      	ldr	r2, [pc, #32]	@ (8004ac0 <UART_SetConfig+0x2d4>)
 8004aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa4:	095b      	lsrs	r3, r3, #5
 8004aa6:	f003 0207 	and.w	r2, r3, #7
 8004aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4422      	add	r2, r4
 8004ab2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ab4:	e106      	b.n	8004cc4 <UART_SetConfig+0x4d8>
 8004ab6:	bf00      	nop
 8004ab8:	40011000 	.word	0x40011000
 8004abc:	40011400 	.word	0x40011400
 8004ac0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ac4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004ace:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004ad2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004ad6:	4642      	mov	r2, r8
 8004ad8:	464b      	mov	r3, r9
 8004ada:	1891      	adds	r1, r2, r2
 8004adc:	6239      	str	r1, [r7, #32]
 8004ade:	415b      	adcs	r3, r3
 8004ae0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ae2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004ae6:	4641      	mov	r1, r8
 8004ae8:	1854      	adds	r4, r2, r1
 8004aea:	4649      	mov	r1, r9
 8004aec:	eb43 0501 	adc.w	r5, r3, r1
 8004af0:	f04f 0200 	mov.w	r2, #0
 8004af4:	f04f 0300 	mov.w	r3, #0
 8004af8:	00eb      	lsls	r3, r5, #3
 8004afa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004afe:	00e2      	lsls	r2, r4, #3
 8004b00:	4614      	mov	r4, r2
 8004b02:	461d      	mov	r5, r3
 8004b04:	4643      	mov	r3, r8
 8004b06:	18e3      	adds	r3, r4, r3
 8004b08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b0c:	464b      	mov	r3, r9
 8004b0e:	eb45 0303 	adc.w	r3, r5, r3
 8004b12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b26:	f04f 0200 	mov.w	r2, #0
 8004b2a:	f04f 0300 	mov.w	r3, #0
 8004b2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004b32:	4629      	mov	r1, r5
 8004b34:	008b      	lsls	r3, r1, #2
 8004b36:	4621      	mov	r1, r4
 8004b38:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b3c:	4621      	mov	r1, r4
 8004b3e:	008a      	lsls	r2, r1, #2
 8004b40:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004b44:	f7fb fbac 	bl	80002a0 <__aeabi_uldivmod>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	4b60      	ldr	r3, [pc, #384]	@ (8004cd0 <UART_SetConfig+0x4e4>)
 8004b4e:	fba3 2302 	umull	r2, r3, r3, r2
 8004b52:	095b      	lsrs	r3, r3, #5
 8004b54:	011c      	lsls	r4, r3, #4
 8004b56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004b60:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004b64:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004b68:	4642      	mov	r2, r8
 8004b6a:	464b      	mov	r3, r9
 8004b6c:	1891      	adds	r1, r2, r2
 8004b6e:	61b9      	str	r1, [r7, #24]
 8004b70:	415b      	adcs	r3, r3
 8004b72:	61fb      	str	r3, [r7, #28]
 8004b74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b78:	4641      	mov	r1, r8
 8004b7a:	1851      	adds	r1, r2, r1
 8004b7c:	6139      	str	r1, [r7, #16]
 8004b7e:	4649      	mov	r1, r9
 8004b80:	414b      	adcs	r3, r1
 8004b82:	617b      	str	r3, [r7, #20]
 8004b84:	f04f 0200 	mov.w	r2, #0
 8004b88:	f04f 0300 	mov.w	r3, #0
 8004b8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b90:	4659      	mov	r1, fp
 8004b92:	00cb      	lsls	r3, r1, #3
 8004b94:	4651      	mov	r1, sl
 8004b96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b9a:	4651      	mov	r1, sl
 8004b9c:	00ca      	lsls	r2, r1, #3
 8004b9e:	4610      	mov	r0, r2
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	4642      	mov	r2, r8
 8004ba6:	189b      	adds	r3, r3, r2
 8004ba8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004bac:	464b      	mov	r3, r9
 8004bae:	460a      	mov	r2, r1
 8004bb0:	eb42 0303 	adc.w	r3, r2, r3
 8004bb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004bc2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004bc4:	f04f 0200 	mov.w	r2, #0
 8004bc8:	f04f 0300 	mov.w	r3, #0
 8004bcc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004bd0:	4649      	mov	r1, r9
 8004bd2:	008b      	lsls	r3, r1, #2
 8004bd4:	4641      	mov	r1, r8
 8004bd6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bda:	4641      	mov	r1, r8
 8004bdc:	008a      	lsls	r2, r1, #2
 8004bde:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004be2:	f7fb fb5d 	bl	80002a0 <__aeabi_uldivmod>
 8004be6:	4602      	mov	r2, r0
 8004be8:	460b      	mov	r3, r1
 8004bea:	4611      	mov	r1, r2
 8004bec:	4b38      	ldr	r3, [pc, #224]	@ (8004cd0 <UART_SetConfig+0x4e4>)
 8004bee:	fba3 2301 	umull	r2, r3, r3, r1
 8004bf2:	095b      	lsrs	r3, r3, #5
 8004bf4:	2264      	movs	r2, #100	@ 0x64
 8004bf6:	fb02 f303 	mul.w	r3, r2, r3
 8004bfa:	1acb      	subs	r3, r1, r3
 8004bfc:	011b      	lsls	r3, r3, #4
 8004bfe:	3332      	adds	r3, #50	@ 0x32
 8004c00:	4a33      	ldr	r2, [pc, #204]	@ (8004cd0 <UART_SetConfig+0x4e4>)
 8004c02:	fba2 2303 	umull	r2, r3, r2, r3
 8004c06:	095b      	lsrs	r3, r3, #5
 8004c08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c0c:	441c      	add	r4, r3
 8004c0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c12:	2200      	movs	r2, #0
 8004c14:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c16:	677a      	str	r2, [r7, #116]	@ 0x74
 8004c18:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004c1c:	4642      	mov	r2, r8
 8004c1e:	464b      	mov	r3, r9
 8004c20:	1891      	adds	r1, r2, r2
 8004c22:	60b9      	str	r1, [r7, #8]
 8004c24:	415b      	adcs	r3, r3
 8004c26:	60fb      	str	r3, [r7, #12]
 8004c28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c2c:	4641      	mov	r1, r8
 8004c2e:	1851      	adds	r1, r2, r1
 8004c30:	6039      	str	r1, [r7, #0]
 8004c32:	4649      	mov	r1, r9
 8004c34:	414b      	adcs	r3, r1
 8004c36:	607b      	str	r3, [r7, #4]
 8004c38:	f04f 0200 	mov.w	r2, #0
 8004c3c:	f04f 0300 	mov.w	r3, #0
 8004c40:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c44:	4659      	mov	r1, fp
 8004c46:	00cb      	lsls	r3, r1, #3
 8004c48:	4651      	mov	r1, sl
 8004c4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c4e:	4651      	mov	r1, sl
 8004c50:	00ca      	lsls	r2, r1, #3
 8004c52:	4610      	mov	r0, r2
 8004c54:	4619      	mov	r1, r3
 8004c56:	4603      	mov	r3, r0
 8004c58:	4642      	mov	r2, r8
 8004c5a:	189b      	adds	r3, r3, r2
 8004c5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c5e:	464b      	mov	r3, r9
 8004c60:	460a      	mov	r2, r1
 8004c62:	eb42 0303 	adc.w	r3, r2, r3
 8004c66:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c72:	667a      	str	r2, [r7, #100]	@ 0x64
 8004c74:	f04f 0200 	mov.w	r2, #0
 8004c78:	f04f 0300 	mov.w	r3, #0
 8004c7c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004c80:	4649      	mov	r1, r9
 8004c82:	008b      	lsls	r3, r1, #2
 8004c84:	4641      	mov	r1, r8
 8004c86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c8a:	4641      	mov	r1, r8
 8004c8c:	008a      	lsls	r2, r1, #2
 8004c8e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004c92:	f7fb fb05 	bl	80002a0 <__aeabi_uldivmod>
 8004c96:	4602      	mov	r2, r0
 8004c98:	460b      	mov	r3, r1
 8004c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004cd0 <UART_SetConfig+0x4e4>)
 8004c9c:	fba3 1302 	umull	r1, r3, r3, r2
 8004ca0:	095b      	lsrs	r3, r3, #5
 8004ca2:	2164      	movs	r1, #100	@ 0x64
 8004ca4:	fb01 f303 	mul.w	r3, r1, r3
 8004ca8:	1ad3      	subs	r3, r2, r3
 8004caa:	011b      	lsls	r3, r3, #4
 8004cac:	3332      	adds	r3, #50	@ 0x32
 8004cae:	4a08      	ldr	r2, [pc, #32]	@ (8004cd0 <UART_SetConfig+0x4e4>)
 8004cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb4:	095b      	lsrs	r3, r3, #5
 8004cb6:	f003 020f 	and.w	r2, r3, #15
 8004cba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4422      	add	r2, r4
 8004cc2:	609a      	str	r2, [r3, #8]
}
 8004cc4:	bf00      	nop
 8004cc6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cd0:	51eb851f 	.word	0x51eb851f

08004cd4 <malloc>:
 8004cd4:	4b02      	ldr	r3, [pc, #8]	@ (8004ce0 <malloc+0xc>)
 8004cd6:	4601      	mov	r1, r0
 8004cd8:	6818      	ldr	r0, [r3, #0]
 8004cda:	f000 b82d 	b.w	8004d38 <_malloc_r>
 8004cde:	bf00      	nop
 8004ce0:	20000010 	.word	0x20000010

08004ce4 <free>:
 8004ce4:	4b02      	ldr	r3, [pc, #8]	@ (8004cf0 <free+0xc>)
 8004ce6:	4601      	mov	r1, r0
 8004ce8:	6818      	ldr	r0, [r3, #0]
 8004cea:	f000 b92f 	b.w	8004f4c <_free_r>
 8004cee:	bf00      	nop
 8004cf0:	20000010 	.word	0x20000010

08004cf4 <sbrk_aligned>:
 8004cf4:	b570      	push	{r4, r5, r6, lr}
 8004cf6:	4e0f      	ldr	r6, [pc, #60]	@ (8004d34 <sbrk_aligned+0x40>)
 8004cf8:	460c      	mov	r4, r1
 8004cfa:	6831      	ldr	r1, [r6, #0]
 8004cfc:	4605      	mov	r5, r0
 8004cfe:	b911      	cbnz	r1, 8004d06 <sbrk_aligned+0x12>
 8004d00:	f000 f8e8 	bl	8004ed4 <_sbrk_r>
 8004d04:	6030      	str	r0, [r6, #0]
 8004d06:	4621      	mov	r1, r4
 8004d08:	4628      	mov	r0, r5
 8004d0a:	f000 f8e3 	bl	8004ed4 <_sbrk_r>
 8004d0e:	1c43      	adds	r3, r0, #1
 8004d10:	d103      	bne.n	8004d1a <sbrk_aligned+0x26>
 8004d12:	f04f 34ff 	mov.w	r4, #4294967295
 8004d16:	4620      	mov	r0, r4
 8004d18:	bd70      	pop	{r4, r5, r6, pc}
 8004d1a:	1cc4      	adds	r4, r0, #3
 8004d1c:	f024 0403 	bic.w	r4, r4, #3
 8004d20:	42a0      	cmp	r0, r4
 8004d22:	d0f8      	beq.n	8004d16 <sbrk_aligned+0x22>
 8004d24:	1a21      	subs	r1, r4, r0
 8004d26:	4628      	mov	r0, r5
 8004d28:	f000 f8d4 	bl	8004ed4 <_sbrk_r>
 8004d2c:	3001      	adds	r0, #1
 8004d2e:	d1f2      	bne.n	8004d16 <sbrk_aligned+0x22>
 8004d30:	e7ef      	b.n	8004d12 <sbrk_aligned+0x1e>
 8004d32:	bf00      	nop
 8004d34:	20000220 	.word	0x20000220

08004d38 <_malloc_r>:
 8004d38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d3c:	1ccd      	adds	r5, r1, #3
 8004d3e:	f025 0503 	bic.w	r5, r5, #3
 8004d42:	3508      	adds	r5, #8
 8004d44:	2d0c      	cmp	r5, #12
 8004d46:	bf38      	it	cc
 8004d48:	250c      	movcc	r5, #12
 8004d4a:	2d00      	cmp	r5, #0
 8004d4c:	4606      	mov	r6, r0
 8004d4e:	db01      	blt.n	8004d54 <_malloc_r+0x1c>
 8004d50:	42a9      	cmp	r1, r5
 8004d52:	d904      	bls.n	8004d5e <_malloc_r+0x26>
 8004d54:	230c      	movs	r3, #12
 8004d56:	6033      	str	r3, [r6, #0]
 8004d58:	2000      	movs	r0, #0
 8004d5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004e34 <_malloc_r+0xfc>
 8004d62:	f000 f869 	bl	8004e38 <__malloc_lock>
 8004d66:	f8d8 3000 	ldr.w	r3, [r8]
 8004d6a:	461c      	mov	r4, r3
 8004d6c:	bb44      	cbnz	r4, 8004dc0 <_malloc_r+0x88>
 8004d6e:	4629      	mov	r1, r5
 8004d70:	4630      	mov	r0, r6
 8004d72:	f7ff ffbf 	bl	8004cf4 <sbrk_aligned>
 8004d76:	1c43      	adds	r3, r0, #1
 8004d78:	4604      	mov	r4, r0
 8004d7a:	d158      	bne.n	8004e2e <_malloc_r+0xf6>
 8004d7c:	f8d8 4000 	ldr.w	r4, [r8]
 8004d80:	4627      	mov	r7, r4
 8004d82:	2f00      	cmp	r7, #0
 8004d84:	d143      	bne.n	8004e0e <_malloc_r+0xd6>
 8004d86:	2c00      	cmp	r4, #0
 8004d88:	d04b      	beq.n	8004e22 <_malloc_r+0xea>
 8004d8a:	6823      	ldr	r3, [r4, #0]
 8004d8c:	4639      	mov	r1, r7
 8004d8e:	4630      	mov	r0, r6
 8004d90:	eb04 0903 	add.w	r9, r4, r3
 8004d94:	f000 f89e 	bl	8004ed4 <_sbrk_r>
 8004d98:	4581      	cmp	r9, r0
 8004d9a:	d142      	bne.n	8004e22 <_malloc_r+0xea>
 8004d9c:	6821      	ldr	r1, [r4, #0]
 8004d9e:	1a6d      	subs	r5, r5, r1
 8004da0:	4629      	mov	r1, r5
 8004da2:	4630      	mov	r0, r6
 8004da4:	f7ff ffa6 	bl	8004cf4 <sbrk_aligned>
 8004da8:	3001      	adds	r0, #1
 8004daa:	d03a      	beq.n	8004e22 <_malloc_r+0xea>
 8004dac:	6823      	ldr	r3, [r4, #0]
 8004dae:	442b      	add	r3, r5
 8004db0:	6023      	str	r3, [r4, #0]
 8004db2:	f8d8 3000 	ldr.w	r3, [r8]
 8004db6:	685a      	ldr	r2, [r3, #4]
 8004db8:	bb62      	cbnz	r2, 8004e14 <_malloc_r+0xdc>
 8004dba:	f8c8 7000 	str.w	r7, [r8]
 8004dbe:	e00f      	b.n	8004de0 <_malloc_r+0xa8>
 8004dc0:	6822      	ldr	r2, [r4, #0]
 8004dc2:	1b52      	subs	r2, r2, r5
 8004dc4:	d420      	bmi.n	8004e08 <_malloc_r+0xd0>
 8004dc6:	2a0b      	cmp	r2, #11
 8004dc8:	d917      	bls.n	8004dfa <_malloc_r+0xc2>
 8004dca:	1961      	adds	r1, r4, r5
 8004dcc:	42a3      	cmp	r3, r4
 8004dce:	6025      	str	r5, [r4, #0]
 8004dd0:	bf18      	it	ne
 8004dd2:	6059      	strne	r1, [r3, #4]
 8004dd4:	6863      	ldr	r3, [r4, #4]
 8004dd6:	bf08      	it	eq
 8004dd8:	f8c8 1000 	streq.w	r1, [r8]
 8004ddc:	5162      	str	r2, [r4, r5]
 8004dde:	604b      	str	r3, [r1, #4]
 8004de0:	4630      	mov	r0, r6
 8004de2:	f000 f82f 	bl	8004e44 <__malloc_unlock>
 8004de6:	f104 000b 	add.w	r0, r4, #11
 8004dea:	1d23      	adds	r3, r4, #4
 8004dec:	f020 0007 	bic.w	r0, r0, #7
 8004df0:	1ac2      	subs	r2, r0, r3
 8004df2:	bf1c      	itt	ne
 8004df4:	1a1b      	subne	r3, r3, r0
 8004df6:	50a3      	strne	r3, [r4, r2]
 8004df8:	e7af      	b.n	8004d5a <_malloc_r+0x22>
 8004dfa:	6862      	ldr	r2, [r4, #4]
 8004dfc:	42a3      	cmp	r3, r4
 8004dfe:	bf0c      	ite	eq
 8004e00:	f8c8 2000 	streq.w	r2, [r8]
 8004e04:	605a      	strne	r2, [r3, #4]
 8004e06:	e7eb      	b.n	8004de0 <_malloc_r+0xa8>
 8004e08:	4623      	mov	r3, r4
 8004e0a:	6864      	ldr	r4, [r4, #4]
 8004e0c:	e7ae      	b.n	8004d6c <_malloc_r+0x34>
 8004e0e:	463c      	mov	r4, r7
 8004e10:	687f      	ldr	r7, [r7, #4]
 8004e12:	e7b6      	b.n	8004d82 <_malloc_r+0x4a>
 8004e14:	461a      	mov	r2, r3
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	42a3      	cmp	r3, r4
 8004e1a:	d1fb      	bne.n	8004e14 <_malloc_r+0xdc>
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	6053      	str	r3, [r2, #4]
 8004e20:	e7de      	b.n	8004de0 <_malloc_r+0xa8>
 8004e22:	230c      	movs	r3, #12
 8004e24:	6033      	str	r3, [r6, #0]
 8004e26:	4630      	mov	r0, r6
 8004e28:	f000 f80c 	bl	8004e44 <__malloc_unlock>
 8004e2c:	e794      	b.n	8004d58 <_malloc_r+0x20>
 8004e2e:	6005      	str	r5, [r0, #0]
 8004e30:	e7d6      	b.n	8004de0 <_malloc_r+0xa8>
 8004e32:	bf00      	nop
 8004e34:	20000224 	.word	0x20000224

08004e38 <__malloc_lock>:
 8004e38:	4801      	ldr	r0, [pc, #4]	@ (8004e40 <__malloc_lock+0x8>)
 8004e3a:	f000 b885 	b.w	8004f48 <__retarget_lock_acquire_recursive>
 8004e3e:	bf00      	nop
 8004e40:	20000364 	.word	0x20000364

08004e44 <__malloc_unlock>:
 8004e44:	4801      	ldr	r0, [pc, #4]	@ (8004e4c <__malloc_unlock+0x8>)
 8004e46:	f000 b880 	b.w	8004f4a <__retarget_lock_release_recursive>
 8004e4a:	bf00      	nop
 8004e4c:	20000364 	.word	0x20000364

08004e50 <_vsniprintf_r>:
 8004e50:	b530      	push	{r4, r5, lr}
 8004e52:	4614      	mov	r4, r2
 8004e54:	2c00      	cmp	r4, #0
 8004e56:	b09b      	sub	sp, #108	@ 0x6c
 8004e58:	4605      	mov	r5, r0
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	da05      	bge.n	8004e6a <_vsniprintf_r+0x1a>
 8004e5e:	238b      	movs	r3, #139	@ 0x8b
 8004e60:	6003      	str	r3, [r0, #0]
 8004e62:	f04f 30ff 	mov.w	r0, #4294967295
 8004e66:	b01b      	add	sp, #108	@ 0x6c
 8004e68:	bd30      	pop	{r4, r5, pc}
 8004e6a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004e6e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8004e72:	bf14      	ite	ne
 8004e74:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004e78:	4623      	moveq	r3, r4
 8004e7a:	9302      	str	r3, [sp, #8]
 8004e7c:	9305      	str	r3, [sp, #20]
 8004e7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004e82:	9100      	str	r1, [sp, #0]
 8004e84:	9104      	str	r1, [sp, #16]
 8004e86:	f8ad 300e 	strh.w	r3, [sp, #14]
 8004e8a:	4669      	mov	r1, sp
 8004e8c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8004e8e:	f000 f903 	bl	8005098 <_svfiprintf_r>
 8004e92:	1c43      	adds	r3, r0, #1
 8004e94:	bfbc      	itt	lt
 8004e96:	238b      	movlt	r3, #139	@ 0x8b
 8004e98:	602b      	strlt	r3, [r5, #0]
 8004e9a:	2c00      	cmp	r4, #0
 8004e9c:	d0e3      	beq.n	8004e66 <_vsniprintf_r+0x16>
 8004e9e:	9b00      	ldr	r3, [sp, #0]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	701a      	strb	r2, [r3, #0]
 8004ea4:	e7df      	b.n	8004e66 <_vsniprintf_r+0x16>
	...

08004ea8 <vsniprintf>:
 8004ea8:	b507      	push	{r0, r1, r2, lr}
 8004eaa:	9300      	str	r3, [sp, #0]
 8004eac:	4613      	mov	r3, r2
 8004eae:	460a      	mov	r2, r1
 8004eb0:	4601      	mov	r1, r0
 8004eb2:	4803      	ldr	r0, [pc, #12]	@ (8004ec0 <vsniprintf+0x18>)
 8004eb4:	6800      	ldr	r0, [r0, #0]
 8004eb6:	f7ff ffcb 	bl	8004e50 <_vsniprintf_r>
 8004eba:	b003      	add	sp, #12
 8004ebc:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ec0:	20000010 	.word	0x20000010

08004ec4 <memset>:
 8004ec4:	4402      	add	r2, r0
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d100      	bne.n	8004ece <memset+0xa>
 8004ecc:	4770      	bx	lr
 8004ece:	f803 1b01 	strb.w	r1, [r3], #1
 8004ed2:	e7f9      	b.n	8004ec8 <memset+0x4>

08004ed4 <_sbrk_r>:
 8004ed4:	b538      	push	{r3, r4, r5, lr}
 8004ed6:	4d06      	ldr	r5, [pc, #24]	@ (8004ef0 <_sbrk_r+0x1c>)
 8004ed8:	2300      	movs	r3, #0
 8004eda:	4604      	mov	r4, r0
 8004edc:	4608      	mov	r0, r1
 8004ede:	602b      	str	r3, [r5, #0]
 8004ee0:	f7fd f9c2 	bl	8002268 <_sbrk>
 8004ee4:	1c43      	adds	r3, r0, #1
 8004ee6:	d102      	bne.n	8004eee <_sbrk_r+0x1a>
 8004ee8:	682b      	ldr	r3, [r5, #0]
 8004eea:	b103      	cbz	r3, 8004eee <_sbrk_r+0x1a>
 8004eec:	6023      	str	r3, [r4, #0]
 8004eee:	bd38      	pop	{r3, r4, r5, pc}
 8004ef0:	20000360 	.word	0x20000360

08004ef4 <__errno>:
 8004ef4:	4b01      	ldr	r3, [pc, #4]	@ (8004efc <__errno+0x8>)
 8004ef6:	6818      	ldr	r0, [r3, #0]
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop
 8004efc:	20000010 	.word	0x20000010

08004f00 <__libc_init_array>:
 8004f00:	b570      	push	{r4, r5, r6, lr}
 8004f02:	4d0d      	ldr	r5, [pc, #52]	@ (8004f38 <__libc_init_array+0x38>)
 8004f04:	4c0d      	ldr	r4, [pc, #52]	@ (8004f3c <__libc_init_array+0x3c>)
 8004f06:	1b64      	subs	r4, r4, r5
 8004f08:	10a4      	asrs	r4, r4, #2
 8004f0a:	2600      	movs	r6, #0
 8004f0c:	42a6      	cmp	r6, r4
 8004f0e:	d109      	bne.n	8004f24 <__libc_init_array+0x24>
 8004f10:	4d0b      	ldr	r5, [pc, #44]	@ (8004f40 <__libc_init_array+0x40>)
 8004f12:	4c0c      	ldr	r4, [pc, #48]	@ (8004f44 <__libc_init_array+0x44>)
 8004f14:	f000 fba8 	bl	8005668 <_init>
 8004f18:	1b64      	subs	r4, r4, r5
 8004f1a:	10a4      	asrs	r4, r4, #2
 8004f1c:	2600      	movs	r6, #0
 8004f1e:	42a6      	cmp	r6, r4
 8004f20:	d105      	bne.n	8004f2e <__libc_init_array+0x2e>
 8004f22:	bd70      	pop	{r4, r5, r6, pc}
 8004f24:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f28:	4798      	blx	r3
 8004f2a:	3601      	adds	r6, #1
 8004f2c:	e7ee      	b.n	8004f0c <__libc_init_array+0xc>
 8004f2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f32:	4798      	blx	r3
 8004f34:	3601      	adds	r6, #1
 8004f36:	e7f2      	b.n	8004f1e <__libc_init_array+0x1e>
 8004f38:	0800653c 	.word	0x0800653c
 8004f3c:	0800653c 	.word	0x0800653c
 8004f40:	0800653c 	.word	0x0800653c
 8004f44:	08006540 	.word	0x08006540

08004f48 <__retarget_lock_acquire_recursive>:
 8004f48:	4770      	bx	lr

08004f4a <__retarget_lock_release_recursive>:
 8004f4a:	4770      	bx	lr

08004f4c <_free_r>:
 8004f4c:	b538      	push	{r3, r4, r5, lr}
 8004f4e:	4605      	mov	r5, r0
 8004f50:	2900      	cmp	r1, #0
 8004f52:	d041      	beq.n	8004fd8 <_free_r+0x8c>
 8004f54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f58:	1f0c      	subs	r4, r1, #4
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	bfb8      	it	lt
 8004f5e:	18e4      	addlt	r4, r4, r3
 8004f60:	f7ff ff6a 	bl	8004e38 <__malloc_lock>
 8004f64:	4a1d      	ldr	r2, [pc, #116]	@ (8004fdc <_free_r+0x90>)
 8004f66:	6813      	ldr	r3, [r2, #0]
 8004f68:	b933      	cbnz	r3, 8004f78 <_free_r+0x2c>
 8004f6a:	6063      	str	r3, [r4, #4]
 8004f6c:	6014      	str	r4, [r2, #0]
 8004f6e:	4628      	mov	r0, r5
 8004f70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f74:	f7ff bf66 	b.w	8004e44 <__malloc_unlock>
 8004f78:	42a3      	cmp	r3, r4
 8004f7a:	d908      	bls.n	8004f8e <_free_r+0x42>
 8004f7c:	6820      	ldr	r0, [r4, #0]
 8004f7e:	1821      	adds	r1, r4, r0
 8004f80:	428b      	cmp	r3, r1
 8004f82:	bf01      	itttt	eq
 8004f84:	6819      	ldreq	r1, [r3, #0]
 8004f86:	685b      	ldreq	r3, [r3, #4]
 8004f88:	1809      	addeq	r1, r1, r0
 8004f8a:	6021      	streq	r1, [r4, #0]
 8004f8c:	e7ed      	b.n	8004f6a <_free_r+0x1e>
 8004f8e:	461a      	mov	r2, r3
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	b10b      	cbz	r3, 8004f98 <_free_r+0x4c>
 8004f94:	42a3      	cmp	r3, r4
 8004f96:	d9fa      	bls.n	8004f8e <_free_r+0x42>
 8004f98:	6811      	ldr	r1, [r2, #0]
 8004f9a:	1850      	adds	r0, r2, r1
 8004f9c:	42a0      	cmp	r0, r4
 8004f9e:	d10b      	bne.n	8004fb8 <_free_r+0x6c>
 8004fa0:	6820      	ldr	r0, [r4, #0]
 8004fa2:	4401      	add	r1, r0
 8004fa4:	1850      	adds	r0, r2, r1
 8004fa6:	4283      	cmp	r3, r0
 8004fa8:	6011      	str	r1, [r2, #0]
 8004faa:	d1e0      	bne.n	8004f6e <_free_r+0x22>
 8004fac:	6818      	ldr	r0, [r3, #0]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	6053      	str	r3, [r2, #4]
 8004fb2:	4408      	add	r0, r1
 8004fb4:	6010      	str	r0, [r2, #0]
 8004fb6:	e7da      	b.n	8004f6e <_free_r+0x22>
 8004fb8:	d902      	bls.n	8004fc0 <_free_r+0x74>
 8004fba:	230c      	movs	r3, #12
 8004fbc:	602b      	str	r3, [r5, #0]
 8004fbe:	e7d6      	b.n	8004f6e <_free_r+0x22>
 8004fc0:	6820      	ldr	r0, [r4, #0]
 8004fc2:	1821      	adds	r1, r4, r0
 8004fc4:	428b      	cmp	r3, r1
 8004fc6:	bf04      	itt	eq
 8004fc8:	6819      	ldreq	r1, [r3, #0]
 8004fca:	685b      	ldreq	r3, [r3, #4]
 8004fcc:	6063      	str	r3, [r4, #4]
 8004fce:	bf04      	itt	eq
 8004fd0:	1809      	addeq	r1, r1, r0
 8004fd2:	6021      	streq	r1, [r4, #0]
 8004fd4:	6054      	str	r4, [r2, #4]
 8004fd6:	e7ca      	b.n	8004f6e <_free_r+0x22>
 8004fd8:	bd38      	pop	{r3, r4, r5, pc}
 8004fda:	bf00      	nop
 8004fdc:	20000224 	.word	0x20000224

08004fe0 <__ssputs_r>:
 8004fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fe4:	688e      	ldr	r6, [r1, #8]
 8004fe6:	461f      	mov	r7, r3
 8004fe8:	42be      	cmp	r6, r7
 8004fea:	680b      	ldr	r3, [r1, #0]
 8004fec:	4682      	mov	sl, r0
 8004fee:	460c      	mov	r4, r1
 8004ff0:	4690      	mov	r8, r2
 8004ff2:	d82d      	bhi.n	8005050 <__ssputs_r+0x70>
 8004ff4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004ff8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004ffc:	d026      	beq.n	800504c <__ssputs_r+0x6c>
 8004ffe:	6965      	ldr	r5, [r4, #20]
 8005000:	6909      	ldr	r1, [r1, #16]
 8005002:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005006:	eba3 0901 	sub.w	r9, r3, r1
 800500a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800500e:	1c7b      	adds	r3, r7, #1
 8005010:	444b      	add	r3, r9
 8005012:	106d      	asrs	r5, r5, #1
 8005014:	429d      	cmp	r5, r3
 8005016:	bf38      	it	cc
 8005018:	461d      	movcc	r5, r3
 800501a:	0553      	lsls	r3, r2, #21
 800501c:	d527      	bpl.n	800506e <__ssputs_r+0x8e>
 800501e:	4629      	mov	r1, r5
 8005020:	f7ff fe8a 	bl	8004d38 <_malloc_r>
 8005024:	4606      	mov	r6, r0
 8005026:	b360      	cbz	r0, 8005082 <__ssputs_r+0xa2>
 8005028:	6921      	ldr	r1, [r4, #16]
 800502a:	464a      	mov	r2, r9
 800502c:	f000 fad8 	bl	80055e0 <memcpy>
 8005030:	89a3      	ldrh	r3, [r4, #12]
 8005032:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005036:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800503a:	81a3      	strh	r3, [r4, #12]
 800503c:	6126      	str	r6, [r4, #16]
 800503e:	6165      	str	r5, [r4, #20]
 8005040:	444e      	add	r6, r9
 8005042:	eba5 0509 	sub.w	r5, r5, r9
 8005046:	6026      	str	r6, [r4, #0]
 8005048:	60a5      	str	r5, [r4, #8]
 800504a:	463e      	mov	r6, r7
 800504c:	42be      	cmp	r6, r7
 800504e:	d900      	bls.n	8005052 <__ssputs_r+0x72>
 8005050:	463e      	mov	r6, r7
 8005052:	6820      	ldr	r0, [r4, #0]
 8005054:	4632      	mov	r2, r6
 8005056:	4641      	mov	r1, r8
 8005058:	f000 faa8 	bl	80055ac <memmove>
 800505c:	68a3      	ldr	r3, [r4, #8]
 800505e:	1b9b      	subs	r3, r3, r6
 8005060:	60a3      	str	r3, [r4, #8]
 8005062:	6823      	ldr	r3, [r4, #0]
 8005064:	4433      	add	r3, r6
 8005066:	6023      	str	r3, [r4, #0]
 8005068:	2000      	movs	r0, #0
 800506a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800506e:	462a      	mov	r2, r5
 8005070:	f000 fac4 	bl	80055fc <_realloc_r>
 8005074:	4606      	mov	r6, r0
 8005076:	2800      	cmp	r0, #0
 8005078:	d1e0      	bne.n	800503c <__ssputs_r+0x5c>
 800507a:	6921      	ldr	r1, [r4, #16]
 800507c:	4650      	mov	r0, sl
 800507e:	f7ff ff65 	bl	8004f4c <_free_r>
 8005082:	230c      	movs	r3, #12
 8005084:	f8ca 3000 	str.w	r3, [sl]
 8005088:	89a3      	ldrh	r3, [r4, #12]
 800508a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800508e:	81a3      	strh	r3, [r4, #12]
 8005090:	f04f 30ff 	mov.w	r0, #4294967295
 8005094:	e7e9      	b.n	800506a <__ssputs_r+0x8a>
	...

08005098 <_svfiprintf_r>:
 8005098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800509c:	4698      	mov	r8, r3
 800509e:	898b      	ldrh	r3, [r1, #12]
 80050a0:	061b      	lsls	r3, r3, #24
 80050a2:	b09d      	sub	sp, #116	@ 0x74
 80050a4:	4607      	mov	r7, r0
 80050a6:	460d      	mov	r5, r1
 80050a8:	4614      	mov	r4, r2
 80050aa:	d510      	bpl.n	80050ce <_svfiprintf_r+0x36>
 80050ac:	690b      	ldr	r3, [r1, #16]
 80050ae:	b973      	cbnz	r3, 80050ce <_svfiprintf_r+0x36>
 80050b0:	2140      	movs	r1, #64	@ 0x40
 80050b2:	f7ff fe41 	bl	8004d38 <_malloc_r>
 80050b6:	6028      	str	r0, [r5, #0]
 80050b8:	6128      	str	r0, [r5, #16]
 80050ba:	b930      	cbnz	r0, 80050ca <_svfiprintf_r+0x32>
 80050bc:	230c      	movs	r3, #12
 80050be:	603b      	str	r3, [r7, #0]
 80050c0:	f04f 30ff 	mov.w	r0, #4294967295
 80050c4:	b01d      	add	sp, #116	@ 0x74
 80050c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050ca:	2340      	movs	r3, #64	@ 0x40
 80050cc:	616b      	str	r3, [r5, #20]
 80050ce:	2300      	movs	r3, #0
 80050d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80050d2:	2320      	movs	r3, #32
 80050d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80050d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80050dc:	2330      	movs	r3, #48	@ 0x30
 80050de:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800527c <_svfiprintf_r+0x1e4>
 80050e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80050e6:	f04f 0901 	mov.w	r9, #1
 80050ea:	4623      	mov	r3, r4
 80050ec:	469a      	mov	sl, r3
 80050ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050f2:	b10a      	cbz	r2, 80050f8 <_svfiprintf_r+0x60>
 80050f4:	2a25      	cmp	r2, #37	@ 0x25
 80050f6:	d1f9      	bne.n	80050ec <_svfiprintf_r+0x54>
 80050f8:	ebba 0b04 	subs.w	fp, sl, r4
 80050fc:	d00b      	beq.n	8005116 <_svfiprintf_r+0x7e>
 80050fe:	465b      	mov	r3, fp
 8005100:	4622      	mov	r2, r4
 8005102:	4629      	mov	r1, r5
 8005104:	4638      	mov	r0, r7
 8005106:	f7ff ff6b 	bl	8004fe0 <__ssputs_r>
 800510a:	3001      	adds	r0, #1
 800510c:	f000 80a7 	beq.w	800525e <_svfiprintf_r+0x1c6>
 8005110:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005112:	445a      	add	r2, fp
 8005114:	9209      	str	r2, [sp, #36]	@ 0x24
 8005116:	f89a 3000 	ldrb.w	r3, [sl]
 800511a:	2b00      	cmp	r3, #0
 800511c:	f000 809f 	beq.w	800525e <_svfiprintf_r+0x1c6>
 8005120:	2300      	movs	r3, #0
 8005122:	f04f 32ff 	mov.w	r2, #4294967295
 8005126:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800512a:	f10a 0a01 	add.w	sl, sl, #1
 800512e:	9304      	str	r3, [sp, #16]
 8005130:	9307      	str	r3, [sp, #28]
 8005132:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005136:	931a      	str	r3, [sp, #104]	@ 0x68
 8005138:	4654      	mov	r4, sl
 800513a:	2205      	movs	r2, #5
 800513c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005140:	484e      	ldr	r0, [pc, #312]	@ (800527c <_svfiprintf_r+0x1e4>)
 8005142:	f7fb f85d 	bl	8000200 <memchr>
 8005146:	9a04      	ldr	r2, [sp, #16]
 8005148:	b9d8      	cbnz	r0, 8005182 <_svfiprintf_r+0xea>
 800514a:	06d0      	lsls	r0, r2, #27
 800514c:	bf44      	itt	mi
 800514e:	2320      	movmi	r3, #32
 8005150:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005154:	0711      	lsls	r1, r2, #28
 8005156:	bf44      	itt	mi
 8005158:	232b      	movmi	r3, #43	@ 0x2b
 800515a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800515e:	f89a 3000 	ldrb.w	r3, [sl]
 8005162:	2b2a      	cmp	r3, #42	@ 0x2a
 8005164:	d015      	beq.n	8005192 <_svfiprintf_r+0xfa>
 8005166:	9a07      	ldr	r2, [sp, #28]
 8005168:	4654      	mov	r4, sl
 800516a:	2000      	movs	r0, #0
 800516c:	f04f 0c0a 	mov.w	ip, #10
 8005170:	4621      	mov	r1, r4
 8005172:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005176:	3b30      	subs	r3, #48	@ 0x30
 8005178:	2b09      	cmp	r3, #9
 800517a:	d94b      	bls.n	8005214 <_svfiprintf_r+0x17c>
 800517c:	b1b0      	cbz	r0, 80051ac <_svfiprintf_r+0x114>
 800517e:	9207      	str	r2, [sp, #28]
 8005180:	e014      	b.n	80051ac <_svfiprintf_r+0x114>
 8005182:	eba0 0308 	sub.w	r3, r0, r8
 8005186:	fa09 f303 	lsl.w	r3, r9, r3
 800518a:	4313      	orrs	r3, r2
 800518c:	9304      	str	r3, [sp, #16]
 800518e:	46a2      	mov	sl, r4
 8005190:	e7d2      	b.n	8005138 <_svfiprintf_r+0xa0>
 8005192:	9b03      	ldr	r3, [sp, #12]
 8005194:	1d19      	adds	r1, r3, #4
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	9103      	str	r1, [sp, #12]
 800519a:	2b00      	cmp	r3, #0
 800519c:	bfbb      	ittet	lt
 800519e:	425b      	neglt	r3, r3
 80051a0:	f042 0202 	orrlt.w	r2, r2, #2
 80051a4:	9307      	strge	r3, [sp, #28]
 80051a6:	9307      	strlt	r3, [sp, #28]
 80051a8:	bfb8      	it	lt
 80051aa:	9204      	strlt	r2, [sp, #16]
 80051ac:	7823      	ldrb	r3, [r4, #0]
 80051ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80051b0:	d10a      	bne.n	80051c8 <_svfiprintf_r+0x130>
 80051b2:	7863      	ldrb	r3, [r4, #1]
 80051b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80051b6:	d132      	bne.n	800521e <_svfiprintf_r+0x186>
 80051b8:	9b03      	ldr	r3, [sp, #12]
 80051ba:	1d1a      	adds	r2, r3, #4
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	9203      	str	r2, [sp, #12]
 80051c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80051c4:	3402      	adds	r4, #2
 80051c6:	9305      	str	r3, [sp, #20]
 80051c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800528c <_svfiprintf_r+0x1f4>
 80051cc:	7821      	ldrb	r1, [r4, #0]
 80051ce:	2203      	movs	r2, #3
 80051d0:	4650      	mov	r0, sl
 80051d2:	f7fb f815 	bl	8000200 <memchr>
 80051d6:	b138      	cbz	r0, 80051e8 <_svfiprintf_r+0x150>
 80051d8:	9b04      	ldr	r3, [sp, #16]
 80051da:	eba0 000a 	sub.w	r0, r0, sl
 80051de:	2240      	movs	r2, #64	@ 0x40
 80051e0:	4082      	lsls	r2, r0
 80051e2:	4313      	orrs	r3, r2
 80051e4:	3401      	adds	r4, #1
 80051e6:	9304      	str	r3, [sp, #16]
 80051e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051ec:	4824      	ldr	r0, [pc, #144]	@ (8005280 <_svfiprintf_r+0x1e8>)
 80051ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80051f2:	2206      	movs	r2, #6
 80051f4:	f7fb f804 	bl	8000200 <memchr>
 80051f8:	2800      	cmp	r0, #0
 80051fa:	d036      	beq.n	800526a <_svfiprintf_r+0x1d2>
 80051fc:	4b21      	ldr	r3, [pc, #132]	@ (8005284 <_svfiprintf_r+0x1ec>)
 80051fe:	bb1b      	cbnz	r3, 8005248 <_svfiprintf_r+0x1b0>
 8005200:	9b03      	ldr	r3, [sp, #12]
 8005202:	3307      	adds	r3, #7
 8005204:	f023 0307 	bic.w	r3, r3, #7
 8005208:	3308      	adds	r3, #8
 800520a:	9303      	str	r3, [sp, #12]
 800520c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800520e:	4433      	add	r3, r6
 8005210:	9309      	str	r3, [sp, #36]	@ 0x24
 8005212:	e76a      	b.n	80050ea <_svfiprintf_r+0x52>
 8005214:	fb0c 3202 	mla	r2, ip, r2, r3
 8005218:	460c      	mov	r4, r1
 800521a:	2001      	movs	r0, #1
 800521c:	e7a8      	b.n	8005170 <_svfiprintf_r+0xd8>
 800521e:	2300      	movs	r3, #0
 8005220:	3401      	adds	r4, #1
 8005222:	9305      	str	r3, [sp, #20]
 8005224:	4619      	mov	r1, r3
 8005226:	f04f 0c0a 	mov.w	ip, #10
 800522a:	4620      	mov	r0, r4
 800522c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005230:	3a30      	subs	r2, #48	@ 0x30
 8005232:	2a09      	cmp	r2, #9
 8005234:	d903      	bls.n	800523e <_svfiprintf_r+0x1a6>
 8005236:	2b00      	cmp	r3, #0
 8005238:	d0c6      	beq.n	80051c8 <_svfiprintf_r+0x130>
 800523a:	9105      	str	r1, [sp, #20]
 800523c:	e7c4      	b.n	80051c8 <_svfiprintf_r+0x130>
 800523e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005242:	4604      	mov	r4, r0
 8005244:	2301      	movs	r3, #1
 8005246:	e7f0      	b.n	800522a <_svfiprintf_r+0x192>
 8005248:	ab03      	add	r3, sp, #12
 800524a:	9300      	str	r3, [sp, #0]
 800524c:	462a      	mov	r2, r5
 800524e:	4b0e      	ldr	r3, [pc, #56]	@ (8005288 <_svfiprintf_r+0x1f0>)
 8005250:	a904      	add	r1, sp, #16
 8005252:	4638      	mov	r0, r7
 8005254:	f3af 8000 	nop.w
 8005258:	1c42      	adds	r2, r0, #1
 800525a:	4606      	mov	r6, r0
 800525c:	d1d6      	bne.n	800520c <_svfiprintf_r+0x174>
 800525e:	89ab      	ldrh	r3, [r5, #12]
 8005260:	065b      	lsls	r3, r3, #25
 8005262:	f53f af2d 	bmi.w	80050c0 <_svfiprintf_r+0x28>
 8005266:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005268:	e72c      	b.n	80050c4 <_svfiprintf_r+0x2c>
 800526a:	ab03      	add	r3, sp, #12
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	462a      	mov	r2, r5
 8005270:	4b05      	ldr	r3, [pc, #20]	@ (8005288 <_svfiprintf_r+0x1f0>)
 8005272:	a904      	add	r1, sp, #16
 8005274:	4638      	mov	r0, r7
 8005276:	f000 f879 	bl	800536c <_printf_i>
 800527a:	e7ed      	b.n	8005258 <_svfiprintf_r+0x1c0>
 800527c:	08006500 	.word	0x08006500
 8005280:	0800650a 	.word	0x0800650a
 8005284:	00000000 	.word	0x00000000
 8005288:	08004fe1 	.word	0x08004fe1
 800528c:	08006506 	.word	0x08006506

08005290 <_printf_common>:
 8005290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005294:	4616      	mov	r6, r2
 8005296:	4698      	mov	r8, r3
 8005298:	688a      	ldr	r2, [r1, #8]
 800529a:	690b      	ldr	r3, [r1, #16]
 800529c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80052a0:	4293      	cmp	r3, r2
 80052a2:	bfb8      	it	lt
 80052a4:	4613      	movlt	r3, r2
 80052a6:	6033      	str	r3, [r6, #0]
 80052a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80052ac:	4607      	mov	r7, r0
 80052ae:	460c      	mov	r4, r1
 80052b0:	b10a      	cbz	r2, 80052b6 <_printf_common+0x26>
 80052b2:	3301      	adds	r3, #1
 80052b4:	6033      	str	r3, [r6, #0]
 80052b6:	6823      	ldr	r3, [r4, #0]
 80052b8:	0699      	lsls	r1, r3, #26
 80052ba:	bf42      	ittt	mi
 80052bc:	6833      	ldrmi	r3, [r6, #0]
 80052be:	3302      	addmi	r3, #2
 80052c0:	6033      	strmi	r3, [r6, #0]
 80052c2:	6825      	ldr	r5, [r4, #0]
 80052c4:	f015 0506 	ands.w	r5, r5, #6
 80052c8:	d106      	bne.n	80052d8 <_printf_common+0x48>
 80052ca:	f104 0a19 	add.w	sl, r4, #25
 80052ce:	68e3      	ldr	r3, [r4, #12]
 80052d0:	6832      	ldr	r2, [r6, #0]
 80052d2:	1a9b      	subs	r3, r3, r2
 80052d4:	42ab      	cmp	r3, r5
 80052d6:	dc26      	bgt.n	8005326 <_printf_common+0x96>
 80052d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80052dc:	6822      	ldr	r2, [r4, #0]
 80052de:	3b00      	subs	r3, #0
 80052e0:	bf18      	it	ne
 80052e2:	2301      	movne	r3, #1
 80052e4:	0692      	lsls	r2, r2, #26
 80052e6:	d42b      	bmi.n	8005340 <_printf_common+0xb0>
 80052e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80052ec:	4641      	mov	r1, r8
 80052ee:	4638      	mov	r0, r7
 80052f0:	47c8      	blx	r9
 80052f2:	3001      	adds	r0, #1
 80052f4:	d01e      	beq.n	8005334 <_printf_common+0xa4>
 80052f6:	6823      	ldr	r3, [r4, #0]
 80052f8:	6922      	ldr	r2, [r4, #16]
 80052fa:	f003 0306 	and.w	r3, r3, #6
 80052fe:	2b04      	cmp	r3, #4
 8005300:	bf02      	ittt	eq
 8005302:	68e5      	ldreq	r5, [r4, #12]
 8005304:	6833      	ldreq	r3, [r6, #0]
 8005306:	1aed      	subeq	r5, r5, r3
 8005308:	68a3      	ldr	r3, [r4, #8]
 800530a:	bf0c      	ite	eq
 800530c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005310:	2500      	movne	r5, #0
 8005312:	4293      	cmp	r3, r2
 8005314:	bfc4      	itt	gt
 8005316:	1a9b      	subgt	r3, r3, r2
 8005318:	18ed      	addgt	r5, r5, r3
 800531a:	2600      	movs	r6, #0
 800531c:	341a      	adds	r4, #26
 800531e:	42b5      	cmp	r5, r6
 8005320:	d11a      	bne.n	8005358 <_printf_common+0xc8>
 8005322:	2000      	movs	r0, #0
 8005324:	e008      	b.n	8005338 <_printf_common+0xa8>
 8005326:	2301      	movs	r3, #1
 8005328:	4652      	mov	r2, sl
 800532a:	4641      	mov	r1, r8
 800532c:	4638      	mov	r0, r7
 800532e:	47c8      	blx	r9
 8005330:	3001      	adds	r0, #1
 8005332:	d103      	bne.n	800533c <_printf_common+0xac>
 8005334:	f04f 30ff 	mov.w	r0, #4294967295
 8005338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800533c:	3501      	adds	r5, #1
 800533e:	e7c6      	b.n	80052ce <_printf_common+0x3e>
 8005340:	18e1      	adds	r1, r4, r3
 8005342:	1c5a      	adds	r2, r3, #1
 8005344:	2030      	movs	r0, #48	@ 0x30
 8005346:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800534a:	4422      	add	r2, r4
 800534c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005350:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005354:	3302      	adds	r3, #2
 8005356:	e7c7      	b.n	80052e8 <_printf_common+0x58>
 8005358:	2301      	movs	r3, #1
 800535a:	4622      	mov	r2, r4
 800535c:	4641      	mov	r1, r8
 800535e:	4638      	mov	r0, r7
 8005360:	47c8      	blx	r9
 8005362:	3001      	adds	r0, #1
 8005364:	d0e6      	beq.n	8005334 <_printf_common+0xa4>
 8005366:	3601      	adds	r6, #1
 8005368:	e7d9      	b.n	800531e <_printf_common+0x8e>
	...

0800536c <_printf_i>:
 800536c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005370:	7e0f      	ldrb	r7, [r1, #24]
 8005372:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005374:	2f78      	cmp	r7, #120	@ 0x78
 8005376:	4691      	mov	r9, r2
 8005378:	4680      	mov	r8, r0
 800537a:	460c      	mov	r4, r1
 800537c:	469a      	mov	sl, r3
 800537e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005382:	d807      	bhi.n	8005394 <_printf_i+0x28>
 8005384:	2f62      	cmp	r7, #98	@ 0x62
 8005386:	d80a      	bhi.n	800539e <_printf_i+0x32>
 8005388:	2f00      	cmp	r7, #0
 800538a:	f000 80d2 	beq.w	8005532 <_printf_i+0x1c6>
 800538e:	2f58      	cmp	r7, #88	@ 0x58
 8005390:	f000 80b9 	beq.w	8005506 <_printf_i+0x19a>
 8005394:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005398:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800539c:	e03a      	b.n	8005414 <_printf_i+0xa8>
 800539e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80053a2:	2b15      	cmp	r3, #21
 80053a4:	d8f6      	bhi.n	8005394 <_printf_i+0x28>
 80053a6:	a101      	add	r1, pc, #4	@ (adr r1, 80053ac <_printf_i+0x40>)
 80053a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053ac:	08005405 	.word	0x08005405
 80053b0:	08005419 	.word	0x08005419
 80053b4:	08005395 	.word	0x08005395
 80053b8:	08005395 	.word	0x08005395
 80053bc:	08005395 	.word	0x08005395
 80053c0:	08005395 	.word	0x08005395
 80053c4:	08005419 	.word	0x08005419
 80053c8:	08005395 	.word	0x08005395
 80053cc:	08005395 	.word	0x08005395
 80053d0:	08005395 	.word	0x08005395
 80053d4:	08005395 	.word	0x08005395
 80053d8:	08005519 	.word	0x08005519
 80053dc:	08005443 	.word	0x08005443
 80053e0:	080054d3 	.word	0x080054d3
 80053e4:	08005395 	.word	0x08005395
 80053e8:	08005395 	.word	0x08005395
 80053ec:	0800553b 	.word	0x0800553b
 80053f0:	08005395 	.word	0x08005395
 80053f4:	08005443 	.word	0x08005443
 80053f8:	08005395 	.word	0x08005395
 80053fc:	08005395 	.word	0x08005395
 8005400:	080054db 	.word	0x080054db
 8005404:	6833      	ldr	r3, [r6, #0]
 8005406:	1d1a      	adds	r2, r3, #4
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	6032      	str	r2, [r6, #0]
 800540c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005410:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005414:	2301      	movs	r3, #1
 8005416:	e09d      	b.n	8005554 <_printf_i+0x1e8>
 8005418:	6833      	ldr	r3, [r6, #0]
 800541a:	6820      	ldr	r0, [r4, #0]
 800541c:	1d19      	adds	r1, r3, #4
 800541e:	6031      	str	r1, [r6, #0]
 8005420:	0606      	lsls	r6, r0, #24
 8005422:	d501      	bpl.n	8005428 <_printf_i+0xbc>
 8005424:	681d      	ldr	r5, [r3, #0]
 8005426:	e003      	b.n	8005430 <_printf_i+0xc4>
 8005428:	0645      	lsls	r5, r0, #25
 800542a:	d5fb      	bpl.n	8005424 <_printf_i+0xb8>
 800542c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005430:	2d00      	cmp	r5, #0
 8005432:	da03      	bge.n	800543c <_printf_i+0xd0>
 8005434:	232d      	movs	r3, #45	@ 0x2d
 8005436:	426d      	negs	r5, r5
 8005438:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800543c:	4859      	ldr	r0, [pc, #356]	@ (80055a4 <_printf_i+0x238>)
 800543e:	230a      	movs	r3, #10
 8005440:	e011      	b.n	8005466 <_printf_i+0xfa>
 8005442:	6821      	ldr	r1, [r4, #0]
 8005444:	6833      	ldr	r3, [r6, #0]
 8005446:	0608      	lsls	r0, r1, #24
 8005448:	f853 5b04 	ldr.w	r5, [r3], #4
 800544c:	d402      	bmi.n	8005454 <_printf_i+0xe8>
 800544e:	0649      	lsls	r1, r1, #25
 8005450:	bf48      	it	mi
 8005452:	b2ad      	uxthmi	r5, r5
 8005454:	2f6f      	cmp	r7, #111	@ 0x6f
 8005456:	4853      	ldr	r0, [pc, #332]	@ (80055a4 <_printf_i+0x238>)
 8005458:	6033      	str	r3, [r6, #0]
 800545a:	bf14      	ite	ne
 800545c:	230a      	movne	r3, #10
 800545e:	2308      	moveq	r3, #8
 8005460:	2100      	movs	r1, #0
 8005462:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005466:	6866      	ldr	r6, [r4, #4]
 8005468:	60a6      	str	r6, [r4, #8]
 800546a:	2e00      	cmp	r6, #0
 800546c:	bfa2      	ittt	ge
 800546e:	6821      	ldrge	r1, [r4, #0]
 8005470:	f021 0104 	bicge.w	r1, r1, #4
 8005474:	6021      	strge	r1, [r4, #0]
 8005476:	b90d      	cbnz	r5, 800547c <_printf_i+0x110>
 8005478:	2e00      	cmp	r6, #0
 800547a:	d04b      	beq.n	8005514 <_printf_i+0x1a8>
 800547c:	4616      	mov	r6, r2
 800547e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005482:	fb03 5711 	mls	r7, r3, r1, r5
 8005486:	5dc7      	ldrb	r7, [r0, r7]
 8005488:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800548c:	462f      	mov	r7, r5
 800548e:	42bb      	cmp	r3, r7
 8005490:	460d      	mov	r5, r1
 8005492:	d9f4      	bls.n	800547e <_printf_i+0x112>
 8005494:	2b08      	cmp	r3, #8
 8005496:	d10b      	bne.n	80054b0 <_printf_i+0x144>
 8005498:	6823      	ldr	r3, [r4, #0]
 800549a:	07df      	lsls	r7, r3, #31
 800549c:	d508      	bpl.n	80054b0 <_printf_i+0x144>
 800549e:	6923      	ldr	r3, [r4, #16]
 80054a0:	6861      	ldr	r1, [r4, #4]
 80054a2:	4299      	cmp	r1, r3
 80054a4:	bfde      	ittt	le
 80054a6:	2330      	movle	r3, #48	@ 0x30
 80054a8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80054ac:	f106 36ff 	addle.w	r6, r6, #4294967295
 80054b0:	1b92      	subs	r2, r2, r6
 80054b2:	6122      	str	r2, [r4, #16]
 80054b4:	f8cd a000 	str.w	sl, [sp]
 80054b8:	464b      	mov	r3, r9
 80054ba:	aa03      	add	r2, sp, #12
 80054bc:	4621      	mov	r1, r4
 80054be:	4640      	mov	r0, r8
 80054c0:	f7ff fee6 	bl	8005290 <_printf_common>
 80054c4:	3001      	adds	r0, #1
 80054c6:	d14a      	bne.n	800555e <_printf_i+0x1f2>
 80054c8:	f04f 30ff 	mov.w	r0, #4294967295
 80054cc:	b004      	add	sp, #16
 80054ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	f043 0320 	orr.w	r3, r3, #32
 80054d8:	6023      	str	r3, [r4, #0]
 80054da:	4833      	ldr	r0, [pc, #204]	@ (80055a8 <_printf_i+0x23c>)
 80054dc:	2778      	movs	r7, #120	@ 0x78
 80054de:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80054e2:	6823      	ldr	r3, [r4, #0]
 80054e4:	6831      	ldr	r1, [r6, #0]
 80054e6:	061f      	lsls	r7, r3, #24
 80054e8:	f851 5b04 	ldr.w	r5, [r1], #4
 80054ec:	d402      	bmi.n	80054f4 <_printf_i+0x188>
 80054ee:	065f      	lsls	r7, r3, #25
 80054f0:	bf48      	it	mi
 80054f2:	b2ad      	uxthmi	r5, r5
 80054f4:	6031      	str	r1, [r6, #0]
 80054f6:	07d9      	lsls	r1, r3, #31
 80054f8:	bf44      	itt	mi
 80054fa:	f043 0320 	orrmi.w	r3, r3, #32
 80054fe:	6023      	strmi	r3, [r4, #0]
 8005500:	b11d      	cbz	r5, 800550a <_printf_i+0x19e>
 8005502:	2310      	movs	r3, #16
 8005504:	e7ac      	b.n	8005460 <_printf_i+0xf4>
 8005506:	4827      	ldr	r0, [pc, #156]	@ (80055a4 <_printf_i+0x238>)
 8005508:	e7e9      	b.n	80054de <_printf_i+0x172>
 800550a:	6823      	ldr	r3, [r4, #0]
 800550c:	f023 0320 	bic.w	r3, r3, #32
 8005510:	6023      	str	r3, [r4, #0]
 8005512:	e7f6      	b.n	8005502 <_printf_i+0x196>
 8005514:	4616      	mov	r6, r2
 8005516:	e7bd      	b.n	8005494 <_printf_i+0x128>
 8005518:	6833      	ldr	r3, [r6, #0]
 800551a:	6825      	ldr	r5, [r4, #0]
 800551c:	6961      	ldr	r1, [r4, #20]
 800551e:	1d18      	adds	r0, r3, #4
 8005520:	6030      	str	r0, [r6, #0]
 8005522:	062e      	lsls	r6, r5, #24
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	d501      	bpl.n	800552c <_printf_i+0x1c0>
 8005528:	6019      	str	r1, [r3, #0]
 800552a:	e002      	b.n	8005532 <_printf_i+0x1c6>
 800552c:	0668      	lsls	r0, r5, #25
 800552e:	d5fb      	bpl.n	8005528 <_printf_i+0x1bc>
 8005530:	8019      	strh	r1, [r3, #0]
 8005532:	2300      	movs	r3, #0
 8005534:	6123      	str	r3, [r4, #16]
 8005536:	4616      	mov	r6, r2
 8005538:	e7bc      	b.n	80054b4 <_printf_i+0x148>
 800553a:	6833      	ldr	r3, [r6, #0]
 800553c:	1d1a      	adds	r2, r3, #4
 800553e:	6032      	str	r2, [r6, #0]
 8005540:	681e      	ldr	r6, [r3, #0]
 8005542:	6862      	ldr	r2, [r4, #4]
 8005544:	2100      	movs	r1, #0
 8005546:	4630      	mov	r0, r6
 8005548:	f7fa fe5a 	bl	8000200 <memchr>
 800554c:	b108      	cbz	r0, 8005552 <_printf_i+0x1e6>
 800554e:	1b80      	subs	r0, r0, r6
 8005550:	6060      	str	r0, [r4, #4]
 8005552:	6863      	ldr	r3, [r4, #4]
 8005554:	6123      	str	r3, [r4, #16]
 8005556:	2300      	movs	r3, #0
 8005558:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800555c:	e7aa      	b.n	80054b4 <_printf_i+0x148>
 800555e:	6923      	ldr	r3, [r4, #16]
 8005560:	4632      	mov	r2, r6
 8005562:	4649      	mov	r1, r9
 8005564:	4640      	mov	r0, r8
 8005566:	47d0      	blx	sl
 8005568:	3001      	adds	r0, #1
 800556a:	d0ad      	beq.n	80054c8 <_printf_i+0x15c>
 800556c:	6823      	ldr	r3, [r4, #0]
 800556e:	079b      	lsls	r3, r3, #30
 8005570:	d413      	bmi.n	800559a <_printf_i+0x22e>
 8005572:	68e0      	ldr	r0, [r4, #12]
 8005574:	9b03      	ldr	r3, [sp, #12]
 8005576:	4298      	cmp	r0, r3
 8005578:	bfb8      	it	lt
 800557a:	4618      	movlt	r0, r3
 800557c:	e7a6      	b.n	80054cc <_printf_i+0x160>
 800557e:	2301      	movs	r3, #1
 8005580:	4632      	mov	r2, r6
 8005582:	4649      	mov	r1, r9
 8005584:	4640      	mov	r0, r8
 8005586:	47d0      	blx	sl
 8005588:	3001      	adds	r0, #1
 800558a:	d09d      	beq.n	80054c8 <_printf_i+0x15c>
 800558c:	3501      	adds	r5, #1
 800558e:	68e3      	ldr	r3, [r4, #12]
 8005590:	9903      	ldr	r1, [sp, #12]
 8005592:	1a5b      	subs	r3, r3, r1
 8005594:	42ab      	cmp	r3, r5
 8005596:	dcf2      	bgt.n	800557e <_printf_i+0x212>
 8005598:	e7eb      	b.n	8005572 <_printf_i+0x206>
 800559a:	2500      	movs	r5, #0
 800559c:	f104 0619 	add.w	r6, r4, #25
 80055a0:	e7f5      	b.n	800558e <_printf_i+0x222>
 80055a2:	bf00      	nop
 80055a4:	08006511 	.word	0x08006511
 80055a8:	08006522 	.word	0x08006522

080055ac <memmove>:
 80055ac:	4288      	cmp	r0, r1
 80055ae:	b510      	push	{r4, lr}
 80055b0:	eb01 0402 	add.w	r4, r1, r2
 80055b4:	d902      	bls.n	80055bc <memmove+0x10>
 80055b6:	4284      	cmp	r4, r0
 80055b8:	4623      	mov	r3, r4
 80055ba:	d807      	bhi.n	80055cc <memmove+0x20>
 80055bc:	1e43      	subs	r3, r0, #1
 80055be:	42a1      	cmp	r1, r4
 80055c0:	d008      	beq.n	80055d4 <memmove+0x28>
 80055c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80055c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80055ca:	e7f8      	b.n	80055be <memmove+0x12>
 80055cc:	4402      	add	r2, r0
 80055ce:	4601      	mov	r1, r0
 80055d0:	428a      	cmp	r2, r1
 80055d2:	d100      	bne.n	80055d6 <memmove+0x2a>
 80055d4:	bd10      	pop	{r4, pc}
 80055d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80055da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80055de:	e7f7      	b.n	80055d0 <memmove+0x24>

080055e0 <memcpy>:
 80055e0:	440a      	add	r2, r1
 80055e2:	4291      	cmp	r1, r2
 80055e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80055e8:	d100      	bne.n	80055ec <memcpy+0xc>
 80055ea:	4770      	bx	lr
 80055ec:	b510      	push	{r4, lr}
 80055ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055f6:	4291      	cmp	r1, r2
 80055f8:	d1f9      	bne.n	80055ee <memcpy+0xe>
 80055fa:	bd10      	pop	{r4, pc}

080055fc <_realloc_r>:
 80055fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005600:	4680      	mov	r8, r0
 8005602:	4615      	mov	r5, r2
 8005604:	460c      	mov	r4, r1
 8005606:	b921      	cbnz	r1, 8005612 <_realloc_r+0x16>
 8005608:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800560c:	4611      	mov	r1, r2
 800560e:	f7ff bb93 	b.w	8004d38 <_malloc_r>
 8005612:	b92a      	cbnz	r2, 8005620 <_realloc_r+0x24>
 8005614:	f7ff fc9a 	bl	8004f4c <_free_r>
 8005618:	2400      	movs	r4, #0
 800561a:	4620      	mov	r0, r4
 800561c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005620:	f000 f81a 	bl	8005658 <_malloc_usable_size_r>
 8005624:	4285      	cmp	r5, r0
 8005626:	4606      	mov	r6, r0
 8005628:	d802      	bhi.n	8005630 <_realloc_r+0x34>
 800562a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800562e:	d8f4      	bhi.n	800561a <_realloc_r+0x1e>
 8005630:	4629      	mov	r1, r5
 8005632:	4640      	mov	r0, r8
 8005634:	f7ff fb80 	bl	8004d38 <_malloc_r>
 8005638:	4607      	mov	r7, r0
 800563a:	2800      	cmp	r0, #0
 800563c:	d0ec      	beq.n	8005618 <_realloc_r+0x1c>
 800563e:	42b5      	cmp	r5, r6
 8005640:	462a      	mov	r2, r5
 8005642:	4621      	mov	r1, r4
 8005644:	bf28      	it	cs
 8005646:	4632      	movcs	r2, r6
 8005648:	f7ff ffca 	bl	80055e0 <memcpy>
 800564c:	4621      	mov	r1, r4
 800564e:	4640      	mov	r0, r8
 8005650:	f7ff fc7c 	bl	8004f4c <_free_r>
 8005654:	463c      	mov	r4, r7
 8005656:	e7e0      	b.n	800561a <_realloc_r+0x1e>

08005658 <_malloc_usable_size_r>:
 8005658:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800565c:	1f18      	subs	r0, r3, #4
 800565e:	2b00      	cmp	r3, #0
 8005660:	bfbc      	itt	lt
 8005662:	580b      	ldrlt	r3, [r1, r0]
 8005664:	18c0      	addlt	r0, r0, r3
 8005666:	4770      	bx	lr

08005668 <_init>:
 8005668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800566a:	bf00      	nop
 800566c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800566e:	bc08      	pop	{r3}
 8005670:	469e      	mov	lr, r3
 8005672:	4770      	bx	lr

08005674 <_fini>:
 8005674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005676:	bf00      	nop
 8005678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800567a:	bc08      	pop	{r3}
 800567c:	469e      	mov	lr, r3
 800567e:	4770      	bx	lr
