{
  "name": "core::num::int_log10::u8",
  "span": "$library/core/src/num/int_log10.rs:6:1: 6:39",
  "mir": "fn core::num::int_log10::u8(_1: u8) -> u32 {\n    let mut _0: u32;\n    let  _2: u32;\n    let mut _3: u32;\n    let mut _4: u32;\n    let mut _5: (u32, bool);\n    let mut _6: u32;\n    let mut _7: (u32, bool);\n    let mut _8: u32;\n    let mut _9: bool;\n    debug val => _1;\n    debug val => _2;\n    bb0: {\n        _2 = _1 as u32;\n        StorageLive(_3);\n        StorageLive(_4);\n        _5 = CheckedAdd(_2, num::int_log10::u8::C1);\n        assert(!move (_5.1: bool), \"attempt to compute `{} + {}`, which would overflow\", _2, num::int_log10::u8::C1) -> [success: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = move (_5.0: u32);\n        StorageLive(_6);\n        _7 = CheckedAdd(_2, num::int_log10::u8::C2);\n        assert(!move (_7.1: bool), \"attempt to compute `{} + {}`, which would overflow\", _2, num::int_log10::u8::C2) -> [success: bb2, unwind unreachable];\n    }\n    bb2: {\n        _6 = move (_7.0: u32);\n        _3 = BitAnd(move _4, move _6);\n        StorageDead(_6);\n        StorageDead(_4);\n        _8 = 8_i32 as u32;\n        _9 = Lt(move _8, 32_u32);\n        assert(move _9, \"attempt to shift right by `{}`, which would overflow\", 8_i32) -> [success: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = Shr(move _3, 8_i32);\n        StorageDead(_3);\n        return;\n    }\n}\n"
}