// Seed: 2041230432
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_17;
  assign id_11 = id_2 + id_1;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output wor   id_2,
    output tri   id_3,
    output wand  id_4
    , id_6
);
  wire id_7, id_8 = 1, id_9, id_10, id_11;
  module_0(
      id_11,
      id_7,
      id_7,
      id_9,
      id_7,
      id_11,
      id_10,
      id_8,
      id_10,
      id_10,
      id_10,
      id_8,
      id_6,
      id_11,
      id_8,
      id_9
  );
endmodule
