|pipelinedProc
GClock => reg_8bit:PC_register.clk
GClock => instr_mem:ROM.clock
GClock => IF_ID_Buffer:IF_ID_Buffer_entity.clk
GClock => register_file_8x8:registerFile.clk
GClock => ID_EX_Buffer:ID_EX_Buffer_entity.clk
GClock => EX_MEM_Buffer:EX_MEM_Buffer_entity.clk
GClock => main_mem:RAM.clock
GClock => MEM_WB_Buffer:MEM_WB_Buffer_entity.clk
GClock => instructionOutRegister:instr_out_reg.clk
GReset => reg_8bit:PC_register.reset_bar
GReset => IF_ID_Buffer:IF_ID_Buffer_entity.reset_bar
GReset => register_file_8x8:registerFile.reset_bar
GReset => ID_EX_Buffer:ID_EX_Buffer_entity.reset_bar
GReset => EX_MEM_Buffer:EX_MEM_Buffer_entity.reset_bar
GReset => MEM_WB_Buffer:MEM_WB_Buffer_entity.reset_bar
GReset => instructionOutRegister:instr_out_reg.reset_bar
valueSelect[0] => mux_8bit_8x1:OutputMUX.sel[0]
valueSelect[1] => mux_8bit_8x1:OutputMUX.sel[1]
valueSelect[2] => mux_8bit_8x1:OutputMUX.sel[2]
InstrSelect[0] => instructionOutRegister:instr_out_reg.sel[0]
InstrSelect[1] => instructionOutRegister:instr_out_reg.sel[1]
InstrSelect[2] => instructionOutRegister:instr_out_reg.sel[2]
muxOut[0] <= mux_8bit_8x1:OutputMUX.data_out[0]
muxOut[1] <= mux_8bit_8x1:OutputMUX.data_out[1]
muxOut[2] <= mux_8bit_8x1:OutputMUX.data_out[2]
muxOut[3] <= mux_8bit_8x1:OutputMUX.data_out[3]
muxOut[4] <= mux_8bit_8x1:OutputMUX.data_out[4]
muxOut[5] <= mux_8bit_8x1:OutputMUX.data_out[5]
muxOut[6] <= mux_8bit_8x1:OutputMUX.data_out[6]
muxOut[7] <= mux_8bit_8x1:OutputMUX.data_out[7]
instructionOut[0] <= instructionOutRegister:instr_out_reg.data_out[0]
instructionOut[1] <= instructionOutRegister:instr_out_reg.data_out[1]
instructionOut[2] <= instructionOutRegister:instr_out_reg.data_out[2]
instructionOut[3] <= instructionOutRegister:instr_out_reg.data_out[3]
instructionOut[4] <= instructionOutRegister:instr_out_reg.data_out[4]
instructionOut[5] <= instructionOutRegister:instr_out_reg.data_out[5]
instructionOut[6] <= instructionOutRegister:instr_out_reg.data_out[6]
instructionOut[7] <= instructionOutRegister:instr_out_reg.data_out[7]
instructionOut[8] <= instructionOutRegister:instr_out_reg.data_out[8]
instructionOut[9] <= instructionOutRegister:instr_out_reg.data_out[9]
instructionOut[10] <= instructionOutRegister:instr_out_reg.data_out[10]
instructionOut[11] <= instructionOutRegister:instr_out_reg.data_out[11]
instructionOut[12] <= instructionOutRegister:instr_out_reg.data_out[12]
instructionOut[13] <= instructionOutRegister:instr_out_reg.data_out[13]
instructionOut[14] <= instructionOutRegister:instr_out_reg.data_out[14]
instructionOut[15] <= instructionOutRegister:instr_out_reg.data_out[15]
instructionOut[16] <= instructionOutRegister:instr_out_reg.data_out[16]
instructionOut[17] <= instructionOutRegister:instr_out_reg.data_out[17]
instructionOut[18] <= instructionOutRegister:instr_out_reg.data_out[18]
instructionOut[19] <= instructionOutRegister:instr_out_reg.data_out[19]
instructionOut[20] <= instructionOutRegister:instr_out_reg.data_out[20]
instructionOut[21] <= instructionOutRegister:instr_out_reg.data_out[21]
instructionOut[22] <= instructionOutRegister:instr_out_reg.data_out[22]
instructionOut[23] <= instructionOutRegister:instr_out_reg.data_out[23]
instructionOut[24] <= instructionOutRegister:instr_out_reg.data_out[24]
instructionOut[25] <= instructionOutRegister:instr_out_reg.data_out[25]
instructionOut[26] <= instructionOutRegister:instr_out_reg.data_out[26]
instructionOut[27] <= instructionOutRegister:instr_out_reg.data_out[27]
instructionOut[28] <= instructionOutRegister:instr_out_reg.data_out[28]
instructionOut[29] <= instructionOutRegister:instr_out_reg.data_out[29]
instructionOut[30] <= instructionOutRegister:instr_out_reg.data_out[30]
instructionOut[31] <= instructionOutRegister:instr_out_reg.data_out[31]
BranchOut <= ssp_control:controlUnit.Branch
ZeroOut <= ALU_8bit:ALU_main.z
MemWriteOut <= ssp_control:controlUnit.MemWrite
RegWriteOut <= ssp_control:controlUnit.RegWrite


|pipelinedProc|mux_8bit_2x1:BranchMUX
data_0[0] => i_data_out.IN0
data_0[1] => i_data_out.IN0
data_0[2] => i_data_out.IN0
data_0[3] => i_data_out.IN0
data_0[4] => i_data_out.IN0
data_0[5] => i_data_out.IN0
data_0[6] => i_data_out.IN0
data_0[7] => i_data_out.IN0
data_1[0] => i_data_out.IN0
data_1[1] => i_data_out.IN0
data_1[2] => i_data_out.IN0
data_1[3] => i_data_out.IN0
data_1[4] => i_data_out.IN0
data_1[5] => i_data_out.IN0
data_1[6] => i_data_out.IN0
data_1[7] => i_data_out.IN0
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
data_out[0] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_2x1:JumpMUX
data_0[0] => i_data_out.IN0
data_0[1] => i_data_out.IN0
data_0[2] => i_data_out.IN0
data_0[3] => i_data_out.IN0
data_0[4] => i_data_out.IN0
data_0[5] => i_data_out.IN0
data_0[6] => i_data_out.IN0
data_0[7] => i_data_out.IN0
data_1[0] => i_data_out.IN0
data_1[1] => i_data_out.IN0
data_1[2] => i_data_out.IN0
data_1[3] => i_data_out.IN0
data_1[4] => i_data_out.IN0
data_1[5] => i_data_out.IN0
data_1[6] => i_data_out.IN0
data_1[7] => i_data_out.IN0
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
data_out[0] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|reg_8bit:PC_register
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|reg_8bit:PC_register|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|reg_8bit:PC_register|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|reg_8bit:PC_register|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|reg_8bit:PC_register|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|reg_8bit:PC_register|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|reg_8bit:PC_register|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|reg_8bit:PC_register|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|reg_8bit:PC_register|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|reg_8bit:PC_register|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|reg_8bit:PC_register|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|reg_8bit:PC_register|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|reg_8bit:PC_register|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|reg_8bit:PC_register|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|reg_8bit:PC_register|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|reg_8bit:PC_register|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|reg_8bit:PC_register|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ALU_8bit:PC_4_Adder
op[0] => op_mux1.IN0
op[0] => op_mux3.IN0
op[0] => op_mux2.IN0
op[0] => op_mux0.IN0
op[1] => op_mux2.IN1
op[1] => op_mux3.IN1
op[1] => op_mux1.IN1
op[1] => op_mux0.IN1
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => fa_1bit:u0.Ci
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
x[0] => x_muxOut.IN1
x[0] => x_muxOut.IN1
x[1] => x_muxOut.IN1
x[1] => x_muxOut.IN1
x[2] => x_muxOut.IN1
x[2] => x_muxOut.IN1
x[3] => x_muxOut.IN1
x[3] => x_muxOut.IN1
x[4] => x_muxOut.IN1
x[4] => x_muxOut.IN1
x[5] => x_muxOut.IN1
x[5] => x_muxOut.IN1
x[6] => x_muxOut.IN1
x[6] => x_muxOut.IN1
x[7] => x_muxOut.IN1
x[7] => x_muxOut.IN1
y[0] => y_muxOut.IN1
y[0] => y_muxOut.IN1
y[1] => y_muxOut.IN1
y[1] => y_muxOut.IN1
y[2] => y_muxOut.IN1
y[2] => y_muxOut.IN1
y[3] => y_muxOut.IN1
y[3] => y_muxOut.IN1
y[4] => y_muxOut.IN1
y[4] => y_muxOut.IN1
y[5] => y_muxOut.IN1
y[5] => y_muxOut.IN1
y[6] => y_muxOut.IN1
y[6] => y_muxOut.IN1
y[7] => y_muxOut.IN1
y[7] => y_muxOut.IN1
s[0] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
z <= i_z.DB_MAX_OUTPUT_PORT_TYPE
o_f <= i_of.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:PC_4_Adder|fa_1bit:u0
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:PC_4_Adder|fa_1bit:u1
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:PC_4_Adder|fa_1bit:u2
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:PC_4_Adder|fa_1bit:u3
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:PC_4_Adder|fa_1bit:u4
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:PC_4_Adder|fa_1bit:u5
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:PC_4_Adder|fa_1bit:u6
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:PC_4_Adder|fa_1bit:u7
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instr_mem:ROM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|pipelinedProc|instr_mem:ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7p91:auto_generated.address_a[0]
address_a[1] => altsyncram_7p91:auto_generated.address_a[1]
address_a[2] => altsyncram_7p91:auto_generated.address_a[2]
address_a[3] => altsyncram_7p91:auto_generated.address_a[3]
address_a[4] => altsyncram_7p91:auto_generated.address_a[4]
address_a[5] => altsyncram_7p91:auto_generated.address_a[5]
address_a[6] => altsyncram_7p91:auto_generated.address_a[6]
address_a[7] => altsyncram_7p91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7p91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7p91:auto_generated.q_a[0]
q_a[1] <= altsyncram_7p91:auto_generated.q_a[1]
q_a[2] <= altsyncram_7p91:auto_generated.q_a[2]
q_a[3] <= altsyncram_7p91:auto_generated.q_a[3]
q_a[4] <= altsyncram_7p91:auto_generated.q_a[4]
q_a[5] <= altsyncram_7p91:auto_generated.q_a[5]
q_a[6] <= altsyncram_7p91:auto_generated.q_a[6]
q_a[7] <= altsyncram_7p91:auto_generated.q_a[7]
q_a[8] <= altsyncram_7p91:auto_generated.q_a[8]
q_a[9] <= altsyncram_7p91:auto_generated.q_a[9]
q_a[10] <= altsyncram_7p91:auto_generated.q_a[10]
q_a[11] <= altsyncram_7p91:auto_generated.q_a[11]
q_a[12] <= altsyncram_7p91:auto_generated.q_a[12]
q_a[13] <= altsyncram_7p91:auto_generated.q_a[13]
q_a[14] <= altsyncram_7p91:auto_generated.q_a[14]
q_a[15] <= altsyncram_7p91:auto_generated.q_a[15]
q_a[16] <= altsyncram_7p91:auto_generated.q_a[16]
q_a[17] <= altsyncram_7p91:auto_generated.q_a[17]
q_a[18] <= altsyncram_7p91:auto_generated.q_a[18]
q_a[19] <= altsyncram_7p91:auto_generated.q_a[19]
q_a[20] <= altsyncram_7p91:auto_generated.q_a[20]
q_a[21] <= altsyncram_7p91:auto_generated.q_a[21]
q_a[22] <= altsyncram_7p91:auto_generated.q_a[22]
q_a[23] <= altsyncram_7p91:auto_generated.q_a[23]
q_a[24] <= altsyncram_7p91:auto_generated.q_a[24]
q_a[25] <= altsyncram_7p91:auto_generated.q_a[25]
q_a[26] <= altsyncram_7p91:auto_generated.q_a[26]
q_a[27] <= altsyncram_7p91:auto_generated.q_a[27]
q_a[28] <= altsyncram_7p91:auto_generated.q_a[28]
q_a[29] <= altsyncram_7p91:auto_generated.q_a[29]
q_a[30] <= altsyncram_7p91:auto_generated.q_a[30]
q_a[31] <= altsyncram_7p91:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pipelinedProc|instr_mem:ROM|altsyncram:altsyncram_component|altsyncram_7p91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity
clk => reg_8bit:pc_plus4_reg.clk
clk => reg_32bit:i_InstructionOut2_reg.clk
reset_bar => i_instr_reset_bar.IN0
reset_bar => reg_8bit:pc_plus4_reg.reset_bar
pc_plus_4_in[0] => reg_8bit:pc_plus4_reg.data_in[0]
pc_plus_4_in[1] => reg_8bit:pc_plus4_reg.data_in[1]
pc_plus_4_in[2] => reg_8bit:pc_plus4_reg.data_in[2]
pc_plus_4_in[3] => reg_8bit:pc_plus4_reg.data_in[3]
pc_plus_4_in[4] => reg_8bit:pc_plus4_reg.data_in[4]
pc_plus_4_in[5] => reg_8bit:pc_plus4_reg.data_in[5]
pc_plus_4_in[6] => reg_8bit:pc_plus4_reg.data_in[6]
pc_plus_4_in[7] => reg_8bit:pc_plus4_reg.data_in[7]
instructionOut2_in[0] => reg_32bit:i_InstructionOut2_reg.data_in[0]
instructionOut2_in[1] => reg_32bit:i_InstructionOut2_reg.data_in[1]
instructionOut2_in[2] => reg_32bit:i_InstructionOut2_reg.data_in[2]
instructionOut2_in[3] => reg_32bit:i_InstructionOut2_reg.data_in[3]
instructionOut2_in[4] => reg_32bit:i_InstructionOut2_reg.data_in[4]
instructionOut2_in[5] => reg_32bit:i_InstructionOut2_reg.data_in[5]
instructionOut2_in[6] => reg_32bit:i_InstructionOut2_reg.data_in[6]
instructionOut2_in[7] => reg_32bit:i_InstructionOut2_reg.data_in[7]
instructionOut2_in[8] => reg_32bit:i_InstructionOut2_reg.data_in[8]
instructionOut2_in[9] => reg_32bit:i_InstructionOut2_reg.data_in[9]
instructionOut2_in[10] => reg_32bit:i_InstructionOut2_reg.data_in[10]
instructionOut2_in[11] => reg_32bit:i_InstructionOut2_reg.data_in[11]
instructionOut2_in[12] => reg_32bit:i_InstructionOut2_reg.data_in[12]
instructionOut2_in[13] => reg_32bit:i_InstructionOut2_reg.data_in[13]
instructionOut2_in[14] => reg_32bit:i_InstructionOut2_reg.data_in[14]
instructionOut2_in[15] => reg_32bit:i_InstructionOut2_reg.data_in[15]
instructionOut2_in[16] => reg_32bit:i_InstructionOut2_reg.data_in[16]
instructionOut2_in[17] => reg_32bit:i_InstructionOut2_reg.data_in[17]
instructionOut2_in[18] => reg_32bit:i_InstructionOut2_reg.data_in[18]
instructionOut2_in[19] => reg_32bit:i_InstructionOut2_reg.data_in[19]
instructionOut2_in[20] => reg_32bit:i_InstructionOut2_reg.data_in[20]
instructionOut2_in[21] => reg_32bit:i_InstructionOut2_reg.data_in[21]
instructionOut2_in[22] => reg_32bit:i_InstructionOut2_reg.data_in[22]
instructionOut2_in[23] => reg_32bit:i_InstructionOut2_reg.data_in[23]
instructionOut2_in[24] => reg_32bit:i_InstructionOut2_reg.data_in[24]
instructionOut2_in[25] => reg_32bit:i_InstructionOut2_reg.data_in[25]
instructionOut2_in[26] => reg_32bit:i_InstructionOut2_reg.data_in[26]
instructionOut2_in[27] => reg_32bit:i_InstructionOut2_reg.data_in[27]
instructionOut2_in[28] => reg_32bit:i_InstructionOut2_reg.data_in[28]
instructionOut2_in[29] => reg_32bit:i_InstructionOut2_reg.data_in[29]
instructionOut2_in[30] => reg_32bit:i_InstructionOut2_reg.data_in[30]
instructionOut2_in[31] => reg_32bit:i_InstructionOut2_reg.data_in[31]
IF_Flush => i_instr_reset_bar.IN1
IF_ID_Write => reg_8bit:pc_plus4_reg.load_bar
IF_ID_Write => reg_32bit:i_InstructionOut2_reg.load_bar
pc_plus_4_out[0] <= reg_8bit:pc_plus4_reg.data_out[0]
pc_plus_4_out[1] <= reg_8bit:pc_plus4_reg.data_out[1]
pc_plus_4_out[2] <= reg_8bit:pc_plus4_reg.data_out[2]
pc_plus_4_out[3] <= reg_8bit:pc_plus4_reg.data_out[3]
pc_plus_4_out[4] <= reg_8bit:pc_plus4_reg.data_out[4]
pc_plus_4_out[5] <= reg_8bit:pc_plus4_reg.data_out[5]
pc_plus_4_out[6] <= reg_8bit:pc_plus4_reg.data_out[6]
pc_plus_4_out[7] <= reg_8bit:pc_plus4_reg.data_out[7]
instructionOut2_out[0] <= reg_32bit:i_InstructionOut2_reg.data_out[0]
instructionOut2_out[1] <= reg_32bit:i_InstructionOut2_reg.data_out[1]
instructionOut2_out[2] <= reg_32bit:i_InstructionOut2_reg.data_out[2]
instructionOut2_out[3] <= reg_32bit:i_InstructionOut2_reg.data_out[3]
instructionOut2_out[4] <= reg_32bit:i_InstructionOut2_reg.data_out[4]
instructionOut2_out[5] <= reg_32bit:i_InstructionOut2_reg.data_out[5]
instructionOut2_out[6] <= reg_32bit:i_InstructionOut2_reg.data_out[6]
instructionOut2_out[7] <= reg_32bit:i_InstructionOut2_reg.data_out[7]
instructionOut2_out[8] <= reg_32bit:i_InstructionOut2_reg.data_out[8]
instructionOut2_out[9] <= reg_32bit:i_InstructionOut2_reg.data_out[9]
instructionOut2_out[10] <= reg_32bit:i_InstructionOut2_reg.data_out[10]
instructionOut2_out[11] <= reg_32bit:i_InstructionOut2_reg.data_out[11]
instructionOut2_out[12] <= reg_32bit:i_InstructionOut2_reg.data_out[12]
instructionOut2_out[13] <= reg_32bit:i_InstructionOut2_reg.data_out[13]
instructionOut2_out[14] <= reg_32bit:i_InstructionOut2_reg.data_out[14]
instructionOut2_out[15] <= reg_32bit:i_InstructionOut2_reg.data_out[15]
instructionOut2_out[16] <= reg_32bit:i_InstructionOut2_reg.data_out[16]
instructionOut2_out[17] <= reg_32bit:i_InstructionOut2_reg.data_out[17]
instructionOut2_out[18] <= reg_32bit:i_InstructionOut2_reg.data_out[18]
instructionOut2_out[19] <= reg_32bit:i_InstructionOut2_reg.data_out[19]
instructionOut2_out[20] <= reg_32bit:i_InstructionOut2_reg.data_out[20]
instructionOut2_out[21] <= reg_32bit:i_InstructionOut2_reg.data_out[21]
instructionOut2_out[22] <= reg_32bit:i_InstructionOut2_reg.data_out[22]
instructionOut2_out[23] <= reg_32bit:i_InstructionOut2_reg.data_out[23]
instructionOut2_out[24] <= reg_32bit:i_InstructionOut2_reg.data_out[24]
instructionOut2_out[25] <= reg_32bit:i_InstructionOut2_reg.data_out[25]
instructionOut2_out[26] <= reg_32bit:i_InstructionOut2_reg.data_out[26]
instructionOut2_out[27] <= reg_32bit:i_InstructionOut2_reg.data_out[27]
instructionOut2_out[28] <= reg_32bit:i_InstructionOut2_reg.data_out[28]
instructionOut2_out[29] <= reg_32bit:i_InstructionOut2_reg.data_out[29]
instructionOut2_out[30] <= reg_32bit:i_InstructionOut2_reg.data_out[30]
instructionOut2_out[31] <= reg_32bit:i_InstructionOut2_reg.data_out[31]


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_8bit:pc_plus4_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg
reset_bar => dL_in[31].IN0
reset_bar => dL_in[30].IN0
reset_bar => dL_in[29].IN0
reset_bar => dL_in[28].IN0
reset_bar => dL_in[27].IN0
reset_bar => dL_in[26].IN0
reset_bar => dL_in[25].IN0
reset_bar => dL_in[24].IN0
reset_bar => dL_in[23].IN0
reset_bar => dL_in[22].IN0
reset_bar => dL_in[21].IN0
reset_bar => dL_in[20].IN0
reset_bar => dL_in[19].IN0
reset_bar => dL_in[18].IN0
reset_bar => dL_in[17].IN0
reset_bar => dL_in[16].IN0
reset_bar => dL_in[15].IN0
reset_bar => dL_in[14].IN0
reset_bar => dL_in[13].IN0
reset_bar => dL_in[12].IN0
reset_bar => dL_in[11].IN0
reset_bar => dL_in[10].IN0
reset_bar => dL_in[9].IN0
reset_bar => dL_in[8].IN0
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit31.i_rst
reset_bar => dflipflop:bit30.i_rst
reset_bar => dflipflop:bit29.i_rst
reset_bar => dflipflop:bit28.i_rst
reset_bar => dflipflop:bit27.i_rst
reset_bar => dflipflop:bit26.i_rst
reset_bar => dflipflop:bit25.i_rst
reset_bar => dflipflop:bit24.i_rst
reset_bar => dflipflop:bit23.i_rst
reset_bar => dflipflop:bit22.i_rst
reset_bar => dflipflop:bit21.i_rst
reset_bar => dflipflop:bit20.i_rst
reset_bar => dflipflop:bit19.i_rst
reset_bar => dflipflop:bit18.i_rst
reset_bar => dflipflop:bit17.i_rst
reset_bar => dflipflop:bit16.i_rst
reset_bar => dflipflop:bit15.i_rst
reset_bar => dflipflop:bit14.i_rst
reset_bar => dflipflop:bit13.i_rst
reset_bar => dflipflop:bit12.i_rst
reset_bar => dflipflop:bit11.i_rst
reset_bar => dflipflop:bit10.i_rst
reset_bar => dflipflop:bit9.i_rst
reset_bar => dflipflop:bit8.i_rst
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[31].IN0
reset_bar => dL_load[30].IN0
reset_bar => dL_load[29].IN0
reset_bar => dL_load[28].IN0
reset_bar => dL_load[27].IN0
reset_bar => dL_load[26].IN0
reset_bar => dL_load[25].IN0
reset_bar => dL_load[24].IN0
reset_bar => dL_load[23].IN0
reset_bar => dL_load[22].IN0
reset_bar => dL_load[21].IN0
reset_bar => dL_load[20].IN0
reset_bar => dL_load[19].IN0
reset_bar => dL_load[18].IN0
reset_bar => dL_load[17].IN0
reset_bar => dL_load[16].IN0
reset_bar => dL_load[15].IN0
reset_bar => dL_load[14].IN0
reset_bar => dL_load[13].IN0
reset_bar => dL_load[12].IN0
reset_bar => dL_load[11].IN0
reset_bar => dL_load[10].IN0
reset_bar => dL_load[9].IN0
reset_bar => dL_load[8].IN0
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[31].IN1
load_bar => dL_load[30].IN1
load_bar => dL_load[29].IN1
load_bar => dL_load[28].IN1
load_bar => dL_load[27].IN1
load_bar => dL_load[26].IN1
load_bar => dL_load[25].IN1
load_bar => dL_load[24].IN1
load_bar => dL_load[23].IN1
load_bar => dL_load[22].IN1
load_bar => dL_load[21].IN1
load_bar => dL_load[20].IN1
load_bar => dL_load[19].IN1
load_bar => dL_load[18].IN1
load_bar => dL_load[17].IN1
load_bar => dL_load[16].IN1
load_bar => dL_load[15].IN1
load_bar => dL_load[14].IN1
load_bar => dL_load[13].IN1
load_bar => dL_load[12].IN1
load_bar => dL_load[11].IN1
load_bar => dL_load[10].IN1
load_bar => dL_load[9].IN1
load_bar => dL_load[8].IN1
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit31.i_clk
clk => dflipflop:bit30.i_clk
clk => dflipflop:bit29.i_clk
clk => dflipflop:bit28.i_clk
clk => dflipflop:bit27.i_clk
clk => dflipflop:bit26.i_clk
clk => dflipflop:bit25.i_clk
clk => dflipflop:bit24.i_clk
clk => dflipflop:bit23.i_clk
clk => dflipflop:bit22.i_clk
clk => dflipflop:bit21.i_clk
clk => dflipflop:bit20.i_clk
clk => dflipflop:bit19.i_clk
clk => dflipflop:bit18.i_clk
clk => dflipflop:bit17.i_clk
clk => dflipflop:bit16.i_clk
clk => dflipflop:bit15.i_clk
clk => dflipflop:bit14.i_clk
clk => dflipflop:bit13.i_clk
clk => dflipflop:bit12.i_clk
clk => dflipflop:bit11.i_clk
clk => dflipflop:bit10.i_clk
clk => dflipflop:bit9.i_clk
clk => dflipflop:bit8.i_clk
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_in[8] => dL_in[8].IN1
data_in[9] => dL_in[9].IN1
data_in[10] => dL_in[10].IN1
data_in[11] => dL_in[11].IN1
data_in[12] => dL_in[12].IN1
data_in[13] => dL_in[13].IN1
data_in[14] => dL_in[14].IN1
data_in[15] => dL_in[15].IN1
data_in[16] => dL_in[16].IN1
data_in[17] => dL_in[17].IN1
data_in[18] => dL_in[18].IN1
data_in[19] => dL_in[19].IN1
data_in[20] => dL_in[20].IN1
data_in[21] => dL_in[21].IN1
data_in[22] => dL_in[22].IN1
data_in[23] => dL_in[23].IN1
data_in[24] => dL_in[24].IN1
data_in[25] => dL_in[25].IN1
data_in[26] => dL_in[26].IN1
data_in[27] => dL_in[27].IN1
data_in[28] => dL_in[28].IN1
data_in[29] => dL_in[29].IN1
data_in[30] => dL_in[30].IN1
data_in[31] => dL_in[31].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l31
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit31
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l30
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit30
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l29
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit29
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l28
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit28
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l27
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit27
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l26
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit26
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l25
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit25
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l24
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit24
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l23
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit23
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l22
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit22
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l21
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit21
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l20
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit20
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l19
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit19
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l18
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit18
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l17
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit17
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l16
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit16
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l15
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit15
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l14
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit14
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l13
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit13
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l12
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit12
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l11
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit11
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l10
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit10
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l9
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit9
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l8
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit8
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|IF_ID_Buffer:IF_ID_Buffer_entity|reg_32bit:i_InstructionOut2_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile
clk => reg_8bit:reg0.clk
clk => reg_8bit:reg1.clk
clk => reg_8bit:reg2.clk
clk => reg_8bit:reg3.clk
clk => reg_8bit:reg4.clk
clk => reg_8bit:reg5.clk
clk => reg_8bit:reg6.clk
clk => reg_8bit:reg7.clk
reset_bar => reg_8bit:reg0.reset_bar
reset_bar => reg_8bit:reg1.reset_bar
reset_bar => reg_8bit:reg2.reset_bar
reset_bar => reg_8bit:reg3.reset_bar
reset_bar => reg_8bit:reg4.reset_bar
reset_bar => reg_8bit:reg5.reset_bar
reset_bar => reg_8bit:reg6.reset_bar
reset_bar => reg_8bit:reg7.reset_bar
read_reg1[0] => mux_8bit_8x1:read_data1_mux.sel[0]
read_reg1[1] => mux_8bit_8x1:read_data1_mux.sel[1]
read_reg1[2] => mux_8bit_8x1:read_data1_mux.sel[2]
read_reg1[3] => ~NO_FANOUT~
read_reg1[4] => ~NO_FANOUT~
read_reg2[0] => mux_8bit_8x1:read_data2_mux.sel[0]
read_reg2[1] => mux_8bit_8x1:read_data2_mux.sel[1]
read_reg2[2] => mux_8bit_8x1:read_data2_mux.sel[2]
read_reg2[3] => ~NO_FANOUT~
read_reg2[4] => ~NO_FANOUT~
write_reg[0] => decoder_3x8:decoder.sel[0]
write_reg[1] => decoder_3x8:decoder.sel[1]
write_reg[2] => decoder_3x8:decoder.sel[2]
write_reg[3] => ~NO_FANOUT~
write_reg[4] => ~NO_FANOUT~
write_data[0] => reg_8bit:reg0.data_in[0]
write_data[0] => reg_8bit:reg1.data_in[0]
write_data[0] => reg_8bit:reg2.data_in[0]
write_data[0] => reg_8bit:reg3.data_in[0]
write_data[0] => reg_8bit:reg4.data_in[0]
write_data[0] => reg_8bit:reg5.data_in[0]
write_data[0] => reg_8bit:reg6.data_in[0]
write_data[0] => reg_8bit:reg7.data_in[0]
write_data[1] => reg_8bit:reg0.data_in[1]
write_data[1] => reg_8bit:reg1.data_in[1]
write_data[1] => reg_8bit:reg2.data_in[1]
write_data[1] => reg_8bit:reg3.data_in[1]
write_data[1] => reg_8bit:reg4.data_in[1]
write_data[1] => reg_8bit:reg5.data_in[1]
write_data[1] => reg_8bit:reg6.data_in[1]
write_data[1] => reg_8bit:reg7.data_in[1]
write_data[2] => reg_8bit:reg0.data_in[2]
write_data[2] => reg_8bit:reg1.data_in[2]
write_data[2] => reg_8bit:reg2.data_in[2]
write_data[2] => reg_8bit:reg3.data_in[2]
write_data[2] => reg_8bit:reg4.data_in[2]
write_data[2] => reg_8bit:reg5.data_in[2]
write_data[2] => reg_8bit:reg6.data_in[2]
write_data[2] => reg_8bit:reg7.data_in[2]
write_data[3] => reg_8bit:reg0.data_in[3]
write_data[3] => reg_8bit:reg1.data_in[3]
write_data[3] => reg_8bit:reg2.data_in[3]
write_data[3] => reg_8bit:reg3.data_in[3]
write_data[3] => reg_8bit:reg4.data_in[3]
write_data[3] => reg_8bit:reg5.data_in[3]
write_data[3] => reg_8bit:reg6.data_in[3]
write_data[3] => reg_8bit:reg7.data_in[3]
write_data[4] => reg_8bit:reg0.data_in[4]
write_data[4] => reg_8bit:reg1.data_in[4]
write_data[4] => reg_8bit:reg2.data_in[4]
write_data[4] => reg_8bit:reg3.data_in[4]
write_data[4] => reg_8bit:reg4.data_in[4]
write_data[4] => reg_8bit:reg5.data_in[4]
write_data[4] => reg_8bit:reg6.data_in[4]
write_data[4] => reg_8bit:reg7.data_in[4]
write_data[5] => reg_8bit:reg0.data_in[5]
write_data[5] => reg_8bit:reg1.data_in[5]
write_data[5] => reg_8bit:reg2.data_in[5]
write_data[5] => reg_8bit:reg3.data_in[5]
write_data[5] => reg_8bit:reg4.data_in[5]
write_data[5] => reg_8bit:reg5.data_in[5]
write_data[5] => reg_8bit:reg6.data_in[5]
write_data[5] => reg_8bit:reg7.data_in[5]
write_data[6] => reg_8bit:reg0.data_in[6]
write_data[6] => reg_8bit:reg1.data_in[6]
write_data[6] => reg_8bit:reg2.data_in[6]
write_data[6] => reg_8bit:reg3.data_in[6]
write_data[6] => reg_8bit:reg4.data_in[6]
write_data[6] => reg_8bit:reg5.data_in[6]
write_data[6] => reg_8bit:reg6.data_in[6]
write_data[6] => reg_8bit:reg7.data_in[6]
write_data[7] => reg_8bit:reg0.data_in[7]
write_data[7] => reg_8bit:reg1.data_in[7]
write_data[7] => reg_8bit:reg2.data_in[7]
write_data[7] => reg_8bit:reg3.data_in[7]
write_data[7] => reg_8bit:reg4.data_in[7]
write_data[7] => reg_8bit:reg5.data_in[7]
write_data[7] => reg_8bit:reg6.data_in[7]
write_data[7] => reg_8bit:reg7.data_in[7]
wr => i_load_bar.IN1
wr => i_load_bar.IN1
wr => i_load_bar.IN1
wr => i_load_bar.IN1
wr => i_load_bar.IN1
wr => i_load_bar.IN1
wr => i_load_bar.IN1
wr => i_load_bar.IN1
read_data1[0] <= mux_8bit_8x1:read_data1_mux.data_out[0]
read_data1[1] <= mux_8bit_8x1:read_data1_mux.data_out[1]
read_data1[2] <= mux_8bit_8x1:read_data1_mux.data_out[2]
read_data1[3] <= mux_8bit_8x1:read_data1_mux.data_out[3]
read_data1[4] <= mux_8bit_8x1:read_data1_mux.data_out[4]
read_data1[5] <= mux_8bit_8x1:read_data1_mux.data_out[5]
read_data1[6] <= mux_8bit_8x1:read_data1_mux.data_out[6]
read_data1[7] <= mux_8bit_8x1:read_data1_mux.data_out[7]
read_data2[0] <= mux_8bit_8x1:read_data2_mux.data_out[0]
read_data2[1] <= mux_8bit_8x1:read_data2_mux.data_out[1]
read_data2[2] <= mux_8bit_8x1:read_data2_mux.data_out[2]
read_data2[3] <= mux_8bit_8x1:read_data2_mux.data_out[3]
read_data2[4] <= mux_8bit_8x1:read_data2_mux.data_out[4]
read_data2[5] <= mux_8bit_8x1:read_data2_mux.data_out[5]
read_data2[6] <= mux_8bit_8x1:read_data2_mux.data_out[6]
read_data2[7] <= mux_8bit_8x1:read_data2_mux.data_out[7]


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg0|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg1|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg2|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg3|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg4|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg5|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg6|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|reg_8bit:reg7|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|register_file_8x8:registerFile|decoder_3x8:decoder
sel[0] => i_and_out.IN1
sel[0] => i_and_out.IN1
sel[0] => i_and_out.IN1
sel[0] => i_and_out.IN1
sel[0] => i_and_out.IN1
sel[0] => i_and_out.IN1
sel[0] => i_and_out.IN1
sel[0] => i_and_out.IN1
sel[1] => i_and_out.IN0
sel[1] => i_and_out.IN0
sel[1] => i_and_out.IN0
sel[1] => i_and_out.IN0
sel[2] => i_and_out.IN1
sel[2] => i_and_out.IN1
sel[2] => i_and_out.IN1
sel[2] => i_and_out.IN1
decode_out[0] <= i_and_out.DB_MAX_OUTPUT_PORT_TYPE
decode_out[1] <= i_and_out.DB_MAX_OUTPUT_PORT_TYPE
decode_out[2] <= i_and_out.DB_MAX_OUTPUT_PORT_TYPE
decode_out[3] <= i_and_out.DB_MAX_OUTPUT_PORT_TYPE
decode_out[4] <= i_and_out.DB_MAX_OUTPUT_PORT_TYPE
decode_out[5] <= i_and_out.DB_MAX_OUTPUT_PORT_TYPE
decode_out[6] <= i_and_out.DB_MAX_OUTPUT_PORT_TYPE
decode_out[7] <= i_and_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data1_mux
sel[0] => mux_1bit_8x1:bit7.sel[0]
sel[0] => mux_1bit_8x1:bit6.sel[0]
sel[0] => mux_1bit_8x1:bit5.sel[0]
sel[0] => mux_1bit_8x1:bit4.sel[0]
sel[0] => mux_1bit_8x1:bit3.sel[0]
sel[0] => mux_1bit_8x1:bit2.sel[0]
sel[0] => mux_1bit_8x1:bit1.sel[0]
sel[0] => mux_1bit_8x1:bit0.sel[0]
sel[1] => mux_1bit_8x1:bit7.sel[1]
sel[1] => mux_1bit_8x1:bit6.sel[1]
sel[1] => mux_1bit_8x1:bit5.sel[1]
sel[1] => mux_1bit_8x1:bit4.sel[1]
sel[1] => mux_1bit_8x1:bit3.sel[1]
sel[1] => mux_1bit_8x1:bit2.sel[1]
sel[1] => mux_1bit_8x1:bit1.sel[1]
sel[1] => mux_1bit_8x1:bit0.sel[1]
sel[2] => mux_1bit_8x1:bit7.sel[2]
sel[2] => mux_1bit_8x1:bit6.sel[2]
sel[2] => mux_1bit_8x1:bit5.sel[2]
sel[2] => mux_1bit_8x1:bit4.sel[2]
sel[2] => mux_1bit_8x1:bit3.sel[2]
sel[2] => mux_1bit_8x1:bit2.sel[2]
sel[2] => mux_1bit_8x1:bit1.sel[2]
sel[2] => mux_1bit_8x1:bit0.sel[2]
data_in0[0] => mux_1bit_8x1:bit0.data_in[0]
data_in0[1] => mux_1bit_8x1:bit1.data_in[0]
data_in0[2] => mux_1bit_8x1:bit2.data_in[0]
data_in0[3] => mux_1bit_8x1:bit3.data_in[0]
data_in0[4] => mux_1bit_8x1:bit4.data_in[0]
data_in0[5] => mux_1bit_8x1:bit5.data_in[0]
data_in0[6] => mux_1bit_8x1:bit6.data_in[0]
data_in0[7] => mux_1bit_8x1:bit7.data_in[0]
data_in1[0] => mux_1bit_8x1:bit0.data_in[1]
data_in1[1] => mux_1bit_8x1:bit1.data_in[1]
data_in1[2] => mux_1bit_8x1:bit2.data_in[1]
data_in1[3] => mux_1bit_8x1:bit3.data_in[1]
data_in1[4] => mux_1bit_8x1:bit4.data_in[1]
data_in1[5] => mux_1bit_8x1:bit5.data_in[1]
data_in1[6] => mux_1bit_8x1:bit6.data_in[1]
data_in1[7] => mux_1bit_8x1:bit7.data_in[1]
data_in2[0] => mux_1bit_8x1:bit0.data_in[2]
data_in2[1] => mux_1bit_8x1:bit1.data_in[2]
data_in2[2] => mux_1bit_8x1:bit2.data_in[2]
data_in2[3] => mux_1bit_8x1:bit3.data_in[2]
data_in2[4] => mux_1bit_8x1:bit4.data_in[2]
data_in2[5] => mux_1bit_8x1:bit5.data_in[2]
data_in2[6] => mux_1bit_8x1:bit6.data_in[2]
data_in2[7] => mux_1bit_8x1:bit7.data_in[2]
data_in3[0] => mux_1bit_8x1:bit0.data_in[3]
data_in3[1] => mux_1bit_8x1:bit1.data_in[3]
data_in3[2] => mux_1bit_8x1:bit2.data_in[3]
data_in3[3] => mux_1bit_8x1:bit3.data_in[3]
data_in3[4] => mux_1bit_8x1:bit4.data_in[3]
data_in3[5] => mux_1bit_8x1:bit5.data_in[3]
data_in3[6] => mux_1bit_8x1:bit6.data_in[3]
data_in3[7] => mux_1bit_8x1:bit7.data_in[3]
data_in4[0] => mux_1bit_8x1:bit0.data_in[4]
data_in4[1] => mux_1bit_8x1:bit1.data_in[4]
data_in4[2] => mux_1bit_8x1:bit2.data_in[4]
data_in4[3] => mux_1bit_8x1:bit3.data_in[4]
data_in4[4] => mux_1bit_8x1:bit4.data_in[4]
data_in4[5] => mux_1bit_8x1:bit5.data_in[4]
data_in4[6] => mux_1bit_8x1:bit6.data_in[4]
data_in4[7] => mux_1bit_8x1:bit7.data_in[4]
data_in5[0] => mux_1bit_8x1:bit0.data_in[5]
data_in5[1] => mux_1bit_8x1:bit1.data_in[5]
data_in5[2] => mux_1bit_8x1:bit2.data_in[5]
data_in5[3] => mux_1bit_8x1:bit3.data_in[5]
data_in5[4] => mux_1bit_8x1:bit4.data_in[5]
data_in5[5] => mux_1bit_8x1:bit5.data_in[5]
data_in5[6] => mux_1bit_8x1:bit6.data_in[5]
data_in5[7] => mux_1bit_8x1:bit7.data_in[5]
data_in6[0] => mux_1bit_8x1:bit0.data_in[6]
data_in6[1] => mux_1bit_8x1:bit1.data_in[6]
data_in6[2] => mux_1bit_8x1:bit2.data_in[6]
data_in6[3] => mux_1bit_8x1:bit3.data_in[6]
data_in6[4] => mux_1bit_8x1:bit4.data_in[6]
data_in6[5] => mux_1bit_8x1:bit5.data_in[6]
data_in6[6] => mux_1bit_8x1:bit6.data_in[6]
data_in6[7] => mux_1bit_8x1:bit7.data_in[6]
data_in7[0] => mux_1bit_8x1:bit0.data_in[7]
data_in7[1] => mux_1bit_8x1:bit1.data_in[7]
data_in7[2] => mux_1bit_8x1:bit2.data_in[7]
data_in7[3] => mux_1bit_8x1:bit3.data_in[7]
data_in7[4] => mux_1bit_8x1:bit4.data_in[7]
data_in7[5] => mux_1bit_8x1:bit5.data_in[7]
data_in7[6] => mux_1bit_8x1:bit6.data_in[7]
data_in7[7] => mux_1bit_8x1:bit7.data_in[7]
data_out[0] <= mux_1bit_8x1:bit0.data_out
data_out[1] <= mux_1bit_8x1:bit1.data_out
data_out[2] <= mux_1bit_8x1:bit2.data_out
data_out[3] <= mux_1bit_8x1:bit3.data_out
data_out[4] <= mux_1bit_8x1:bit4.data_out
data_out[5] <= mux_1bit_8x1:bit5.data_out
data_out[6] <= mux_1bit_8x1:bit6.data_out
data_out[7] <= mux_1bit_8x1:bit7.data_out


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data1_mux|mux_1bit_8x1:bit7
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data1_mux|mux_1bit_8x1:bit6
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data1_mux|mux_1bit_8x1:bit5
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data1_mux|mux_1bit_8x1:bit4
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data1_mux|mux_1bit_8x1:bit3
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data1_mux|mux_1bit_8x1:bit2
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data1_mux|mux_1bit_8x1:bit1
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data1_mux|mux_1bit_8x1:bit0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data2_mux
sel[0] => mux_1bit_8x1:bit7.sel[0]
sel[0] => mux_1bit_8x1:bit6.sel[0]
sel[0] => mux_1bit_8x1:bit5.sel[0]
sel[0] => mux_1bit_8x1:bit4.sel[0]
sel[0] => mux_1bit_8x1:bit3.sel[0]
sel[0] => mux_1bit_8x1:bit2.sel[0]
sel[0] => mux_1bit_8x1:bit1.sel[0]
sel[0] => mux_1bit_8x1:bit0.sel[0]
sel[1] => mux_1bit_8x1:bit7.sel[1]
sel[1] => mux_1bit_8x1:bit6.sel[1]
sel[1] => mux_1bit_8x1:bit5.sel[1]
sel[1] => mux_1bit_8x1:bit4.sel[1]
sel[1] => mux_1bit_8x1:bit3.sel[1]
sel[1] => mux_1bit_8x1:bit2.sel[1]
sel[1] => mux_1bit_8x1:bit1.sel[1]
sel[1] => mux_1bit_8x1:bit0.sel[1]
sel[2] => mux_1bit_8x1:bit7.sel[2]
sel[2] => mux_1bit_8x1:bit6.sel[2]
sel[2] => mux_1bit_8x1:bit5.sel[2]
sel[2] => mux_1bit_8x1:bit4.sel[2]
sel[2] => mux_1bit_8x1:bit3.sel[2]
sel[2] => mux_1bit_8x1:bit2.sel[2]
sel[2] => mux_1bit_8x1:bit1.sel[2]
sel[2] => mux_1bit_8x1:bit0.sel[2]
data_in0[0] => mux_1bit_8x1:bit0.data_in[0]
data_in0[1] => mux_1bit_8x1:bit1.data_in[0]
data_in0[2] => mux_1bit_8x1:bit2.data_in[0]
data_in0[3] => mux_1bit_8x1:bit3.data_in[0]
data_in0[4] => mux_1bit_8x1:bit4.data_in[0]
data_in0[5] => mux_1bit_8x1:bit5.data_in[0]
data_in0[6] => mux_1bit_8x1:bit6.data_in[0]
data_in0[7] => mux_1bit_8x1:bit7.data_in[0]
data_in1[0] => mux_1bit_8x1:bit0.data_in[1]
data_in1[1] => mux_1bit_8x1:bit1.data_in[1]
data_in1[2] => mux_1bit_8x1:bit2.data_in[1]
data_in1[3] => mux_1bit_8x1:bit3.data_in[1]
data_in1[4] => mux_1bit_8x1:bit4.data_in[1]
data_in1[5] => mux_1bit_8x1:bit5.data_in[1]
data_in1[6] => mux_1bit_8x1:bit6.data_in[1]
data_in1[7] => mux_1bit_8x1:bit7.data_in[1]
data_in2[0] => mux_1bit_8x1:bit0.data_in[2]
data_in2[1] => mux_1bit_8x1:bit1.data_in[2]
data_in2[2] => mux_1bit_8x1:bit2.data_in[2]
data_in2[3] => mux_1bit_8x1:bit3.data_in[2]
data_in2[4] => mux_1bit_8x1:bit4.data_in[2]
data_in2[5] => mux_1bit_8x1:bit5.data_in[2]
data_in2[6] => mux_1bit_8x1:bit6.data_in[2]
data_in2[7] => mux_1bit_8x1:bit7.data_in[2]
data_in3[0] => mux_1bit_8x1:bit0.data_in[3]
data_in3[1] => mux_1bit_8x1:bit1.data_in[3]
data_in3[2] => mux_1bit_8x1:bit2.data_in[3]
data_in3[3] => mux_1bit_8x1:bit3.data_in[3]
data_in3[4] => mux_1bit_8x1:bit4.data_in[3]
data_in3[5] => mux_1bit_8x1:bit5.data_in[3]
data_in3[6] => mux_1bit_8x1:bit6.data_in[3]
data_in3[7] => mux_1bit_8x1:bit7.data_in[3]
data_in4[0] => mux_1bit_8x1:bit0.data_in[4]
data_in4[1] => mux_1bit_8x1:bit1.data_in[4]
data_in4[2] => mux_1bit_8x1:bit2.data_in[4]
data_in4[3] => mux_1bit_8x1:bit3.data_in[4]
data_in4[4] => mux_1bit_8x1:bit4.data_in[4]
data_in4[5] => mux_1bit_8x1:bit5.data_in[4]
data_in4[6] => mux_1bit_8x1:bit6.data_in[4]
data_in4[7] => mux_1bit_8x1:bit7.data_in[4]
data_in5[0] => mux_1bit_8x1:bit0.data_in[5]
data_in5[1] => mux_1bit_8x1:bit1.data_in[5]
data_in5[2] => mux_1bit_8x1:bit2.data_in[5]
data_in5[3] => mux_1bit_8x1:bit3.data_in[5]
data_in5[4] => mux_1bit_8x1:bit4.data_in[5]
data_in5[5] => mux_1bit_8x1:bit5.data_in[5]
data_in5[6] => mux_1bit_8x1:bit6.data_in[5]
data_in5[7] => mux_1bit_8x1:bit7.data_in[5]
data_in6[0] => mux_1bit_8x1:bit0.data_in[6]
data_in6[1] => mux_1bit_8x1:bit1.data_in[6]
data_in6[2] => mux_1bit_8x1:bit2.data_in[6]
data_in6[3] => mux_1bit_8x1:bit3.data_in[6]
data_in6[4] => mux_1bit_8x1:bit4.data_in[6]
data_in6[5] => mux_1bit_8x1:bit5.data_in[6]
data_in6[6] => mux_1bit_8x1:bit6.data_in[6]
data_in6[7] => mux_1bit_8x1:bit7.data_in[6]
data_in7[0] => mux_1bit_8x1:bit0.data_in[7]
data_in7[1] => mux_1bit_8x1:bit1.data_in[7]
data_in7[2] => mux_1bit_8x1:bit2.data_in[7]
data_in7[3] => mux_1bit_8x1:bit3.data_in[7]
data_in7[4] => mux_1bit_8x1:bit4.data_in[7]
data_in7[5] => mux_1bit_8x1:bit5.data_in[7]
data_in7[6] => mux_1bit_8x1:bit6.data_in[7]
data_in7[7] => mux_1bit_8x1:bit7.data_in[7]
data_out[0] <= mux_1bit_8x1:bit0.data_out
data_out[1] <= mux_1bit_8x1:bit1.data_out
data_out[2] <= mux_1bit_8x1:bit2.data_out
data_out[3] <= mux_1bit_8x1:bit3.data_out
data_out[4] <= mux_1bit_8x1:bit4.data_out
data_out[5] <= mux_1bit_8x1:bit5.data_out
data_out[6] <= mux_1bit_8x1:bit6.data_out
data_out[7] <= mux_1bit_8x1:bit7.data_out


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data2_mux|mux_1bit_8x1:bit7
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data2_mux|mux_1bit_8x1:bit6
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data2_mux|mux_1bit_8x1:bit5
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data2_mux|mux_1bit_8x1:bit4
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data2_mux|mux_1bit_8x1:bit3
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data2_mux|mux_1bit_8x1:bit2
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data2_mux|mux_1bit_8x1:bit1
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|register_file_8x8:registerFile|mux_8bit_8x1:read_data2_mux|mux_1bit_8x1:bit0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:BranchAdder
op[0] => op_mux1.IN0
op[0] => op_mux3.IN0
op[0] => op_mux2.IN0
op[0] => op_mux0.IN0
op[1] => op_mux2.IN1
op[1] => op_mux3.IN1
op[1] => op_mux1.IN1
op[1] => op_mux0.IN1
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => fa_1bit:u0.Ci
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
x[0] => x_muxOut.IN1
x[0] => x_muxOut.IN1
x[1] => x_muxOut.IN1
x[1] => x_muxOut.IN1
x[2] => x_muxOut.IN1
x[2] => x_muxOut.IN1
x[3] => x_muxOut.IN1
x[3] => x_muxOut.IN1
x[4] => x_muxOut.IN1
x[4] => x_muxOut.IN1
x[5] => x_muxOut.IN1
x[5] => x_muxOut.IN1
x[6] => x_muxOut.IN1
x[6] => x_muxOut.IN1
x[7] => x_muxOut.IN1
x[7] => x_muxOut.IN1
y[0] => y_muxOut.IN1
y[0] => y_muxOut.IN1
y[1] => y_muxOut.IN1
y[1] => y_muxOut.IN1
y[2] => y_muxOut.IN1
y[2] => y_muxOut.IN1
y[3] => y_muxOut.IN1
y[3] => y_muxOut.IN1
y[4] => y_muxOut.IN1
y[4] => y_muxOut.IN1
y[5] => y_muxOut.IN1
y[5] => y_muxOut.IN1
y[6] => y_muxOut.IN1
y[6] => y_muxOut.IN1
y[7] => y_muxOut.IN1
y[7] => y_muxOut.IN1
s[0] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
z <= i_z.DB_MAX_OUTPUT_PORT_TYPE
o_f <= i_of.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:BranchAdder|fa_1bit:u0
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:BranchAdder|fa_1bit:u1
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:BranchAdder|fa_1bit:u2
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:BranchAdder|fa_1bit:u3
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:BranchAdder|fa_1bit:u4
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:BranchAdder|fa_1bit:u5
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:BranchAdder|fa_1bit:u6
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:BranchAdder|fa_1bit:u7
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|sign_truncate_16to8:sign_truncate
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => ~NO_FANOUT~
data_in[13] => ~NO_FANOUT~
data_in[14] => ~NO_FANOUT~
data_in[15] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|comparator_8bit:Comparator_rs_rt
i_Ai[0] => oneBitComparator:comp0.i_Ai
i_Ai[1] => oneBitComparator:comp1.i_Ai
i_Ai[2] => oneBitComparator:comp2.i_Ai
i_Ai[3] => oneBitComparator:comp3.i_Ai
i_Ai[4] => oneBitComparator:comp4.i_Ai
i_Ai[5] => oneBitComparator:comp5.i_Ai
i_Ai[6] => oneBitComparator:comp6.i_Ai
i_Ai[7] => oneBitComparator:comp7.i_Ai
i_Bi[0] => oneBitComparator:comp0.i_Bi
i_Bi[1] => oneBitComparator:comp1.i_Bi
i_Bi[2] => oneBitComparator:comp2.i_Bi
i_Bi[3] => oneBitComparator:comp3.i_Bi
i_Bi[4] => oneBitComparator:comp4.i_Bi
i_Bi[5] => oneBitComparator:comp5.i_Bi
i_Bi[6] => oneBitComparator:comp6.i_Bi
i_Bi[7] => oneBitComparator:comp7.i_Bi
o_GT <= oneBitComparator:comp0.o_GT
o_LT <= oneBitComparator:comp0.o_LT
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|comparator_8bit:Comparator_rs_rt|oneBitComparator:comp7
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|comparator_8bit:Comparator_rs_rt|oneBitComparator:comp6
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|comparator_8bit:Comparator_rs_rt|oneBitComparator:comp5
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|comparator_8bit:Comparator_rs_rt|oneBitComparator:comp4
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|comparator_8bit:Comparator_rs_rt|oneBitComparator:comp3
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|comparator_8bit:Comparator_rs_rt|oneBitComparator:comp2
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|comparator_8bit:Comparator_rs_rt|oneBitComparator:comp1
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|comparator_8bit:Comparator_rs_rt|oneBitComparator:comp0
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ssp_control:controlUnit
instr[0] => and_6:lw_and6.and6_in[0]
instr[0] => and_6:sw_and6.and6_in[0]
instr[0] => and_6:r_type_and6.and6_in[0]
instr[0] => and_6:beq_and6.and6_in[0]
instr[0] => and_6:j_and6.and6_in[0]
instr[1] => and_6:lw_and6.and6_in[1]
instr[1] => and_6:sw_and6.and6_in[1]
instr[1] => and_6:j_and6.and6_in[1]
instr[1] => and_6:r_type_and6.and6_in[1]
instr[1] => and_6:beq_and6.and6_in[1]
instr[2] => and_6:beq_and6.and6_in[2]
instr[2] => and_6:r_type_and6.and6_in[2]
instr[2] => and_6:lw_and6.and6_in[2]
instr[2] => and_6:sw_and6.and6_in[2]
instr[2] => and_6:j_and6.and6_in[2]
instr[3] => and_6:sw_and6.and6_in[3]
instr[3] => and_6:r_type_and6.and6_in[3]
instr[3] => and_6:lw_and6.and6_in[3]
instr[3] => and_6:beq_and6.and6_in[3]
instr[3] => and_6:j_and6.and6_in[3]
instr[4] => and_6:r_type_and6.and6_in[4]
instr[4] => and_6:lw_and6.and6_in[4]
instr[4] => and_6:sw_and6.and6_in[4]
instr[4] => and_6:beq_and6.and6_in[4]
instr[4] => and_6:j_and6.and6_in[4]
instr[5] => and_6:lw_and6.and6_in[5]
instr[5] => and_6:sw_and6.and6_in[5]
instr[5] => and_6:r_type_and6.and6_in[5]
instr[5] => and_6:beq_and6.and6_in[5]
instr[5] => and_6:j_and6.and6_in[5]
RegDst <= and_6:r_type_and6.and6_out
ALUSrc <= i_ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= and_6:lw_and6.and6_out
RegWrite <= i_RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= and_6:lw_and6.and6_out
MemWrite <= and_6:sw_and6.and6_out
Branch <= and_6:beq_and6.and6_out
ALUOp1 <= and_6:r_type_and6.and6_out
ALUOp0 <= and_6:beq_and6.and6_out
Jump <= and_6:j_and6.and6_out


|pipelinedProc|ssp_control:controlUnit|and_6:r_type_and6
and6_in[0] => i_and6_out.IN0
and6_in[1] => i_and6_out.IN1
and6_in[2] => i_and6_out.IN0
and6_in[3] => i_and6_out.IN1
and6_in[4] => i_and6_out.IN0
and6_in[5] => i_and6_out.IN1
and6_out <= i_and6_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ssp_control:controlUnit|and_6:lw_and6
and6_in[0] => i_and6_out.IN0
and6_in[1] => i_and6_out.IN1
and6_in[2] => i_and6_out.IN0
and6_in[3] => i_and6_out.IN1
and6_in[4] => i_and6_out.IN0
and6_in[5] => i_and6_out.IN1
and6_out <= i_and6_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ssp_control:controlUnit|and_6:sw_and6
and6_in[0] => i_and6_out.IN0
and6_in[1] => i_and6_out.IN1
and6_in[2] => i_and6_out.IN0
and6_in[3] => i_and6_out.IN1
and6_in[4] => i_and6_out.IN0
and6_in[5] => i_and6_out.IN1
and6_out <= i_and6_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ssp_control:controlUnit|and_6:beq_and6
and6_in[0] => i_and6_out.IN0
and6_in[1] => i_and6_out.IN1
and6_in[2] => i_and6_out.IN0
and6_in[3] => i_and6_out.IN1
and6_in[4] => i_and6_out.IN0
and6_in[5] => i_and6_out.IN1
and6_out <= i_and6_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ssp_control:controlUnit|and_6:j_and6
and6_in[0] => i_and6_out.IN0
and6_in[1] => i_and6_out.IN1
and6_in[2] => i_and6_out.IN0
and6_in[3] => i_and6_out.IN1
and6_in[4] => i_and6_out.IN0
and6_in[5] => i_and6_out.IN1
and6_out <= i_and6_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|hazardDetectUnit:HDU
ID_EX_MemRead => Q.IN1
ID_EX_reg_Rt[0] => comparator_5bit:Comparator1.i_Ai[0]
ID_EX_reg_Rt[0] => comparator_5bit:Comparator2.i_Ai[0]
ID_EX_reg_Rt[1] => comparator_5bit:Comparator1.i_Ai[1]
ID_EX_reg_Rt[1] => comparator_5bit:Comparator2.i_Ai[1]
ID_EX_reg_Rt[2] => comparator_5bit:Comparator1.i_Ai[2]
ID_EX_reg_Rt[2] => comparator_5bit:Comparator2.i_Ai[2]
ID_EX_reg_Rt[3] => comparator_5bit:Comparator1.i_Ai[3]
ID_EX_reg_Rt[3] => comparator_5bit:Comparator2.i_Ai[3]
ID_EX_reg_Rt[4] => comparator_5bit:Comparator1.i_Ai[4]
ID_EX_reg_Rt[4] => comparator_5bit:Comparator2.i_Ai[4]
IF_ID_reg_Rs[0] => comparator_5bit:Comparator1.i_Bi[0]
IF_ID_reg_Rs[1] => comparator_5bit:Comparator1.i_Bi[1]
IF_ID_reg_Rs[2] => comparator_5bit:Comparator1.i_Bi[2]
IF_ID_reg_Rs[3] => comparator_5bit:Comparator1.i_Bi[3]
IF_ID_reg_Rs[4] => comparator_5bit:Comparator1.i_Bi[4]
IF_ID_reg_Rt[0] => comparator_5bit:Comparator2.i_Bi[0]
IF_ID_reg_Rt[1] => comparator_5bit:Comparator2.i_Bi[1]
IF_ID_reg_Rt[2] => comparator_5bit:Comparator2.i_Bi[2]
IF_ID_reg_Rt[3] => comparator_5bit:Comparator2.i_Bi[3]
IF_ID_reg_Rt[4] => comparator_5bit:Comparator2.i_Bi[4]
HDU_mux_cont <= Q.DB_MAX_OUTPUT_PORT_TYPE
IF_ID_Write <= Q.DB_MAX_OUTPUT_PORT_TYPE
PCwrite <= Q.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|hazardDetectUnit:HDU|comparator_5bit:Comparator1
i_Ai[0] => oneBitComparator:comp0.i_Ai
i_Ai[1] => oneBitComparator:comp1.i_Ai
i_Ai[2] => oneBitComparator:comp2.i_Ai
i_Ai[3] => oneBitComparator:comp3.i_Ai
i_Ai[4] => oneBitComparator:comp4.i_Ai
i_Bi[0] => oneBitComparator:comp0.i_Bi
i_Bi[1] => oneBitComparator:comp1.i_Bi
i_Bi[2] => oneBitComparator:comp2.i_Bi
i_Bi[3] => oneBitComparator:comp3.i_Bi
i_Bi[4] => oneBitComparator:comp4.i_Bi
o_GT <= oneBitComparator:comp0.o_GT
o_LT <= oneBitComparator:comp0.o_LT
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|hazardDetectUnit:HDU|comparator_5bit:Comparator1|oneBitComparator:comp4
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|hazardDetectUnit:HDU|comparator_5bit:Comparator1|oneBitComparator:comp3
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|hazardDetectUnit:HDU|comparator_5bit:Comparator1|oneBitComparator:comp2
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|hazardDetectUnit:HDU|comparator_5bit:Comparator1|oneBitComparator:comp1
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|hazardDetectUnit:HDU|comparator_5bit:Comparator1|oneBitComparator:comp0
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|hazardDetectUnit:HDU|comparator_5bit:Comparator2
i_Ai[0] => oneBitComparator:comp0.i_Ai
i_Ai[1] => oneBitComparator:comp1.i_Ai
i_Ai[2] => oneBitComparator:comp2.i_Ai
i_Ai[3] => oneBitComparator:comp3.i_Ai
i_Ai[4] => oneBitComparator:comp4.i_Ai
i_Bi[0] => oneBitComparator:comp0.i_Bi
i_Bi[1] => oneBitComparator:comp1.i_Bi
i_Bi[2] => oneBitComparator:comp2.i_Bi
i_Bi[3] => oneBitComparator:comp3.i_Bi
i_Bi[4] => oneBitComparator:comp4.i_Bi
o_GT <= oneBitComparator:comp0.o_GT
o_LT <= oneBitComparator:comp0.o_LT
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|hazardDetectUnit:HDU|comparator_5bit:Comparator2|oneBitComparator:comp4
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|hazardDetectUnit:HDU|comparator_5bit:Comparator2|oneBitComparator:comp3
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|hazardDetectUnit:HDU|comparator_5bit:Comparator2|oneBitComparator:comp2
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|hazardDetectUnit:HDU|comparator_5bit:Comparator2|oneBitComparator:comp1
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|hazardDetectUnit:HDU|comparator_5bit:Comparator2|oneBitComparator:comp0
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_2x1:ControlMux
data_0[0] => i_data_out.IN0
data_0[1] => i_data_out.IN0
data_0[2] => i_data_out.IN0
data_0[3] => i_data_out.IN0
data_0[4] => i_data_out.IN0
data_0[5] => i_data_out.IN0
data_0[6] => i_data_out.IN0
data_0[7] => i_data_out.IN0
data_1[0] => i_data_out.IN0
data_1[1] => i_data_out.IN0
data_1[2] => i_data_out.IN0
data_1[3] => i_data_out.IN0
data_1[4] => i_data_out.IN0
data_1[5] => i_data_out.IN0
data_1[6] => i_data_out.IN0
data_1[7] => i_data_out.IN0
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
data_out[0] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity
clk => reg_8bit:ID_EX_cont_reg.clk
clk => reg_8bit:ID_EX_ReadData1_reg.clk
clk => reg_8bit:ID_EX_ReadData2_reg.clk
clk => reg_8bit:ID_EX_SignTrunc_reg.clk
clk => reg_5bit:ID_EX_reg_Rs_reg.clk
clk => reg_5bit:ID_EX_reg_Rt_reg.clk
clk => reg_5bit:ID_EX_reg_Rd_reg.clk
clk => reg_32bit:i_InstructionOut3_reg.clk
reset_bar => reg_8bit:ID_EX_cont_reg.reset_bar
reset_bar => reg_8bit:ID_EX_ReadData1_reg.reset_bar
reset_bar => reg_8bit:ID_EX_ReadData2_reg.reset_bar
reset_bar => reg_8bit:ID_EX_SignTrunc_reg.reset_bar
reset_bar => reg_5bit:ID_EX_reg_Rs_reg.reset_bar
reset_bar => reg_5bit:ID_EX_reg_Rt_reg.reset_bar
reset_bar => reg_5bit:ID_EX_reg_Rd_reg.reset_bar
reset_bar => reg_32bit:i_InstructionOut3_reg.reset_bar
ID_EX_cont_in[0] => reg_8bit:ID_EX_cont_reg.data_in[0]
ID_EX_cont_in[1] => reg_8bit:ID_EX_cont_reg.data_in[1]
ID_EX_cont_in[2] => reg_8bit:ID_EX_cont_reg.data_in[2]
ID_EX_cont_in[3] => reg_8bit:ID_EX_cont_reg.data_in[3]
ID_EX_cont_in[4] => reg_8bit:ID_EX_cont_reg.data_in[4]
ID_EX_cont_in[5] => reg_8bit:ID_EX_cont_reg.data_in[5]
ID_EX_cont_in[6] => reg_8bit:ID_EX_cont_reg.data_in[6]
ID_EX_cont_in[7] => reg_8bit:ID_EX_cont_reg.data_in[7]
ID_EX_ReadData1_in[0] => reg_8bit:ID_EX_ReadData1_reg.data_in[0]
ID_EX_ReadData1_in[1] => reg_8bit:ID_EX_ReadData1_reg.data_in[1]
ID_EX_ReadData1_in[2] => reg_8bit:ID_EX_ReadData1_reg.data_in[2]
ID_EX_ReadData1_in[3] => reg_8bit:ID_EX_ReadData1_reg.data_in[3]
ID_EX_ReadData1_in[4] => reg_8bit:ID_EX_ReadData1_reg.data_in[4]
ID_EX_ReadData1_in[5] => reg_8bit:ID_EX_ReadData1_reg.data_in[5]
ID_EX_ReadData1_in[6] => reg_8bit:ID_EX_ReadData1_reg.data_in[6]
ID_EX_ReadData1_in[7] => reg_8bit:ID_EX_ReadData1_reg.data_in[7]
ID_EX_ReadData2_in[0] => reg_8bit:ID_EX_ReadData2_reg.data_in[0]
ID_EX_ReadData2_in[1] => reg_8bit:ID_EX_ReadData2_reg.data_in[1]
ID_EX_ReadData2_in[2] => reg_8bit:ID_EX_ReadData2_reg.data_in[2]
ID_EX_ReadData2_in[3] => reg_8bit:ID_EX_ReadData2_reg.data_in[3]
ID_EX_ReadData2_in[4] => reg_8bit:ID_EX_ReadData2_reg.data_in[4]
ID_EX_ReadData2_in[5] => reg_8bit:ID_EX_ReadData2_reg.data_in[5]
ID_EX_ReadData2_in[6] => reg_8bit:ID_EX_ReadData2_reg.data_in[6]
ID_EX_ReadData2_in[7] => reg_8bit:ID_EX_ReadData2_reg.data_in[7]
ID_EX_SignTrunc_in[0] => reg_8bit:ID_EX_SignTrunc_reg.data_in[0]
ID_EX_SignTrunc_in[1] => reg_8bit:ID_EX_SignTrunc_reg.data_in[1]
ID_EX_SignTrunc_in[2] => reg_8bit:ID_EX_SignTrunc_reg.data_in[2]
ID_EX_SignTrunc_in[3] => reg_8bit:ID_EX_SignTrunc_reg.data_in[3]
ID_EX_SignTrunc_in[4] => reg_8bit:ID_EX_SignTrunc_reg.data_in[4]
ID_EX_SignTrunc_in[5] => reg_8bit:ID_EX_SignTrunc_reg.data_in[5]
ID_EX_SignTrunc_in[6] => reg_8bit:ID_EX_SignTrunc_reg.data_in[6]
ID_EX_SignTrunc_in[7] => reg_8bit:ID_EX_SignTrunc_reg.data_in[7]
ID_EX_reg_Rs_in[0] => reg_5bit:ID_EX_reg_Rs_reg.data_in[0]
ID_EX_reg_Rs_in[1] => reg_5bit:ID_EX_reg_Rs_reg.data_in[1]
ID_EX_reg_Rs_in[2] => reg_5bit:ID_EX_reg_Rs_reg.data_in[2]
ID_EX_reg_Rs_in[3] => reg_5bit:ID_EX_reg_Rs_reg.data_in[3]
ID_EX_reg_Rs_in[4] => reg_5bit:ID_EX_reg_Rs_reg.data_in[4]
ID_EX_reg_Rt_in[0] => reg_5bit:ID_EX_reg_Rt_reg.data_in[0]
ID_EX_reg_Rt_in[1] => reg_5bit:ID_EX_reg_Rt_reg.data_in[1]
ID_EX_reg_Rt_in[2] => reg_5bit:ID_EX_reg_Rt_reg.data_in[2]
ID_EX_reg_Rt_in[3] => reg_5bit:ID_EX_reg_Rt_reg.data_in[3]
ID_EX_reg_Rt_in[4] => reg_5bit:ID_EX_reg_Rt_reg.data_in[4]
ID_EX_reg_Rd_in[0] => reg_5bit:ID_EX_reg_Rd_reg.data_in[0]
ID_EX_reg_Rd_in[1] => reg_5bit:ID_EX_reg_Rd_reg.data_in[1]
ID_EX_reg_Rd_in[2] => reg_5bit:ID_EX_reg_Rd_reg.data_in[2]
ID_EX_reg_Rd_in[3] => reg_5bit:ID_EX_reg_Rd_reg.data_in[3]
ID_EX_reg_Rd_in[4] => reg_5bit:ID_EX_reg_Rd_reg.data_in[4]
ID_EX_instructionOut3_in[0] => reg_32bit:i_InstructionOut3_reg.data_in[0]
ID_EX_instructionOut3_in[1] => reg_32bit:i_InstructionOut3_reg.data_in[1]
ID_EX_instructionOut3_in[2] => reg_32bit:i_InstructionOut3_reg.data_in[2]
ID_EX_instructionOut3_in[3] => reg_32bit:i_InstructionOut3_reg.data_in[3]
ID_EX_instructionOut3_in[4] => reg_32bit:i_InstructionOut3_reg.data_in[4]
ID_EX_instructionOut3_in[5] => reg_32bit:i_InstructionOut3_reg.data_in[5]
ID_EX_instructionOut3_in[6] => reg_32bit:i_InstructionOut3_reg.data_in[6]
ID_EX_instructionOut3_in[7] => reg_32bit:i_InstructionOut3_reg.data_in[7]
ID_EX_instructionOut3_in[8] => reg_32bit:i_InstructionOut3_reg.data_in[8]
ID_EX_instructionOut3_in[9] => reg_32bit:i_InstructionOut3_reg.data_in[9]
ID_EX_instructionOut3_in[10] => reg_32bit:i_InstructionOut3_reg.data_in[10]
ID_EX_instructionOut3_in[11] => reg_32bit:i_InstructionOut3_reg.data_in[11]
ID_EX_instructionOut3_in[12] => reg_32bit:i_InstructionOut3_reg.data_in[12]
ID_EX_instructionOut3_in[13] => reg_32bit:i_InstructionOut3_reg.data_in[13]
ID_EX_instructionOut3_in[14] => reg_32bit:i_InstructionOut3_reg.data_in[14]
ID_EX_instructionOut3_in[15] => reg_32bit:i_InstructionOut3_reg.data_in[15]
ID_EX_instructionOut3_in[16] => reg_32bit:i_InstructionOut3_reg.data_in[16]
ID_EX_instructionOut3_in[17] => reg_32bit:i_InstructionOut3_reg.data_in[17]
ID_EX_instructionOut3_in[18] => reg_32bit:i_InstructionOut3_reg.data_in[18]
ID_EX_instructionOut3_in[19] => reg_32bit:i_InstructionOut3_reg.data_in[19]
ID_EX_instructionOut3_in[20] => reg_32bit:i_InstructionOut3_reg.data_in[20]
ID_EX_instructionOut3_in[21] => reg_32bit:i_InstructionOut3_reg.data_in[21]
ID_EX_instructionOut3_in[22] => reg_32bit:i_InstructionOut3_reg.data_in[22]
ID_EX_instructionOut3_in[23] => reg_32bit:i_InstructionOut3_reg.data_in[23]
ID_EX_instructionOut3_in[24] => reg_32bit:i_InstructionOut3_reg.data_in[24]
ID_EX_instructionOut3_in[25] => reg_32bit:i_InstructionOut3_reg.data_in[25]
ID_EX_instructionOut3_in[26] => reg_32bit:i_InstructionOut3_reg.data_in[26]
ID_EX_instructionOut3_in[27] => reg_32bit:i_InstructionOut3_reg.data_in[27]
ID_EX_instructionOut3_in[28] => reg_32bit:i_InstructionOut3_reg.data_in[28]
ID_EX_instructionOut3_in[29] => reg_32bit:i_InstructionOut3_reg.data_in[29]
ID_EX_instructionOut3_in[30] => reg_32bit:i_InstructionOut3_reg.data_in[30]
ID_EX_instructionOut3_in[31] => reg_32bit:i_InstructionOut3_reg.data_in[31]
ID_EX_cont_out[0] <= reg_8bit:ID_EX_cont_reg.data_out[0]
ID_EX_cont_out[1] <= reg_8bit:ID_EX_cont_reg.data_out[1]
ID_EX_cont_out[2] <= reg_8bit:ID_EX_cont_reg.data_out[2]
ID_EX_cont_out[3] <= reg_8bit:ID_EX_cont_reg.data_out[3]
ID_EX_cont_out[4] <= reg_8bit:ID_EX_cont_reg.data_out[4]
ID_EX_cont_out[5] <= reg_8bit:ID_EX_cont_reg.data_out[5]
ID_EX_cont_out[6] <= reg_8bit:ID_EX_cont_reg.data_out[6]
ID_EX_cont_out[7] <= reg_8bit:ID_EX_cont_reg.data_out[7]
ID_EX_ReadData1_out[0] <= reg_8bit:ID_EX_ReadData1_reg.data_out[0]
ID_EX_ReadData1_out[1] <= reg_8bit:ID_EX_ReadData1_reg.data_out[1]
ID_EX_ReadData1_out[2] <= reg_8bit:ID_EX_ReadData1_reg.data_out[2]
ID_EX_ReadData1_out[3] <= reg_8bit:ID_EX_ReadData1_reg.data_out[3]
ID_EX_ReadData1_out[4] <= reg_8bit:ID_EX_ReadData1_reg.data_out[4]
ID_EX_ReadData1_out[5] <= reg_8bit:ID_EX_ReadData1_reg.data_out[5]
ID_EX_ReadData1_out[6] <= reg_8bit:ID_EX_ReadData1_reg.data_out[6]
ID_EX_ReadData1_out[7] <= reg_8bit:ID_EX_ReadData1_reg.data_out[7]
ID_EX_ReadData2_out[0] <= reg_8bit:ID_EX_ReadData2_reg.data_out[0]
ID_EX_ReadData2_out[1] <= reg_8bit:ID_EX_ReadData2_reg.data_out[1]
ID_EX_ReadData2_out[2] <= reg_8bit:ID_EX_ReadData2_reg.data_out[2]
ID_EX_ReadData2_out[3] <= reg_8bit:ID_EX_ReadData2_reg.data_out[3]
ID_EX_ReadData2_out[4] <= reg_8bit:ID_EX_ReadData2_reg.data_out[4]
ID_EX_ReadData2_out[5] <= reg_8bit:ID_EX_ReadData2_reg.data_out[5]
ID_EX_ReadData2_out[6] <= reg_8bit:ID_EX_ReadData2_reg.data_out[6]
ID_EX_ReadData2_out[7] <= reg_8bit:ID_EX_ReadData2_reg.data_out[7]
ID_EX_SignTrunc_out[0] <= reg_8bit:ID_EX_SignTrunc_reg.data_out[0]
ID_EX_SignTrunc_out[1] <= reg_8bit:ID_EX_SignTrunc_reg.data_out[1]
ID_EX_SignTrunc_out[2] <= reg_8bit:ID_EX_SignTrunc_reg.data_out[2]
ID_EX_SignTrunc_out[3] <= reg_8bit:ID_EX_SignTrunc_reg.data_out[3]
ID_EX_SignTrunc_out[4] <= reg_8bit:ID_EX_SignTrunc_reg.data_out[4]
ID_EX_SignTrunc_out[5] <= reg_8bit:ID_EX_SignTrunc_reg.data_out[5]
ID_EX_SignTrunc_out[6] <= reg_8bit:ID_EX_SignTrunc_reg.data_out[6]
ID_EX_SignTrunc_out[7] <= reg_8bit:ID_EX_SignTrunc_reg.data_out[7]
ID_EX_reg_Rs_out[0] <= reg_5bit:ID_EX_reg_Rs_reg.data_out[0]
ID_EX_reg_Rs_out[1] <= reg_5bit:ID_EX_reg_Rs_reg.data_out[1]
ID_EX_reg_Rs_out[2] <= reg_5bit:ID_EX_reg_Rs_reg.data_out[2]
ID_EX_reg_Rs_out[3] <= reg_5bit:ID_EX_reg_Rs_reg.data_out[3]
ID_EX_reg_Rs_out[4] <= reg_5bit:ID_EX_reg_Rs_reg.data_out[4]
ID_EX_reg_Rt_out[0] <= reg_5bit:ID_EX_reg_Rt_reg.data_out[0]
ID_EX_reg_Rt_out[1] <= reg_5bit:ID_EX_reg_Rt_reg.data_out[1]
ID_EX_reg_Rt_out[2] <= reg_5bit:ID_EX_reg_Rt_reg.data_out[2]
ID_EX_reg_Rt_out[3] <= reg_5bit:ID_EX_reg_Rt_reg.data_out[3]
ID_EX_reg_Rt_out[4] <= reg_5bit:ID_EX_reg_Rt_reg.data_out[4]
ID_EX_reg_Rd_out[0] <= reg_5bit:ID_EX_reg_Rd_reg.data_out[0]
ID_EX_reg_Rd_out[1] <= reg_5bit:ID_EX_reg_Rd_reg.data_out[1]
ID_EX_reg_Rd_out[2] <= reg_5bit:ID_EX_reg_Rd_reg.data_out[2]
ID_EX_reg_Rd_out[3] <= reg_5bit:ID_EX_reg_Rd_reg.data_out[3]
ID_EX_reg_Rd_out[4] <= reg_5bit:ID_EX_reg_Rd_reg.data_out[4]
ID_EX_instructionOut3_out[0] <= reg_32bit:i_InstructionOut3_reg.data_out[0]
ID_EX_instructionOut3_out[1] <= reg_32bit:i_InstructionOut3_reg.data_out[1]
ID_EX_instructionOut3_out[2] <= reg_32bit:i_InstructionOut3_reg.data_out[2]
ID_EX_instructionOut3_out[3] <= reg_32bit:i_InstructionOut3_reg.data_out[3]
ID_EX_instructionOut3_out[4] <= reg_32bit:i_InstructionOut3_reg.data_out[4]
ID_EX_instructionOut3_out[5] <= reg_32bit:i_InstructionOut3_reg.data_out[5]
ID_EX_instructionOut3_out[6] <= reg_32bit:i_InstructionOut3_reg.data_out[6]
ID_EX_instructionOut3_out[7] <= reg_32bit:i_InstructionOut3_reg.data_out[7]
ID_EX_instructionOut3_out[8] <= reg_32bit:i_InstructionOut3_reg.data_out[8]
ID_EX_instructionOut3_out[9] <= reg_32bit:i_InstructionOut3_reg.data_out[9]
ID_EX_instructionOut3_out[10] <= reg_32bit:i_InstructionOut3_reg.data_out[10]
ID_EX_instructionOut3_out[11] <= reg_32bit:i_InstructionOut3_reg.data_out[11]
ID_EX_instructionOut3_out[12] <= reg_32bit:i_InstructionOut3_reg.data_out[12]
ID_EX_instructionOut3_out[13] <= reg_32bit:i_InstructionOut3_reg.data_out[13]
ID_EX_instructionOut3_out[14] <= reg_32bit:i_InstructionOut3_reg.data_out[14]
ID_EX_instructionOut3_out[15] <= reg_32bit:i_InstructionOut3_reg.data_out[15]
ID_EX_instructionOut3_out[16] <= reg_32bit:i_InstructionOut3_reg.data_out[16]
ID_EX_instructionOut3_out[17] <= reg_32bit:i_InstructionOut3_reg.data_out[17]
ID_EX_instructionOut3_out[18] <= reg_32bit:i_InstructionOut3_reg.data_out[18]
ID_EX_instructionOut3_out[19] <= reg_32bit:i_InstructionOut3_reg.data_out[19]
ID_EX_instructionOut3_out[20] <= reg_32bit:i_InstructionOut3_reg.data_out[20]
ID_EX_instructionOut3_out[21] <= reg_32bit:i_InstructionOut3_reg.data_out[21]
ID_EX_instructionOut3_out[22] <= reg_32bit:i_InstructionOut3_reg.data_out[22]
ID_EX_instructionOut3_out[23] <= reg_32bit:i_InstructionOut3_reg.data_out[23]
ID_EX_instructionOut3_out[24] <= reg_32bit:i_InstructionOut3_reg.data_out[24]
ID_EX_instructionOut3_out[25] <= reg_32bit:i_InstructionOut3_reg.data_out[25]
ID_EX_instructionOut3_out[26] <= reg_32bit:i_InstructionOut3_reg.data_out[26]
ID_EX_instructionOut3_out[27] <= reg_32bit:i_InstructionOut3_reg.data_out[27]
ID_EX_instructionOut3_out[28] <= reg_32bit:i_InstructionOut3_reg.data_out[28]
ID_EX_instructionOut3_out[29] <= reg_32bit:i_InstructionOut3_reg.data_out[29]
ID_EX_instructionOut3_out[30] <= reg_32bit:i_InstructionOut3_reg.data_out[30]
ID_EX_instructionOut3_out[31] <= reg_32bit:i_InstructionOut3_reg.data_out[31]


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_cont_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData1_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_ReadData2_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_8bit:ID_EX_SignTrunc_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rs_reg
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rs_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rs_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rs_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rs_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rs_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rs_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rs_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rs_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rs_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rs_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rt_reg
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rt_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rt_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rt_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rt_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rt_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rt_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rt_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rt_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rt_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rt_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rd_reg
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rd_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rd_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rd_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rd_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rd_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rd_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rd_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rd_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rd_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_5bit:ID_EX_reg_Rd_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg
reset_bar => dL_in[31].IN0
reset_bar => dL_in[30].IN0
reset_bar => dL_in[29].IN0
reset_bar => dL_in[28].IN0
reset_bar => dL_in[27].IN0
reset_bar => dL_in[26].IN0
reset_bar => dL_in[25].IN0
reset_bar => dL_in[24].IN0
reset_bar => dL_in[23].IN0
reset_bar => dL_in[22].IN0
reset_bar => dL_in[21].IN0
reset_bar => dL_in[20].IN0
reset_bar => dL_in[19].IN0
reset_bar => dL_in[18].IN0
reset_bar => dL_in[17].IN0
reset_bar => dL_in[16].IN0
reset_bar => dL_in[15].IN0
reset_bar => dL_in[14].IN0
reset_bar => dL_in[13].IN0
reset_bar => dL_in[12].IN0
reset_bar => dL_in[11].IN0
reset_bar => dL_in[10].IN0
reset_bar => dL_in[9].IN0
reset_bar => dL_in[8].IN0
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit31.i_rst
reset_bar => dflipflop:bit30.i_rst
reset_bar => dflipflop:bit29.i_rst
reset_bar => dflipflop:bit28.i_rst
reset_bar => dflipflop:bit27.i_rst
reset_bar => dflipflop:bit26.i_rst
reset_bar => dflipflop:bit25.i_rst
reset_bar => dflipflop:bit24.i_rst
reset_bar => dflipflop:bit23.i_rst
reset_bar => dflipflop:bit22.i_rst
reset_bar => dflipflop:bit21.i_rst
reset_bar => dflipflop:bit20.i_rst
reset_bar => dflipflop:bit19.i_rst
reset_bar => dflipflop:bit18.i_rst
reset_bar => dflipflop:bit17.i_rst
reset_bar => dflipflop:bit16.i_rst
reset_bar => dflipflop:bit15.i_rst
reset_bar => dflipflop:bit14.i_rst
reset_bar => dflipflop:bit13.i_rst
reset_bar => dflipflop:bit12.i_rst
reset_bar => dflipflop:bit11.i_rst
reset_bar => dflipflop:bit10.i_rst
reset_bar => dflipflop:bit9.i_rst
reset_bar => dflipflop:bit8.i_rst
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[31].IN0
reset_bar => dL_load[30].IN0
reset_bar => dL_load[29].IN0
reset_bar => dL_load[28].IN0
reset_bar => dL_load[27].IN0
reset_bar => dL_load[26].IN0
reset_bar => dL_load[25].IN0
reset_bar => dL_load[24].IN0
reset_bar => dL_load[23].IN0
reset_bar => dL_load[22].IN0
reset_bar => dL_load[21].IN0
reset_bar => dL_load[20].IN0
reset_bar => dL_load[19].IN0
reset_bar => dL_load[18].IN0
reset_bar => dL_load[17].IN0
reset_bar => dL_load[16].IN0
reset_bar => dL_load[15].IN0
reset_bar => dL_load[14].IN0
reset_bar => dL_load[13].IN0
reset_bar => dL_load[12].IN0
reset_bar => dL_load[11].IN0
reset_bar => dL_load[10].IN0
reset_bar => dL_load[9].IN0
reset_bar => dL_load[8].IN0
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[31].IN1
load_bar => dL_load[30].IN1
load_bar => dL_load[29].IN1
load_bar => dL_load[28].IN1
load_bar => dL_load[27].IN1
load_bar => dL_load[26].IN1
load_bar => dL_load[25].IN1
load_bar => dL_load[24].IN1
load_bar => dL_load[23].IN1
load_bar => dL_load[22].IN1
load_bar => dL_load[21].IN1
load_bar => dL_load[20].IN1
load_bar => dL_load[19].IN1
load_bar => dL_load[18].IN1
load_bar => dL_load[17].IN1
load_bar => dL_load[16].IN1
load_bar => dL_load[15].IN1
load_bar => dL_load[14].IN1
load_bar => dL_load[13].IN1
load_bar => dL_load[12].IN1
load_bar => dL_load[11].IN1
load_bar => dL_load[10].IN1
load_bar => dL_load[9].IN1
load_bar => dL_load[8].IN1
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit31.i_clk
clk => dflipflop:bit30.i_clk
clk => dflipflop:bit29.i_clk
clk => dflipflop:bit28.i_clk
clk => dflipflop:bit27.i_clk
clk => dflipflop:bit26.i_clk
clk => dflipflop:bit25.i_clk
clk => dflipflop:bit24.i_clk
clk => dflipflop:bit23.i_clk
clk => dflipflop:bit22.i_clk
clk => dflipflop:bit21.i_clk
clk => dflipflop:bit20.i_clk
clk => dflipflop:bit19.i_clk
clk => dflipflop:bit18.i_clk
clk => dflipflop:bit17.i_clk
clk => dflipflop:bit16.i_clk
clk => dflipflop:bit15.i_clk
clk => dflipflop:bit14.i_clk
clk => dflipflop:bit13.i_clk
clk => dflipflop:bit12.i_clk
clk => dflipflop:bit11.i_clk
clk => dflipflop:bit10.i_clk
clk => dflipflop:bit9.i_clk
clk => dflipflop:bit8.i_clk
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_in[8] => dL_in[8].IN1
data_in[9] => dL_in[9].IN1
data_in[10] => dL_in[10].IN1
data_in[11] => dL_in[11].IN1
data_in[12] => dL_in[12].IN1
data_in[13] => dL_in[13].IN1
data_in[14] => dL_in[14].IN1
data_in[15] => dL_in[15].IN1
data_in[16] => dL_in[16].IN1
data_in[17] => dL_in[17].IN1
data_in[18] => dL_in[18].IN1
data_in[19] => dL_in[19].IN1
data_in[20] => dL_in[20].IN1
data_in[21] => dL_in[21].IN1
data_in[22] => dL_in[22].IN1
data_in[23] => dL_in[23].IN1
data_in[24] => dL_in[24].IN1
data_in[25] => dL_in[25].IN1
data_in[26] => dL_in[26].IN1
data_in[27] => dL_in[27].IN1
data_in[28] => dL_in[28].IN1
data_in[29] => dL_in[29].IN1
data_in[30] => dL_in[30].IN1
data_in[31] => dL_in[31].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l31
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit31
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l30
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit30
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l29
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit29
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l28
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit28
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l27
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit27
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l26
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit26
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l25
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit25
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l24
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit24
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l23
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit23
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l22
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit22
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l21
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit21
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l20
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit20
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l19
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit19
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l18
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit18
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l17
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit17
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l16
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit16
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l15
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit15
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l14
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit14
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l13
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit13
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l12
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit12
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l11
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit11
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l10
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit10
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l9
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit9
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l8
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit8
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ID_EX_Buffer:ID_EX_Buffer_entity|reg_32bit:i_InstructionOut3_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|ALU_control:ALUControl
funct[0] => i_ALU_cont.IN0
funct[1] => i_ALU_cont.IN0
funct[2] => i_ALU_cont.IN0
funct[3] => i_ALU_cont.IN1
funct[4] => ~NO_FANOUT~
funct[5] => ~NO_FANOUT~
ALU_op[0] => i_ALU_cont.IN1
ALU_op[1] => i_ALU_cont.IN1
ALU_op[1] => i_ALU_cont.IN1
ALU_op[1] => i_ALU_cont.IN1
ALU_cont[0] <= i_ALU_cont.DB_MAX_OUTPUT_PORT_TYPE
ALU_cont[1] <= i_ALU_cont.DB_MAX_OUTPUT_PORT_TYPE
ALU_cont[2] <= i_ALU_cont.DB_MAX_OUTPUT_PORT_TYPE
ALU_cont[3] <= <GND>


|pipelinedProc|ALU_8bit:ALU_main
op[0] => op_mux1.IN0
op[0] => op_mux3.IN0
op[0] => op_mux2.IN0
op[0] => op_mux0.IN0
op[1] => op_mux2.IN1
op[1] => op_mux3.IN1
op[1] => op_mux1.IN1
op[1] => op_mux0.IN1
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => fa_1bit:u0.Ci
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[2] => y_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
op[3] => x_muxOut.IN0
x[0] => x_muxOut.IN1
x[0] => x_muxOut.IN1
x[1] => x_muxOut.IN1
x[1] => x_muxOut.IN1
x[2] => x_muxOut.IN1
x[2] => x_muxOut.IN1
x[3] => x_muxOut.IN1
x[3] => x_muxOut.IN1
x[4] => x_muxOut.IN1
x[4] => x_muxOut.IN1
x[5] => x_muxOut.IN1
x[5] => x_muxOut.IN1
x[6] => x_muxOut.IN1
x[6] => x_muxOut.IN1
x[7] => x_muxOut.IN1
x[7] => x_muxOut.IN1
y[0] => y_muxOut.IN1
y[0] => y_muxOut.IN1
y[1] => y_muxOut.IN1
y[1] => y_muxOut.IN1
y[2] => y_muxOut.IN1
y[2] => y_muxOut.IN1
y[3] => y_muxOut.IN1
y[3] => y_muxOut.IN1
y[4] => y_muxOut.IN1
y[4] => y_muxOut.IN1
y[5] => y_muxOut.IN1
y[5] => y_muxOut.IN1
y[6] => y_muxOut.IN1
y[6] => y_muxOut.IN1
y[7] => y_muxOut.IN1
y[7] => y_muxOut.IN1
s[0] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= i_s.DB_MAX_OUTPUT_PORT_TYPE
z <= i_z.DB_MAX_OUTPUT_PORT_TYPE
o_f <= i_of.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:ALU_main|fa_1bit:u0
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:ALU_main|fa_1bit:u1
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:ALU_main|fa_1bit:u2
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:ALU_main|fa_1bit:u3
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:ALU_main|fa_1bit:u4
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:ALU_main|fa_1bit:u5
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:ALU_main|fa_1bit:u6
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|ALU_8bit:ALU_main|fa_1bit:u7
Ci => CarryOut3.IN1
Ci => Si.IN1
Xi => CarryOut1.IN0
Xi => CarryOut2.IN0
Yi => CarryOut1.IN1
Yi => CarryOut2.IN1
Si <= Si.DB_MAX_OUTPUT_PORT_TYPE
Ci_1 <= Ci_1.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_4x1:FwdA_mux
data_0[0] => mux_8bit_2x1:mux1.data_0[0]
data_0[1] => mux_8bit_2x1:mux1.data_0[1]
data_0[2] => mux_8bit_2x1:mux1.data_0[2]
data_0[3] => mux_8bit_2x1:mux1.data_0[3]
data_0[4] => mux_8bit_2x1:mux1.data_0[4]
data_0[5] => mux_8bit_2x1:mux1.data_0[5]
data_0[6] => mux_8bit_2x1:mux1.data_0[6]
data_0[7] => mux_8bit_2x1:mux1.data_0[7]
data_1[0] => mux_8bit_2x1:mux1.data_1[0]
data_1[1] => mux_8bit_2x1:mux1.data_1[1]
data_1[2] => mux_8bit_2x1:mux1.data_1[2]
data_1[3] => mux_8bit_2x1:mux1.data_1[3]
data_1[4] => mux_8bit_2x1:mux1.data_1[4]
data_1[5] => mux_8bit_2x1:mux1.data_1[5]
data_1[6] => mux_8bit_2x1:mux1.data_1[6]
data_1[7] => mux_8bit_2x1:mux1.data_1[7]
data_2[0] => mux_8bit_2x1:mux2.data_0[0]
data_2[1] => mux_8bit_2x1:mux2.data_0[1]
data_2[2] => mux_8bit_2x1:mux2.data_0[2]
data_2[3] => mux_8bit_2x1:mux2.data_0[3]
data_2[4] => mux_8bit_2x1:mux2.data_0[4]
data_2[5] => mux_8bit_2x1:mux2.data_0[5]
data_2[6] => mux_8bit_2x1:mux2.data_0[6]
data_2[7] => mux_8bit_2x1:mux2.data_0[7]
data_3[0] => mux_8bit_2x1:mux2.data_1[0]
data_3[1] => mux_8bit_2x1:mux2.data_1[1]
data_3[2] => mux_8bit_2x1:mux2.data_1[2]
data_3[3] => mux_8bit_2x1:mux2.data_1[3]
data_3[4] => mux_8bit_2x1:mux2.data_1[4]
data_3[5] => mux_8bit_2x1:mux2.data_1[5]
data_3[6] => mux_8bit_2x1:mux2.data_1[6]
data_3[7] => mux_8bit_2x1:mux2.data_1[7]
sel[0] => mux_8bit_2x1:mux1.sel
sel[0] => mux_8bit_2x1:mux2.sel
sel[1] => mux_8bit_2x1:mux3.sel
data_out[0] <= mux_8bit_2x1:mux3.data_out[0]
data_out[1] <= mux_8bit_2x1:mux3.data_out[1]
data_out[2] <= mux_8bit_2x1:mux3.data_out[2]
data_out[3] <= mux_8bit_2x1:mux3.data_out[3]
data_out[4] <= mux_8bit_2x1:mux3.data_out[4]
data_out[5] <= mux_8bit_2x1:mux3.data_out[5]
data_out[6] <= mux_8bit_2x1:mux3.data_out[6]
data_out[7] <= mux_8bit_2x1:mux3.data_out[7]


|pipelinedProc|mux_8bit_4x1:FwdA_mux|mux_8bit_2x1:mux1
data_0[0] => i_data_out.IN0
data_0[1] => i_data_out.IN0
data_0[2] => i_data_out.IN0
data_0[3] => i_data_out.IN0
data_0[4] => i_data_out.IN0
data_0[5] => i_data_out.IN0
data_0[6] => i_data_out.IN0
data_0[7] => i_data_out.IN0
data_1[0] => i_data_out.IN0
data_1[1] => i_data_out.IN0
data_1[2] => i_data_out.IN0
data_1[3] => i_data_out.IN0
data_1[4] => i_data_out.IN0
data_1[5] => i_data_out.IN0
data_1[6] => i_data_out.IN0
data_1[7] => i_data_out.IN0
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
data_out[0] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_4x1:FwdA_mux|mux_8bit_2x1:mux2
data_0[0] => i_data_out.IN0
data_0[1] => i_data_out.IN0
data_0[2] => i_data_out.IN0
data_0[3] => i_data_out.IN0
data_0[4] => i_data_out.IN0
data_0[5] => i_data_out.IN0
data_0[6] => i_data_out.IN0
data_0[7] => i_data_out.IN0
data_1[0] => i_data_out.IN0
data_1[1] => i_data_out.IN0
data_1[2] => i_data_out.IN0
data_1[3] => i_data_out.IN0
data_1[4] => i_data_out.IN0
data_1[5] => i_data_out.IN0
data_1[6] => i_data_out.IN0
data_1[7] => i_data_out.IN0
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
data_out[0] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_4x1:FwdA_mux|mux_8bit_2x1:mux3
data_0[0] => i_data_out.IN0
data_0[1] => i_data_out.IN0
data_0[2] => i_data_out.IN0
data_0[3] => i_data_out.IN0
data_0[4] => i_data_out.IN0
data_0[5] => i_data_out.IN0
data_0[6] => i_data_out.IN0
data_0[7] => i_data_out.IN0
data_1[0] => i_data_out.IN0
data_1[1] => i_data_out.IN0
data_1[2] => i_data_out.IN0
data_1[3] => i_data_out.IN0
data_1[4] => i_data_out.IN0
data_1[5] => i_data_out.IN0
data_1[6] => i_data_out.IN0
data_1[7] => i_data_out.IN0
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
data_out[0] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_4x1:FwdB_mux
data_0[0] => mux_8bit_2x1:mux1.data_0[0]
data_0[1] => mux_8bit_2x1:mux1.data_0[1]
data_0[2] => mux_8bit_2x1:mux1.data_0[2]
data_0[3] => mux_8bit_2x1:mux1.data_0[3]
data_0[4] => mux_8bit_2x1:mux1.data_0[4]
data_0[5] => mux_8bit_2x1:mux1.data_0[5]
data_0[6] => mux_8bit_2x1:mux1.data_0[6]
data_0[7] => mux_8bit_2x1:mux1.data_0[7]
data_1[0] => mux_8bit_2x1:mux1.data_1[0]
data_1[1] => mux_8bit_2x1:mux1.data_1[1]
data_1[2] => mux_8bit_2x1:mux1.data_1[2]
data_1[3] => mux_8bit_2x1:mux1.data_1[3]
data_1[4] => mux_8bit_2x1:mux1.data_1[4]
data_1[5] => mux_8bit_2x1:mux1.data_1[5]
data_1[6] => mux_8bit_2x1:mux1.data_1[6]
data_1[7] => mux_8bit_2x1:mux1.data_1[7]
data_2[0] => mux_8bit_2x1:mux2.data_0[0]
data_2[1] => mux_8bit_2x1:mux2.data_0[1]
data_2[2] => mux_8bit_2x1:mux2.data_0[2]
data_2[3] => mux_8bit_2x1:mux2.data_0[3]
data_2[4] => mux_8bit_2x1:mux2.data_0[4]
data_2[5] => mux_8bit_2x1:mux2.data_0[5]
data_2[6] => mux_8bit_2x1:mux2.data_0[6]
data_2[7] => mux_8bit_2x1:mux2.data_0[7]
data_3[0] => mux_8bit_2x1:mux2.data_1[0]
data_3[1] => mux_8bit_2x1:mux2.data_1[1]
data_3[2] => mux_8bit_2x1:mux2.data_1[2]
data_3[3] => mux_8bit_2x1:mux2.data_1[3]
data_3[4] => mux_8bit_2x1:mux2.data_1[4]
data_3[5] => mux_8bit_2x1:mux2.data_1[5]
data_3[6] => mux_8bit_2x1:mux2.data_1[6]
data_3[7] => mux_8bit_2x1:mux2.data_1[7]
sel[0] => mux_8bit_2x1:mux1.sel
sel[0] => mux_8bit_2x1:mux2.sel
sel[1] => mux_8bit_2x1:mux3.sel
data_out[0] <= mux_8bit_2x1:mux3.data_out[0]
data_out[1] <= mux_8bit_2x1:mux3.data_out[1]
data_out[2] <= mux_8bit_2x1:mux3.data_out[2]
data_out[3] <= mux_8bit_2x1:mux3.data_out[3]
data_out[4] <= mux_8bit_2x1:mux3.data_out[4]
data_out[5] <= mux_8bit_2x1:mux3.data_out[5]
data_out[6] <= mux_8bit_2x1:mux3.data_out[6]
data_out[7] <= mux_8bit_2x1:mux3.data_out[7]


|pipelinedProc|mux_8bit_4x1:FwdB_mux|mux_8bit_2x1:mux1
data_0[0] => i_data_out.IN0
data_0[1] => i_data_out.IN0
data_0[2] => i_data_out.IN0
data_0[3] => i_data_out.IN0
data_0[4] => i_data_out.IN0
data_0[5] => i_data_out.IN0
data_0[6] => i_data_out.IN0
data_0[7] => i_data_out.IN0
data_1[0] => i_data_out.IN0
data_1[1] => i_data_out.IN0
data_1[2] => i_data_out.IN0
data_1[3] => i_data_out.IN0
data_1[4] => i_data_out.IN0
data_1[5] => i_data_out.IN0
data_1[6] => i_data_out.IN0
data_1[7] => i_data_out.IN0
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
data_out[0] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_4x1:FwdB_mux|mux_8bit_2x1:mux2
data_0[0] => i_data_out.IN0
data_0[1] => i_data_out.IN0
data_0[2] => i_data_out.IN0
data_0[3] => i_data_out.IN0
data_0[4] => i_data_out.IN0
data_0[5] => i_data_out.IN0
data_0[6] => i_data_out.IN0
data_0[7] => i_data_out.IN0
data_1[0] => i_data_out.IN0
data_1[1] => i_data_out.IN0
data_1[2] => i_data_out.IN0
data_1[3] => i_data_out.IN0
data_1[4] => i_data_out.IN0
data_1[5] => i_data_out.IN0
data_1[6] => i_data_out.IN0
data_1[7] => i_data_out.IN0
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
data_out[0] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_4x1:FwdB_mux|mux_8bit_2x1:mux3
data_0[0] => i_data_out.IN0
data_0[1] => i_data_out.IN0
data_0[2] => i_data_out.IN0
data_0[3] => i_data_out.IN0
data_0[4] => i_data_out.IN0
data_0[5] => i_data_out.IN0
data_0[6] => i_data_out.IN0
data_0[7] => i_data_out.IN0
data_1[0] => i_data_out.IN0
data_1[1] => i_data_out.IN0
data_1[2] => i_data_out.IN0
data_1[3] => i_data_out.IN0
data_1[4] => i_data_out.IN0
data_1[5] => i_data_out.IN0
data_1[6] => i_data_out.IN0
data_1[7] => i_data_out.IN0
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
data_out[0] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_2x1:ALU_mux
data_0[0] => i_data_out.IN0
data_0[1] => i_data_out.IN0
data_0[2] => i_data_out.IN0
data_0[3] => i_data_out.IN0
data_0[4] => i_data_out.IN0
data_0[5] => i_data_out.IN0
data_0[6] => i_data_out.IN0
data_0[7] => i_data_out.IN0
data_1[0] => i_data_out.IN0
data_1[1] => i_data_out.IN0
data_1[2] => i_data_out.IN0
data_1[3] => i_data_out.IN0
data_1[4] => i_data_out.IN0
data_1[5] => i_data_out.IN0
data_1[6] => i_data_out.IN0
data_1[7] => i_data_out.IN0
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
data_out[0] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_5bit_2x1:registerFileMUX
data_0[0] => i_data_out.IN0
data_0[1] => i_data_out.IN0
data_0[2] => i_data_out.IN0
data_0[3] => i_data_out.IN0
data_0[4] => i_data_out.IN0
data_1[0] => i_data_out.IN0
data_1[1] => i_data_out.IN0
data_1[2] => i_data_out.IN0
data_1[3] => i_data_out.IN0
data_1[4] => i_data_out.IN0
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
data_out[0] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit
ID_EX_reg_Rs[0] => comparator_5bit:Comparator_1.i_Bi[0]
ID_EX_reg_Rs[0] => comparator_5bit:Comparator_3.i_Bi[0]
ID_EX_reg_Rs[1] => comparator_5bit:Comparator_1.i_Bi[1]
ID_EX_reg_Rs[1] => comparator_5bit:Comparator_3.i_Bi[1]
ID_EX_reg_Rs[2] => comparator_5bit:Comparator_1.i_Bi[2]
ID_EX_reg_Rs[2] => comparator_5bit:Comparator_3.i_Bi[2]
ID_EX_reg_Rs[3] => comparator_5bit:Comparator_1.i_Bi[3]
ID_EX_reg_Rs[3] => comparator_5bit:Comparator_3.i_Bi[3]
ID_EX_reg_Rs[4] => comparator_5bit:Comparator_1.i_Bi[4]
ID_EX_reg_Rs[4] => comparator_5bit:Comparator_3.i_Bi[4]
ID_EX_reg_Rt[0] => comparator_5bit:Comparator_2.i_Bi[0]
ID_EX_reg_Rt[0] => comparator_5bit:Comparator_4.i_Bi[0]
ID_EX_reg_Rt[1] => comparator_5bit:Comparator_2.i_Bi[1]
ID_EX_reg_Rt[1] => comparator_5bit:Comparator_4.i_Bi[1]
ID_EX_reg_Rt[2] => comparator_5bit:Comparator_2.i_Bi[2]
ID_EX_reg_Rt[2] => comparator_5bit:Comparator_4.i_Bi[2]
ID_EX_reg_Rt[3] => comparator_5bit:Comparator_2.i_Bi[3]
ID_EX_reg_Rt[3] => comparator_5bit:Comparator_4.i_Bi[3]
ID_EX_reg_Rt[4] => comparator_5bit:Comparator_2.i_Bi[4]
ID_EX_reg_Rt[4] => comparator_5bit:Comparator_4.i_Bi[4]
EX_MEM_reg_Rd[0] => comparator_5bit:Comparator_A.i_Ai[0]
EX_MEM_reg_Rd[0] => comparator_5bit:Comparator_1.i_Ai[0]
EX_MEM_reg_Rd[0] => comparator_5bit:Comparator_2.i_Ai[0]
EX_MEM_reg_Rd[1] => comparator_5bit:Comparator_A.i_Ai[1]
EX_MEM_reg_Rd[1] => comparator_5bit:Comparator_1.i_Ai[1]
EX_MEM_reg_Rd[1] => comparator_5bit:Comparator_2.i_Ai[1]
EX_MEM_reg_Rd[2] => comparator_5bit:Comparator_A.i_Ai[2]
EX_MEM_reg_Rd[2] => comparator_5bit:Comparator_1.i_Ai[2]
EX_MEM_reg_Rd[2] => comparator_5bit:Comparator_2.i_Ai[2]
EX_MEM_reg_Rd[3] => comparator_5bit:Comparator_A.i_Ai[3]
EX_MEM_reg_Rd[3] => comparator_5bit:Comparator_1.i_Ai[3]
EX_MEM_reg_Rd[3] => comparator_5bit:Comparator_2.i_Ai[3]
EX_MEM_reg_Rd[4] => comparator_5bit:Comparator_A.i_Ai[4]
EX_MEM_reg_Rd[4] => comparator_5bit:Comparator_1.i_Ai[4]
EX_MEM_reg_Rd[4] => comparator_5bit:Comparator_2.i_Ai[4]
MEM_WB_reg_Rd[0] => comparator_5bit:Comparator_B.i_Ai[0]
MEM_WB_reg_Rd[0] => comparator_5bit:Comparator_3.i_Ai[0]
MEM_WB_reg_Rd[0] => comparator_5bit:Comparator_4.i_Ai[0]
MEM_WB_reg_Rd[1] => comparator_5bit:Comparator_B.i_Ai[1]
MEM_WB_reg_Rd[1] => comparator_5bit:Comparator_3.i_Ai[1]
MEM_WB_reg_Rd[1] => comparator_5bit:Comparator_4.i_Ai[1]
MEM_WB_reg_Rd[2] => comparator_5bit:Comparator_B.i_Ai[2]
MEM_WB_reg_Rd[2] => comparator_5bit:Comparator_3.i_Ai[2]
MEM_WB_reg_Rd[2] => comparator_5bit:Comparator_4.i_Ai[2]
MEM_WB_reg_Rd[3] => comparator_5bit:Comparator_B.i_Ai[3]
MEM_WB_reg_Rd[3] => comparator_5bit:Comparator_3.i_Ai[3]
MEM_WB_reg_Rd[3] => comparator_5bit:Comparator_4.i_Ai[3]
MEM_WB_reg_Rd[4] => comparator_5bit:Comparator_B.i_Ai[4]
MEM_WB_reg_Rd[4] => comparator_5bit:Comparator_3.i_Ai[4]
MEM_WB_reg_Rd[4] => comparator_5bit:Comparator_4.i_Ai[4]
EX_MEM_RegWriteOut => i_FwdA.IN1
MEM_WB_RegWriteOut => i_FwdB.IN1
Fwd_A[0] <= type1.DB_MAX_OUTPUT_PORT_TYPE
Fwd_A[1] <= i_fwd_A_out.DB_MAX_OUTPUT_PORT_TYPE
Fwd_B[0] <= type2.DB_MAX_OUTPUT_PORT_TYPE
Fwd_B[1] <= i_fwd_B_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_A
i_Ai[0] => oneBitComparator:comp0.i_Ai
i_Ai[1] => oneBitComparator:comp1.i_Ai
i_Ai[2] => oneBitComparator:comp2.i_Ai
i_Ai[3] => oneBitComparator:comp3.i_Ai
i_Ai[4] => oneBitComparator:comp4.i_Ai
i_Bi[0] => oneBitComparator:comp0.i_Bi
i_Bi[1] => oneBitComparator:comp1.i_Bi
i_Bi[2] => oneBitComparator:comp2.i_Bi
i_Bi[3] => oneBitComparator:comp3.i_Bi
i_Bi[4] => oneBitComparator:comp4.i_Bi
o_GT <= oneBitComparator:comp0.o_GT
o_LT <= oneBitComparator:comp0.o_LT
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_A|oneBitComparator:comp4
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_A|oneBitComparator:comp3
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_A|oneBitComparator:comp2
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_A|oneBitComparator:comp1
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_A|oneBitComparator:comp0
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_B
i_Ai[0] => oneBitComparator:comp0.i_Ai
i_Ai[1] => oneBitComparator:comp1.i_Ai
i_Ai[2] => oneBitComparator:comp2.i_Ai
i_Ai[3] => oneBitComparator:comp3.i_Ai
i_Ai[4] => oneBitComparator:comp4.i_Ai
i_Bi[0] => oneBitComparator:comp0.i_Bi
i_Bi[1] => oneBitComparator:comp1.i_Bi
i_Bi[2] => oneBitComparator:comp2.i_Bi
i_Bi[3] => oneBitComparator:comp3.i_Bi
i_Bi[4] => oneBitComparator:comp4.i_Bi
o_GT <= oneBitComparator:comp0.o_GT
o_LT <= oneBitComparator:comp0.o_LT
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_B|oneBitComparator:comp4
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_B|oneBitComparator:comp3
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_B|oneBitComparator:comp2
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_B|oneBitComparator:comp1
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_B|oneBitComparator:comp0
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_1
i_Ai[0] => oneBitComparator:comp0.i_Ai
i_Ai[1] => oneBitComparator:comp1.i_Ai
i_Ai[2] => oneBitComparator:comp2.i_Ai
i_Ai[3] => oneBitComparator:comp3.i_Ai
i_Ai[4] => oneBitComparator:comp4.i_Ai
i_Bi[0] => oneBitComparator:comp0.i_Bi
i_Bi[1] => oneBitComparator:comp1.i_Bi
i_Bi[2] => oneBitComparator:comp2.i_Bi
i_Bi[3] => oneBitComparator:comp3.i_Bi
i_Bi[4] => oneBitComparator:comp4.i_Bi
o_GT <= oneBitComparator:comp0.o_GT
o_LT <= oneBitComparator:comp0.o_LT
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_1|oneBitComparator:comp4
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_1|oneBitComparator:comp3
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_1|oneBitComparator:comp2
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_1|oneBitComparator:comp1
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_1|oneBitComparator:comp0
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_2
i_Ai[0] => oneBitComparator:comp0.i_Ai
i_Ai[1] => oneBitComparator:comp1.i_Ai
i_Ai[2] => oneBitComparator:comp2.i_Ai
i_Ai[3] => oneBitComparator:comp3.i_Ai
i_Ai[4] => oneBitComparator:comp4.i_Ai
i_Bi[0] => oneBitComparator:comp0.i_Bi
i_Bi[1] => oneBitComparator:comp1.i_Bi
i_Bi[2] => oneBitComparator:comp2.i_Bi
i_Bi[3] => oneBitComparator:comp3.i_Bi
i_Bi[4] => oneBitComparator:comp4.i_Bi
o_GT <= oneBitComparator:comp0.o_GT
o_LT <= oneBitComparator:comp0.o_LT
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_2|oneBitComparator:comp4
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_2|oneBitComparator:comp3
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_2|oneBitComparator:comp2
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_2|oneBitComparator:comp1
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_2|oneBitComparator:comp0
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_3
i_Ai[0] => oneBitComparator:comp0.i_Ai
i_Ai[1] => oneBitComparator:comp1.i_Ai
i_Ai[2] => oneBitComparator:comp2.i_Ai
i_Ai[3] => oneBitComparator:comp3.i_Ai
i_Ai[4] => oneBitComparator:comp4.i_Ai
i_Bi[0] => oneBitComparator:comp0.i_Bi
i_Bi[1] => oneBitComparator:comp1.i_Bi
i_Bi[2] => oneBitComparator:comp2.i_Bi
i_Bi[3] => oneBitComparator:comp3.i_Bi
i_Bi[4] => oneBitComparator:comp4.i_Bi
o_GT <= oneBitComparator:comp0.o_GT
o_LT <= oneBitComparator:comp0.o_LT
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_3|oneBitComparator:comp4
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_3|oneBitComparator:comp3
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_3|oneBitComparator:comp2
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_3|oneBitComparator:comp1
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_3|oneBitComparator:comp0
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_4
i_Ai[0] => oneBitComparator:comp0.i_Ai
i_Ai[1] => oneBitComparator:comp1.i_Ai
i_Ai[2] => oneBitComparator:comp2.i_Ai
i_Ai[3] => oneBitComparator:comp3.i_Ai
i_Ai[4] => oneBitComparator:comp4.i_Ai
i_Bi[0] => oneBitComparator:comp0.i_Bi
i_Bi[1] => oneBitComparator:comp1.i_Bi
i_Bi[2] => oneBitComparator:comp2.i_Bi
i_Bi[3] => oneBitComparator:comp3.i_Bi
i_Bi[4] => oneBitComparator:comp4.i_Bi
o_GT <= oneBitComparator:comp0.o_GT
o_LT <= oneBitComparator:comp0.o_LT
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_4|oneBitComparator:comp4
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_4|oneBitComparator:comp3
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_4|oneBitComparator:comp2
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_4|oneBitComparator:comp1
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|forwardingUnit:fwdUnit|comparator_5bit:Comparator_4|oneBitComparator:comp0
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity
clk => reg_8bit:EX_MEM_cont_reg.clk
clk => reg_8bit:EX_MEM_ALUResult_reg.clk
clk => reg_8bit:EX_MEM_WriteData_reg.clk
clk => reg_5bit:EX_MEM_reg_Rd_reg.clk
clk => reg_32bit:EX_MEM_instructionOut4_out_reg.clk
reset_bar => reg_8bit:EX_MEM_cont_reg.reset_bar
reset_bar => reg_8bit:EX_MEM_ALUResult_reg.reset_bar
reset_bar => reg_8bit:EX_MEM_WriteData_reg.reset_bar
reset_bar => reg_5bit:EX_MEM_reg_Rd_reg.reset_bar
reset_bar => reg_32bit:EX_MEM_instructionOut4_out_reg.reset_bar
EX_MEM_cont_in[0] => reg_8bit:EX_MEM_cont_reg.data_in[0]
EX_MEM_cont_in[1] => reg_8bit:EX_MEM_cont_reg.data_in[1]
EX_MEM_cont_in[2] => reg_8bit:EX_MEM_cont_reg.data_in[2]
EX_MEM_cont_in[3] => reg_8bit:EX_MEM_cont_reg.data_in[3]
EX_MEM_cont_in[4] => reg_8bit:EX_MEM_cont_reg.data_in[4]
EX_MEM_cont_in[5] => reg_8bit:EX_MEM_cont_reg.data_in[5]
EX_MEM_cont_in[6] => reg_8bit:EX_MEM_cont_reg.data_in[6]
EX_MEM_cont_in[7] => reg_8bit:EX_MEM_cont_reg.data_in[7]
EX_MEM_ALUResult_in[0] => reg_8bit:EX_MEM_ALUResult_reg.data_in[0]
EX_MEM_ALUResult_in[1] => reg_8bit:EX_MEM_ALUResult_reg.data_in[1]
EX_MEM_ALUResult_in[2] => reg_8bit:EX_MEM_ALUResult_reg.data_in[2]
EX_MEM_ALUResult_in[3] => reg_8bit:EX_MEM_ALUResult_reg.data_in[3]
EX_MEM_ALUResult_in[4] => reg_8bit:EX_MEM_ALUResult_reg.data_in[4]
EX_MEM_ALUResult_in[5] => reg_8bit:EX_MEM_ALUResult_reg.data_in[5]
EX_MEM_ALUResult_in[6] => reg_8bit:EX_MEM_ALUResult_reg.data_in[6]
EX_MEM_ALUResult_in[7] => reg_8bit:EX_MEM_ALUResult_reg.data_in[7]
EX_MEM_WriteData_in[0] => reg_8bit:EX_MEM_WriteData_reg.data_in[0]
EX_MEM_WriteData_in[1] => reg_8bit:EX_MEM_WriteData_reg.data_in[1]
EX_MEM_WriteData_in[2] => reg_8bit:EX_MEM_WriteData_reg.data_in[2]
EX_MEM_WriteData_in[3] => reg_8bit:EX_MEM_WriteData_reg.data_in[3]
EX_MEM_WriteData_in[4] => reg_8bit:EX_MEM_WriteData_reg.data_in[4]
EX_MEM_WriteData_in[5] => reg_8bit:EX_MEM_WriteData_reg.data_in[5]
EX_MEM_WriteData_in[6] => reg_8bit:EX_MEM_WriteData_reg.data_in[6]
EX_MEM_WriteData_in[7] => reg_8bit:EX_MEM_WriteData_reg.data_in[7]
EX_MEM_reg_Rd_in[0] => reg_5bit:EX_MEM_reg_Rd_reg.data_in[0]
EX_MEM_reg_Rd_in[1] => reg_5bit:EX_MEM_reg_Rd_reg.data_in[1]
EX_MEM_reg_Rd_in[2] => reg_5bit:EX_MEM_reg_Rd_reg.data_in[2]
EX_MEM_reg_Rd_in[3] => reg_5bit:EX_MEM_reg_Rd_reg.data_in[3]
EX_MEM_reg_Rd_in[4] => reg_5bit:EX_MEM_reg_Rd_reg.data_in[4]
EX_MEM_instructionOut4_in[0] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[0]
EX_MEM_instructionOut4_in[1] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[1]
EX_MEM_instructionOut4_in[2] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[2]
EX_MEM_instructionOut4_in[3] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[3]
EX_MEM_instructionOut4_in[4] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[4]
EX_MEM_instructionOut4_in[5] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[5]
EX_MEM_instructionOut4_in[6] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[6]
EX_MEM_instructionOut4_in[7] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[7]
EX_MEM_instructionOut4_in[8] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[8]
EX_MEM_instructionOut4_in[9] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[9]
EX_MEM_instructionOut4_in[10] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[10]
EX_MEM_instructionOut4_in[11] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[11]
EX_MEM_instructionOut4_in[12] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[12]
EX_MEM_instructionOut4_in[13] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[13]
EX_MEM_instructionOut4_in[14] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[14]
EX_MEM_instructionOut4_in[15] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[15]
EX_MEM_instructionOut4_in[16] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[16]
EX_MEM_instructionOut4_in[17] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[17]
EX_MEM_instructionOut4_in[18] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[18]
EX_MEM_instructionOut4_in[19] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[19]
EX_MEM_instructionOut4_in[20] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[20]
EX_MEM_instructionOut4_in[21] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[21]
EX_MEM_instructionOut4_in[22] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[22]
EX_MEM_instructionOut4_in[23] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[23]
EX_MEM_instructionOut4_in[24] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[24]
EX_MEM_instructionOut4_in[25] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[25]
EX_MEM_instructionOut4_in[26] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[26]
EX_MEM_instructionOut4_in[27] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[27]
EX_MEM_instructionOut4_in[28] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[28]
EX_MEM_instructionOut4_in[29] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[29]
EX_MEM_instructionOut4_in[30] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[30]
EX_MEM_instructionOut4_in[31] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[31]
EX_MEM_cont_out[0] <= reg_8bit:EX_MEM_cont_reg.data_out[0]
EX_MEM_cont_out[1] <= reg_8bit:EX_MEM_cont_reg.data_out[1]
EX_MEM_cont_out[2] <= reg_8bit:EX_MEM_cont_reg.data_out[2]
EX_MEM_cont_out[3] <= reg_8bit:EX_MEM_cont_reg.data_out[3]
EX_MEM_cont_out[4] <= reg_8bit:EX_MEM_cont_reg.data_out[4]
EX_MEM_cont_out[5] <= reg_8bit:EX_MEM_cont_reg.data_out[5]
EX_MEM_cont_out[6] <= reg_8bit:EX_MEM_cont_reg.data_out[6]
EX_MEM_cont_out[7] <= reg_8bit:EX_MEM_cont_reg.data_out[7]
EX_MEM_ALUResult_out[0] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[0]
EX_MEM_ALUResult_out[1] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[1]
EX_MEM_ALUResult_out[2] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[2]
EX_MEM_ALUResult_out[3] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[3]
EX_MEM_ALUResult_out[4] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[4]
EX_MEM_ALUResult_out[5] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[5]
EX_MEM_ALUResult_out[6] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[6]
EX_MEM_ALUResult_out[7] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[7]
EX_MEM_WriteData_out[0] <= reg_8bit:EX_MEM_WriteData_reg.data_out[0]
EX_MEM_WriteData_out[1] <= reg_8bit:EX_MEM_WriteData_reg.data_out[1]
EX_MEM_WriteData_out[2] <= reg_8bit:EX_MEM_WriteData_reg.data_out[2]
EX_MEM_WriteData_out[3] <= reg_8bit:EX_MEM_WriteData_reg.data_out[3]
EX_MEM_WriteData_out[4] <= reg_8bit:EX_MEM_WriteData_reg.data_out[4]
EX_MEM_WriteData_out[5] <= reg_8bit:EX_MEM_WriteData_reg.data_out[5]
EX_MEM_WriteData_out[6] <= reg_8bit:EX_MEM_WriteData_reg.data_out[6]
EX_MEM_WriteData_out[7] <= reg_8bit:EX_MEM_WriteData_reg.data_out[7]
EX_MEM_reg_Rd_out[0] <= reg_5bit:EX_MEM_reg_Rd_reg.data_out[0]
EX_MEM_reg_Rd_out[1] <= reg_5bit:EX_MEM_reg_Rd_reg.data_out[1]
EX_MEM_reg_Rd_out[2] <= reg_5bit:EX_MEM_reg_Rd_reg.data_out[2]
EX_MEM_reg_Rd_out[3] <= reg_5bit:EX_MEM_reg_Rd_reg.data_out[3]
EX_MEM_reg_Rd_out[4] <= reg_5bit:EX_MEM_reg_Rd_reg.data_out[4]
EX_MEM_instructionOut4_out[0] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[0]
EX_MEM_instructionOut4_out[1] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[1]
EX_MEM_instructionOut4_out[2] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[2]
EX_MEM_instructionOut4_out[3] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[3]
EX_MEM_instructionOut4_out[4] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[4]
EX_MEM_instructionOut4_out[5] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[5]
EX_MEM_instructionOut4_out[6] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[6]
EX_MEM_instructionOut4_out[7] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[7]
EX_MEM_instructionOut4_out[8] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[8]
EX_MEM_instructionOut4_out[9] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[9]
EX_MEM_instructionOut4_out[10] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[10]
EX_MEM_instructionOut4_out[11] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[11]
EX_MEM_instructionOut4_out[12] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[12]
EX_MEM_instructionOut4_out[13] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[13]
EX_MEM_instructionOut4_out[14] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[14]
EX_MEM_instructionOut4_out[15] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[15]
EX_MEM_instructionOut4_out[16] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[16]
EX_MEM_instructionOut4_out[17] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[17]
EX_MEM_instructionOut4_out[18] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[18]
EX_MEM_instructionOut4_out[19] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[19]
EX_MEM_instructionOut4_out[20] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[20]
EX_MEM_instructionOut4_out[21] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[21]
EX_MEM_instructionOut4_out[22] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[22]
EX_MEM_instructionOut4_out[23] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[23]
EX_MEM_instructionOut4_out[24] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[24]
EX_MEM_instructionOut4_out[25] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[25]
EX_MEM_instructionOut4_out[26] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[26]
EX_MEM_instructionOut4_out[27] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[27]
EX_MEM_instructionOut4_out[28] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[28]
EX_MEM_instructionOut4_out[29] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[29]
EX_MEM_instructionOut4_out[30] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[30]
EX_MEM_instructionOut4_out[31] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[31]


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg
reset_bar => dL_in[31].IN0
reset_bar => dL_in[30].IN0
reset_bar => dL_in[29].IN0
reset_bar => dL_in[28].IN0
reset_bar => dL_in[27].IN0
reset_bar => dL_in[26].IN0
reset_bar => dL_in[25].IN0
reset_bar => dL_in[24].IN0
reset_bar => dL_in[23].IN0
reset_bar => dL_in[22].IN0
reset_bar => dL_in[21].IN0
reset_bar => dL_in[20].IN0
reset_bar => dL_in[19].IN0
reset_bar => dL_in[18].IN0
reset_bar => dL_in[17].IN0
reset_bar => dL_in[16].IN0
reset_bar => dL_in[15].IN0
reset_bar => dL_in[14].IN0
reset_bar => dL_in[13].IN0
reset_bar => dL_in[12].IN0
reset_bar => dL_in[11].IN0
reset_bar => dL_in[10].IN0
reset_bar => dL_in[9].IN0
reset_bar => dL_in[8].IN0
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit31.i_rst
reset_bar => dflipflop:bit30.i_rst
reset_bar => dflipflop:bit29.i_rst
reset_bar => dflipflop:bit28.i_rst
reset_bar => dflipflop:bit27.i_rst
reset_bar => dflipflop:bit26.i_rst
reset_bar => dflipflop:bit25.i_rst
reset_bar => dflipflop:bit24.i_rst
reset_bar => dflipflop:bit23.i_rst
reset_bar => dflipflop:bit22.i_rst
reset_bar => dflipflop:bit21.i_rst
reset_bar => dflipflop:bit20.i_rst
reset_bar => dflipflop:bit19.i_rst
reset_bar => dflipflop:bit18.i_rst
reset_bar => dflipflop:bit17.i_rst
reset_bar => dflipflop:bit16.i_rst
reset_bar => dflipflop:bit15.i_rst
reset_bar => dflipflop:bit14.i_rst
reset_bar => dflipflop:bit13.i_rst
reset_bar => dflipflop:bit12.i_rst
reset_bar => dflipflop:bit11.i_rst
reset_bar => dflipflop:bit10.i_rst
reset_bar => dflipflop:bit9.i_rst
reset_bar => dflipflop:bit8.i_rst
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[31].IN0
reset_bar => dL_load[30].IN0
reset_bar => dL_load[29].IN0
reset_bar => dL_load[28].IN0
reset_bar => dL_load[27].IN0
reset_bar => dL_load[26].IN0
reset_bar => dL_load[25].IN0
reset_bar => dL_load[24].IN0
reset_bar => dL_load[23].IN0
reset_bar => dL_load[22].IN0
reset_bar => dL_load[21].IN0
reset_bar => dL_load[20].IN0
reset_bar => dL_load[19].IN0
reset_bar => dL_load[18].IN0
reset_bar => dL_load[17].IN0
reset_bar => dL_load[16].IN0
reset_bar => dL_load[15].IN0
reset_bar => dL_load[14].IN0
reset_bar => dL_load[13].IN0
reset_bar => dL_load[12].IN0
reset_bar => dL_load[11].IN0
reset_bar => dL_load[10].IN0
reset_bar => dL_load[9].IN0
reset_bar => dL_load[8].IN0
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[31].IN1
load_bar => dL_load[30].IN1
load_bar => dL_load[29].IN1
load_bar => dL_load[28].IN1
load_bar => dL_load[27].IN1
load_bar => dL_load[26].IN1
load_bar => dL_load[25].IN1
load_bar => dL_load[24].IN1
load_bar => dL_load[23].IN1
load_bar => dL_load[22].IN1
load_bar => dL_load[21].IN1
load_bar => dL_load[20].IN1
load_bar => dL_load[19].IN1
load_bar => dL_load[18].IN1
load_bar => dL_load[17].IN1
load_bar => dL_load[16].IN1
load_bar => dL_load[15].IN1
load_bar => dL_load[14].IN1
load_bar => dL_load[13].IN1
load_bar => dL_load[12].IN1
load_bar => dL_load[11].IN1
load_bar => dL_load[10].IN1
load_bar => dL_load[9].IN1
load_bar => dL_load[8].IN1
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit31.i_clk
clk => dflipflop:bit30.i_clk
clk => dflipflop:bit29.i_clk
clk => dflipflop:bit28.i_clk
clk => dflipflop:bit27.i_clk
clk => dflipflop:bit26.i_clk
clk => dflipflop:bit25.i_clk
clk => dflipflop:bit24.i_clk
clk => dflipflop:bit23.i_clk
clk => dflipflop:bit22.i_clk
clk => dflipflop:bit21.i_clk
clk => dflipflop:bit20.i_clk
clk => dflipflop:bit19.i_clk
clk => dflipflop:bit18.i_clk
clk => dflipflop:bit17.i_clk
clk => dflipflop:bit16.i_clk
clk => dflipflop:bit15.i_clk
clk => dflipflop:bit14.i_clk
clk => dflipflop:bit13.i_clk
clk => dflipflop:bit12.i_clk
clk => dflipflop:bit11.i_clk
clk => dflipflop:bit10.i_clk
clk => dflipflop:bit9.i_clk
clk => dflipflop:bit8.i_clk
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_in[8] => dL_in[8].IN1
data_in[9] => dL_in[9].IN1
data_in[10] => dL_in[10].IN1
data_in[11] => dL_in[11].IN1
data_in[12] => dL_in[12].IN1
data_in[13] => dL_in[13].IN1
data_in[14] => dL_in[14].IN1
data_in[15] => dL_in[15].IN1
data_in[16] => dL_in[16].IN1
data_in[17] => dL_in[17].IN1
data_in[18] => dL_in[18].IN1
data_in[19] => dL_in[19].IN1
data_in[20] => dL_in[20].IN1
data_in[21] => dL_in[21].IN1
data_in[22] => dL_in[22].IN1
data_in[23] => dL_in[23].IN1
data_in[24] => dL_in[24].IN1
data_in[25] => dL_in[25].IN1
data_in[26] => dL_in[26].IN1
data_in[27] => dL_in[27].IN1
data_in[28] => dL_in[28].IN1
data_in[29] => dL_in[29].IN1
data_in[30] => dL_in[30].IN1
data_in[31] => dL_in[31].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l31
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit31
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l30
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit30
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l29
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit29
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l28
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit28
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l27
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit27
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l26
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit26
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l25
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit25
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l24
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit24
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l23
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit23
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l22
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit22
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l21
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit21
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l20
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit20
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l19
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit19
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l18
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit18
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l17
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit17
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l16
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit16
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l15
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit15
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l14
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit14
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l13
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit13
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l12
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit12
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l11
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit11
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l10
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit10
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l9
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit9
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l8
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit8
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|EX_MEM_Buffer:EX_MEM_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|main_mem:RAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|pipelinedProc|main_mem:RAM|altsyncram:altsyncram_component
wren_a => altsyncram_njg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_njg1:auto_generated.data_a[0]
data_a[1] => altsyncram_njg1:auto_generated.data_a[1]
data_a[2] => altsyncram_njg1:auto_generated.data_a[2]
data_a[3] => altsyncram_njg1:auto_generated.data_a[3]
data_a[4] => altsyncram_njg1:auto_generated.data_a[4]
data_a[5] => altsyncram_njg1:auto_generated.data_a[5]
data_a[6] => altsyncram_njg1:auto_generated.data_a[6]
data_a[7] => altsyncram_njg1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_njg1:auto_generated.address_a[0]
address_a[1] => altsyncram_njg1:auto_generated.address_a[1]
address_a[2] => altsyncram_njg1:auto_generated.address_a[2]
address_a[3] => altsyncram_njg1:auto_generated.address_a[3]
address_a[4] => altsyncram_njg1:auto_generated.address_a[4]
address_a[5] => altsyncram_njg1:auto_generated.address_a[5]
address_a[6] => altsyncram_njg1:auto_generated.address_a[6]
address_a[7] => altsyncram_njg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_njg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_njg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_njg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_njg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_njg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_njg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_njg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_njg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_njg1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pipelinedProc|main_mem:RAM|altsyncram:altsyncram_component|altsyncram_njg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity
clk => reg_8bit:EX_MEM_cont_reg.clk
clk => reg_8bit:EX_MEM_ALUResult_reg.clk
clk => reg_8bit:EX_MEM_WriteData_reg.clk
clk => reg_5bit:EX_MEM_reg_Rd_reg.clk
clk => reg_32bit:EX_MEM_instructionOut4_out_reg.clk
reset_bar => reg_8bit:EX_MEM_cont_reg.reset_bar
reset_bar => reg_8bit:EX_MEM_ALUResult_reg.reset_bar
reset_bar => reg_8bit:EX_MEM_WriteData_reg.reset_bar
reset_bar => reg_5bit:EX_MEM_reg_Rd_reg.reset_bar
reset_bar => reg_32bit:EX_MEM_instructionOut4_out_reg.reset_bar
MEM_WB_cont_in[0] => reg_8bit:EX_MEM_cont_reg.data_in[0]
MEM_WB_cont_in[1] => reg_8bit:EX_MEM_cont_reg.data_in[1]
MEM_WB_cont_in[2] => reg_8bit:EX_MEM_cont_reg.data_in[2]
MEM_WB_cont_in[3] => reg_8bit:EX_MEM_cont_reg.data_in[3]
MEM_WB_cont_in[4] => reg_8bit:EX_MEM_cont_reg.data_in[4]
MEM_WB_cont_in[5] => reg_8bit:EX_MEM_cont_reg.data_in[5]
MEM_WB_cont_in[6] => reg_8bit:EX_MEM_cont_reg.data_in[6]
MEM_WB_cont_in[7] => reg_8bit:EX_MEM_cont_reg.data_in[7]
MEM_WB_ReadData_in[0] => reg_8bit:EX_MEM_ALUResult_reg.data_in[0]
MEM_WB_ReadData_in[1] => reg_8bit:EX_MEM_ALUResult_reg.data_in[1]
MEM_WB_ReadData_in[2] => reg_8bit:EX_MEM_ALUResult_reg.data_in[2]
MEM_WB_ReadData_in[3] => reg_8bit:EX_MEM_ALUResult_reg.data_in[3]
MEM_WB_ReadData_in[4] => reg_8bit:EX_MEM_ALUResult_reg.data_in[4]
MEM_WB_ReadData_in[5] => reg_8bit:EX_MEM_ALUResult_reg.data_in[5]
MEM_WB_ReadData_in[6] => reg_8bit:EX_MEM_ALUResult_reg.data_in[6]
MEM_WB_ReadData_in[7] => reg_8bit:EX_MEM_ALUResult_reg.data_in[7]
MEM_WB_ALUResult_in[0] => reg_8bit:EX_MEM_WriteData_reg.data_in[0]
MEM_WB_ALUResult_in[1] => reg_8bit:EX_MEM_WriteData_reg.data_in[1]
MEM_WB_ALUResult_in[2] => reg_8bit:EX_MEM_WriteData_reg.data_in[2]
MEM_WB_ALUResult_in[3] => reg_8bit:EX_MEM_WriteData_reg.data_in[3]
MEM_WB_ALUResult_in[4] => reg_8bit:EX_MEM_WriteData_reg.data_in[4]
MEM_WB_ALUResult_in[5] => reg_8bit:EX_MEM_WriteData_reg.data_in[5]
MEM_WB_ALUResult_in[6] => reg_8bit:EX_MEM_WriteData_reg.data_in[6]
MEM_WB_ALUResult_in[7] => reg_8bit:EX_MEM_WriteData_reg.data_in[7]
MEM_WB_reg_Rd_in[0] => reg_5bit:EX_MEM_reg_Rd_reg.data_in[0]
MEM_WB_reg_Rd_in[1] => reg_5bit:EX_MEM_reg_Rd_reg.data_in[1]
MEM_WB_reg_Rd_in[2] => reg_5bit:EX_MEM_reg_Rd_reg.data_in[2]
MEM_WB_reg_Rd_in[3] => reg_5bit:EX_MEM_reg_Rd_reg.data_in[3]
MEM_WB_reg_Rd_in[4] => reg_5bit:EX_MEM_reg_Rd_reg.data_in[4]
MEM_WB_instructionOut5_in[0] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[0]
MEM_WB_instructionOut5_in[1] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[1]
MEM_WB_instructionOut5_in[2] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[2]
MEM_WB_instructionOut5_in[3] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[3]
MEM_WB_instructionOut5_in[4] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[4]
MEM_WB_instructionOut5_in[5] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[5]
MEM_WB_instructionOut5_in[6] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[6]
MEM_WB_instructionOut5_in[7] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[7]
MEM_WB_instructionOut5_in[8] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[8]
MEM_WB_instructionOut5_in[9] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[9]
MEM_WB_instructionOut5_in[10] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[10]
MEM_WB_instructionOut5_in[11] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[11]
MEM_WB_instructionOut5_in[12] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[12]
MEM_WB_instructionOut5_in[13] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[13]
MEM_WB_instructionOut5_in[14] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[14]
MEM_WB_instructionOut5_in[15] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[15]
MEM_WB_instructionOut5_in[16] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[16]
MEM_WB_instructionOut5_in[17] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[17]
MEM_WB_instructionOut5_in[18] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[18]
MEM_WB_instructionOut5_in[19] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[19]
MEM_WB_instructionOut5_in[20] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[20]
MEM_WB_instructionOut5_in[21] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[21]
MEM_WB_instructionOut5_in[22] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[22]
MEM_WB_instructionOut5_in[23] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[23]
MEM_WB_instructionOut5_in[24] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[24]
MEM_WB_instructionOut5_in[25] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[25]
MEM_WB_instructionOut5_in[26] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[26]
MEM_WB_instructionOut5_in[27] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[27]
MEM_WB_instructionOut5_in[28] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[28]
MEM_WB_instructionOut5_in[29] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[29]
MEM_WB_instructionOut5_in[30] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[30]
MEM_WB_instructionOut5_in[31] => reg_32bit:EX_MEM_instructionOut4_out_reg.data_in[31]
MEM_WB_cont_out[0] <= reg_8bit:EX_MEM_cont_reg.data_out[0]
MEM_WB_cont_out[1] <= reg_8bit:EX_MEM_cont_reg.data_out[1]
MEM_WB_cont_out[2] <= reg_8bit:EX_MEM_cont_reg.data_out[2]
MEM_WB_cont_out[3] <= reg_8bit:EX_MEM_cont_reg.data_out[3]
MEM_WB_cont_out[4] <= reg_8bit:EX_MEM_cont_reg.data_out[4]
MEM_WB_cont_out[5] <= reg_8bit:EX_MEM_cont_reg.data_out[5]
MEM_WB_cont_out[6] <= reg_8bit:EX_MEM_cont_reg.data_out[6]
MEM_WB_cont_out[7] <= reg_8bit:EX_MEM_cont_reg.data_out[7]
MEM_WB_ReadData_out[0] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[0]
MEM_WB_ReadData_out[1] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[1]
MEM_WB_ReadData_out[2] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[2]
MEM_WB_ReadData_out[3] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[3]
MEM_WB_ReadData_out[4] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[4]
MEM_WB_ReadData_out[5] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[5]
MEM_WB_ReadData_out[6] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[6]
MEM_WB_ReadData_out[7] <= reg_8bit:EX_MEM_ALUResult_reg.data_out[7]
MEM_WB_ALUResult_out[0] <= reg_8bit:EX_MEM_WriteData_reg.data_out[0]
MEM_WB_ALUResult_out[1] <= reg_8bit:EX_MEM_WriteData_reg.data_out[1]
MEM_WB_ALUResult_out[2] <= reg_8bit:EX_MEM_WriteData_reg.data_out[2]
MEM_WB_ALUResult_out[3] <= reg_8bit:EX_MEM_WriteData_reg.data_out[3]
MEM_WB_ALUResult_out[4] <= reg_8bit:EX_MEM_WriteData_reg.data_out[4]
MEM_WB_ALUResult_out[5] <= reg_8bit:EX_MEM_WriteData_reg.data_out[5]
MEM_WB_ALUResult_out[6] <= reg_8bit:EX_MEM_WriteData_reg.data_out[6]
MEM_WB_ALUResult_out[7] <= reg_8bit:EX_MEM_WriteData_reg.data_out[7]
MEM_WB_reg_Rd_out[0] <= reg_5bit:EX_MEM_reg_Rd_reg.data_out[0]
MEM_WB_reg_Rd_out[1] <= reg_5bit:EX_MEM_reg_Rd_reg.data_out[1]
MEM_WB_reg_Rd_out[2] <= reg_5bit:EX_MEM_reg_Rd_reg.data_out[2]
MEM_WB_reg_Rd_out[3] <= reg_5bit:EX_MEM_reg_Rd_reg.data_out[3]
MEM_WB_reg_Rd_out[4] <= reg_5bit:EX_MEM_reg_Rd_reg.data_out[4]
MEM_WB_instructionOut5_out[0] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[0]
MEM_WB_instructionOut5_out[1] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[1]
MEM_WB_instructionOut5_out[2] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[2]
MEM_WB_instructionOut5_out[3] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[3]
MEM_WB_instructionOut5_out[4] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[4]
MEM_WB_instructionOut5_out[5] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[5]
MEM_WB_instructionOut5_out[6] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[6]
MEM_WB_instructionOut5_out[7] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[7]
MEM_WB_instructionOut5_out[8] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[8]
MEM_WB_instructionOut5_out[9] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[9]
MEM_WB_instructionOut5_out[10] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[10]
MEM_WB_instructionOut5_out[11] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[11]
MEM_WB_instructionOut5_out[12] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[12]
MEM_WB_instructionOut5_out[13] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[13]
MEM_WB_instructionOut5_out[14] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[14]
MEM_WB_instructionOut5_out[15] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[15]
MEM_WB_instructionOut5_out[16] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[16]
MEM_WB_instructionOut5_out[17] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[17]
MEM_WB_instructionOut5_out[18] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[18]
MEM_WB_instructionOut5_out[19] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[19]
MEM_WB_instructionOut5_out[20] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[20]
MEM_WB_instructionOut5_out[21] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[21]
MEM_WB_instructionOut5_out[22] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[22]
MEM_WB_instructionOut5_out[23] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[23]
MEM_WB_instructionOut5_out[24] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[24]
MEM_WB_instructionOut5_out[25] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[25]
MEM_WB_instructionOut5_out[26] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[26]
MEM_WB_instructionOut5_out[27] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[27]
MEM_WB_instructionOut5_out[28] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[28]
MEM_WB_instructionOut5_out[29] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[29]
MEM_WB_instructionOut5_out[30] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[30]
MEM_WB_instructionOut5_out[31] <= reg_32bit:EX_MEM_instructionOut4_out_reg.data_out[31]


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_cont_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_ALUResult_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_8bit:EX_MEM_WriteData_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_5bit:EX_MEM_reg_Rd_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg
reset_bar => dL_in[31].IN0
reset_bar => dL_in[30].IN0
reset_bar => dL_in[29].IN0
reset_bar => dL_in[28].IN0
reset_bar => dL_in[27].IN0
reset_bar => dL_in[26].IN0
reset_bar => dL_in[25].IN0
reset_bar => dL_in[24].IN0
reset_bar => dL_in[23].IN0
reset_bar => dL_in[22].IN0
reset_bar => dL_in[21].IN0
reset_bar => dL_in[20].IN0
reset_bar => dL_in[19].IN0
reset_bar => dL_in[18].IN0
reset_bar => dL_in[17].IN0
reset_bar => dL_in[16].IN0
reset_bar => dL_in[15].IN0
reset_bar => dL_in[14].IN0
reset_bar => dL_in[13].IN0
reset_bar => dL_in[12].IN0
reset_bar => dL_in[11].IN0
reset_bar => dL_in[10].IN0
reset_bar => dL_in[9].IN0
reset_bar => dL_in[8].IN0
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit31.i_rst
reset_bar => dflipflop:bit30.i_rst
reset_bar => dflipflop:bit29.i_rst
reset_bar => dflipflop:bit28.i_rst
reset_bar => dflipflop:bit27.i_rst
reset_bar => dflipflop:bit26.i_rst
reset_bar => dflipflop:bit25.i_rst
reset_bar => dflipflop:bit24.i_rst
reset_bar => dflipflop:bit23.i_rst
reset_bar => dflipflop:bit22.i_rst
reset_bar => dflipflop:bit21.i_rst
reset_bar => dflipflop:bit20.i_rst
reset_bar => dflipflop:bit19.i_rst
reset_bar => dflipflop:bit18.i_rst
reset_bar => dflipflop:bit17.i_rst
reset_bar => dflipflop:bit16.i_rst
reset_bar => dflipflop:bit15.i_rst
reset_bar => dflipflop:bit14.i_rst
reset_bar => dflipflop:bit13.i_rst
reset_bar => dflipflop:bit12.i_rst
reset_bar => dflipflop:bit11.i_rst
reset_bar => dflipflop:bit10.i_rst
reset_bar => dflipflop:bit9.i_rst
reset_bar => dflipflop:bit8.i_rst
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[31].IN0
reset_bar => dL_load[30].IN0
reset_bar => dL_load[29].IN0
reset_bar => dL_load[28].IN0
reset_bar => dL_load[27].IN0
reset_bar => dL_load[26].IN0
reset_bar => dL_load[25].IN0
reset_bar => dL_load[24].IN0
reset_bar => dL_load[23].IN0
reset_bar => dL_load[22].IN0
reset_bar => dL_load[21].IN0
reset_bar => dL_load[20].IN0
reset_bar => dL_load[19].IN0
reset_bar => dL_load[18].IN0
reset_bar => dL_load[17].IN0
reset_bar => dL_load[16].IN0
reset_bar => dL_load[15].IN0
reset_bar => dL_load[14].IN0
reset_bar => dL_load[13].IN0
reset_bar => dL_load[12].IN0
reset_bar => dL_load[11].IN0
reset_bar => dL_load[10].IN0
reset_bar => dL_load[9].IN0
reset_bar => dL_load[8].IN0
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[31].IN1
load_bar => dL_load[30].IN1
load_bar => dL_load[29].IN1
load_bar => dL_load[28].IN1
load_bar => dL_load[27].IN1
load_bar => dL_load[26].IN1
load_bar => dL_load[25].IN1
load_bar => dL_load[24].IN1
load_bar => dL_load[23].IN1
load_bar => dL_load[22].IN1
load_bar => dL_load[21].IN1
load_bar => dL_load[20].IN1
load_bar => dL_load[19].IN1
load_bar => dL_load[18].IN1
load_bar => dL_load[17].IN1
load_bar => dL_load[16].IN1
load_bar => dL_load[15].IN1
load_bar => dL_load[14].IN1
load_bar => dL_load[13].IN1
load_bar => dL_load[12].IN1
load_bar => dL_load[11].IN1
load_bar => dL_load[10].IN1
load_bar => dL_load[9].IN1
load_bar => dL_load[8].IN1
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit31.i_clk
clk => dflipflop:bit30.i_clk
clk => dflipflop:bit29.i_clk
clk => dflipflop:bit28.i_clk
clk => dflipflop:bit27.i_clk
clk => dflipflop:bit26.i_clk
clk => dflipflop:bit25.i_clk
clk => dflipflop:bit24.i_clk
clk => dflipflop:bit23.i_clk
clk => dflipflop:bit22.i_clk
clk => dflipflop:bit21.i_clk
clk => dflipflop:bit20.i_clk
clk => dflipflop:bit19.i_clk
clk => dflipflop:bit18.i_clk
clk => dflipflop:bit17.i_clk
clk => dflipflop:bit16.i_clk
clk => dflipflop:bit15.i_clk
clk => dflipflop:bit14.i_clk
clk => dflipflop:bit13.i_clk
clk => dflipflop:bit12.i_clk
clk => dflipflop:bit11.i_clk
clk => dflipflop:bit10.i_clk
clk => dflipflop:bit9.i_clk
clk => dflipflop:bit8.i_clk
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_in[8] => dL_in[8].IN1
data_in[9] => dL_in[9].IN1
data_in[10] => dL_in[10].IN1
data_in[11] => dL_in[11].IN1
data_in[12] => dL_in[12].IN1
data_in[13] => dL_in[13].IN1
data_in[14] => dL_in[14].IN1
data_in[15] => dL_in[15].IN1
data_in[16] => dL_in[16].IN1
data_in[17] => dL_in[17].IN1
data_in[18] => dL_in[18].IN1
data_in[19] => dL_in[19].IN1
data_in[20] => dL_in[20].IN1
data_in[21] => dL_in[21].IN1
data_in[22] => dL_in[22].IN1
data_in[23] => dL_in[23].IN1
data_in[24] => dL_in[24].IN1
data_in[25] => dL_in[25].IN1
data_in[26] => dL_in[26].IN1
data_in[27] => dL_in[27].IN1
data_in[28] => dL_in[28].IN1
data_in[29] => dL_in[29].IN1
data_in[30] => dL_in[30].IN1
data_in[31] => dL_in[31].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l31
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit31
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l30
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit30
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l29
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit29
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l28
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit28
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l27
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit27
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l26
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit26
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l25
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit25
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l24
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit24
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l23
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit23
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l22
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit22
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l21
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit21
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l20
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit20
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l19
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit19
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l18
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit18
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l17
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit17
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l16
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit16
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l15
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit15
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l14
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit14
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l13
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit13
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l12
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit12
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l11
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit11
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l10
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit10
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l9
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit9
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l8
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit8
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|MEM_WB_Buffer:MEM_WB_Buffer_entity|reg_32bit:EX_MEM_instructionOut4_out_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|mux_8bit_2x1:MemoryMUX
data_0[0] => i_data_out.IN0
data_0[1] => i_data_out.IN0
data_0[2] => i_data_out.IN0
data_0[3] => i_data_out.IN0
data_0[4] => i_data_out.IN0
data_0[5] => i_data_out.IN0
data_0[6] => i_data_out.IN0
data_0[7] => i_data_out.IN0
data_1[0] => i_data_out.IN0
data_1[1] => i_data_out.IN0
data_1[2] => i_data_out.IN0
data_1[3] => i_data_out.IN0
data_1[4] => i_data_out.IN0
data_1[5] => i_data_out.IN0
data_1[6] => i_data_out.IN0
data_1[7] => i_data_out.IN0
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
sel => i_data_out.IN1
data_out[0] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg
reset_bar => reg_32bit:instr1_reg.reset_bar
reset_bar => reg_32bit:instr2_reg.reset_bar
reset_bar => reg_32bit:instr3_reg.reset_bar
reset_bar => reg_32bit:instr4_reg.reset_bar
reset_bar => reg_32bit:instr5_reg.reset_bar
clk => reg_32bit:instr1_reg.clk
clk => reg_32bit:instr2_reg.clk
clk => reg_32bit:instr3_reg.clk
clk => reg_32bit:instr4_reg.clk
clk => reg_32bit:instr5_reg.clk
sel[0] => mux_8bit_8x1:mux1.sel[0]
sel[0] => mux_8bit_8x1:mux2.sel[0]
sel[0] => mux_8bit_8x1:mux3.sel[0]
sel[0] => mux_8bit_8x1:mux4.sel[0]
sel[1] => mux_8bit_8x1:mux1.sel[1]
sel[1] => mux_8bit_8x1:mux2.sel[1]
sel[1] => mux_8bit_8x1:mux3.sel[1]
sel[1] => mux_8bit_8x1:mux4.sel[1]
sel[2] => mux_8bit_8x1:mux1.sel[2]
sel[2] => mux_8bit_8x1:mux2.sel[2]
sel[2] => mux_8bit_8x1:mux3.sel[2]
sel[2] => mux_8bit_8x1:mux4.sel[2]
data_in0[0] => reg_32bit:instr1_reg.data_in[0]
data_in0[1] => reg_32bit:instr1_reg.data_in[1]
data_in0[2] => reg_32bit:instr1_reg.data_in[2]
data_in0[3] => reg_32bit:instr1_reg.data_in[3]
data_in0[4] => reg_32bit:instr1_reg.data_in[4]
data_in0[5] => reg_32bit:instr1_reg.data_in[5]
data_in0[6] => reg_32bit:instr1_reg.data_in[6]
data_in0[7] => reg_32bit:instr1_reg.data_in[7]
data_in0[8] => reg_32bit:instr1_reg.data_in[8]
data_in0[9] => reg_32bit:instr1_reg.data_in[9]
data_in0[10] => reg_32bit:instr1_reg.data_in[10]
data_in0[11] => reg_32bit:instr1_reg.data_in[11]
data_in0[12] => reg_32bit:instr1_reg.data_in[12]
data_in0[13] => reg_32bit:instr1_reg.data_in[13]
data_in0[14] => reg_32bit:instr1_reg.data_in[14]
data_in0[15] => reg_32bit:instr1_reg.data_in[15]
data_in0[16] => reg_32bit:instr1_reg.data_in[16]
data_in0[17] => reg_32bit:instr1_reg.data_in[17]
data_in0[18] => reg_32bit:instr1_reg.data_in[18]
data_in0[19] => reg_32bit:instr1_reg.data_in[19]
data_in0[20] => reg_32bit:instr1_reg.data_in[20]
data_in0[21] => reg_32bit:instr1_reg.data_in[21]
data_in0[22] => reg_32bit:instr1_reg.data_in[22]
data_in0[23] => reg_32bit:instr1_reg.data_in[23]
data_in0[24] => reg_32bit:instr1_reg.data_in[24]
data_in0[25] => reg_32bit:instr1_reg.data_in[25]
data_in0[26] => reg_32bit:instr1_reg.data_in[26]
data_in0[27] => reg_32bit:instr1_reg.data_in[27]
data_in0[28] => reg_32bit:instr1_reg.data_in[28]
data_in0[29] => reg_32bit:instr1_reg.data_in[29]
data_in0[30] => reg_32bit:instr1_reg.data_in[30]
data_in0[31] => reg_32bit:instr1_reg.data_in[31]
data_in1[0] => reg_32bit:instr2_reg.data_in[0]
data_in1[1] => reg_32bit:instr2_reg.data_in[1]
data_in1[2] => reg_32bit:instr2_reg.data_in[2]
data_in1[3] => reg_32bit:instr2_reg.data_in[3]
data_in1[4] => reg_32bit:instr2_reg.data_in[4]
data_in1[5] => reg_32bit:instr2_reg.data_in[5]
data_in1[6] => reg_32bit:instr2_reg.data_in[6]
data_in1[7] => reg_32bit:instr2_reg.data_in[7]
data_in1[8] => reg_32bit:instr2_reg.data_in[8]
data_in1[9] => reg_32bit:instr2_reg.data_in[9]
data_in1[10] => reg_32bit:instr2_reg.data_in[10]
data_in1[11] => reg_32bit:instr2_reg.data_in[11]
data_in1[12] => reg_32bit:instr2_reg.data_in[12]
data_in1[13] => reg_32bit:instr2_reg.data_in[13]
data_in1[14] => reg_32bit:instr2_reg.data_in[14]
data_in1[15] => reg_32bit:instr2_reg.data_in[15]
data_in1[16] => reg_32bit:instr2_reg.data_in[16]
data_in1[17] => reg_32bit:instr2_reg.data_in[17]
data_in1[18] => reg_32bit:instr2_reg.data_in[18]
data_in1[19] => reg_32bit:instr2_reg.data_in[19]
data_in1[20] => reg_32bit:instr2_reg.data_in[20]
data_in1[21] => reg_32bit:instr2_reg.data_in[21]
data_in1[22] => reg_32bit:instr2_reg.data_in[22]
data_in1[23] => reg_32bit:instr2_reg.data_in[23]
data_in1[24] => reg_32bit:instr2_reg.data_in[24]
data_in1[25] => reg_32bit:instr2_reg.data_in[25]
data_in1[26] => reg_32bit:instr2_reg.data_in[26]
data_in1[27] => reg_32bit:instr2_reg.data_in[27]
data_in1[28] => reg_32bit:instr2_reg.data_in[28]
data_in1[29] => reg_32bit:instr2_reg.data_in[29]
data_in1[30] => reg_32bit:instr2_reg.data_in[30]
data_in1[31] => reg_32bit:instr2_reg.data_in[31]
data_in2[0] => reg_32bit:instr3_reg.data_in[0]
data_in2[1] => reg_32bit:instr3_reg.data_in[1]
data_in2[2] => reg_32bit:instr3_reg.data_in[2]
data_in2[3] => reg_32bit:instr3_reg.data_in[3]
data_in2[4] => reg_32bit:instr3_reg.data_in[4]
data_in2[5] => reg_32bit:instr3_reg.data_in[5]
data_in2[6] => reg_32bit:instr3_reg.data_in[6]
data_in2[7] => reg_32bit:instr3_reg.data_in[7]
data_in2[8] => reg_32bit:instr3_reg.data_in[8]
data_in2[9] => reg_32bit:instr3_reg.data_in[9]
data_in2[10] => reg_32bit:instr3_reg.data_in[10]
data_in2[11] => reg_32bit:instr3_reg.data_in[11]
data_in2[12] => reg_32bit:instr3_reg.data_in[12]
data_in2[13] => reg_32bit:instr3_reg.data_in[13]
data_in2[14] => reg_32bit:instr3_reg.data_in[14]
data_in2[15] => reg_32bit:instr3_reg.data_in[15]
data_in2[16] => reg_32bit:instr3_reg.data_in[16]
data_in2[17] => reg_32bit:instr3_reg.data_in[17]
data_in2[18] => reg_32bit:instr3_reg.data_in[18]
data_in2[19] => reg_32bit:instr3_reg.data_in[19]
data_in2[20] => reg_32bit:instr3_reg.data_in[20]
data_in2[21] => reg_32bit:instr3_reg.data_in[21]
data_in2[22] => reg_32bit:instr3_reg.data_in[22]
data_in2[23] => reg_32bit:instr3_reg.data_in[23]
data_in2[24] => reg_32bit:instr3_reg.data_in[24]
data_in2[25] => reg_32bit:instr3_reg.data_in[25]
data_in2[26] => reg_32bit:instr3_reg.data_in[26]
data_in2[27] => reg_32bit:instr3_reg.data_in[27]
data_in2[28] => reg_32bit:instr3_reg.data_in[28]
data_in2[29] => reg_32bit:instr3_reg.data_in[29]
data_in2[30] => reg_32bit:instr3_reg.data_in[30]
data_in2[31] => reg_32bit:instr3_reg.data_in[31]
data_in3[0] => reg_32bit:instr4_reg.data_in[0]
data_in3[1] => reg_32bit:instr4_reg.data_in[1]
data_in3[2] => reg_32bit:instr4_reg.data_in[2]
data_in3[3] => reg_32bit:instr4_reg.data_in[3]
data_in3[4] => reg_32bit:instr4_reg.data_in[4]
data_in3[5] => reg_32bit:instr4_reg.data_in[5]
data_in3[6] => reg_32bit:instr4_reg.data_in[6]
data_in3[7] => reg_32bit:instr4_reg.data_in[7]
data_in3[8] => reg_32bit:instr4_reg.data_in[8]
data_in3[9] => reg_32bit:instr4_reg.data_in[9]
data_in3[10] => reg_32bit:instr4_reg.data_in[10]
data_in3[11] => reg_32bit:instr4_reg.data_in[11]
data_in3[12] => reg_32bit:instr4_reg.data_in[12]
data_in3[13] => reg_32bit:instr4_reg.data_in[13]
data_in3[14] => reg_32bit:instr4_reg.data_in[14]
data_in3[15] => reg_32bit:instr4_reg.data_in[15]
data_in3[16] => reg_32bit:instr4_reg.data_in[16]
data_in3[17] => reg_32bit:instr4_reg.data_in[17]
data_in3[18] => reg_32bit:instr4_reg.data_in[18]
data_in3[19] => reg_32bit:instr4_reg.data_in[19]
data_in3[20] => reg_32bit:instr4_reg.data_in[20]
data_in3[21] => reg_32bit:instr4_reg.data_in[21]
data_in3[22] => reg_32bit:instr4_reg.data_in[22]
data_in3[23] => reg_32bit:instr4_reg.data_in[23]
data_in3[24] => reg_32bit:instr4_reg.data_in[24]
data_in3[25] => reg_32bit:instr4_reg.data_in[25]
data_in3[26] => reg_32bit:instr4_reg.data_in[26]
data_in3[27] => reg_32bit:instr4_reg.data_in[27]
data_in3[28] => reg_32bit:instr4_reg.data_in[28]
data_in3[29] => reg_32bit:instr4_reg.data_in[29]
data_in3[30] => reg_32bit:instr4_reg.data_in[30]
data_in3[31] => reg_32bit:instr4_reg.data_in[31]
data_in4[0] => reg_32bit:instr5_reg.data_in[0]
data_in4[1] => reg_32bit:instr5_reg.data_in[1]
data_in4[2] => reg_32bit:instr5_reg.data_in[2]
data_in4[3] => reg_32bit:instr5_reg.data_in[3]
data_in4[4] => reg_32bit:instr5_reg.data_in[4]
data_in4[5] => reg_32bit:instr5_reg.data_in[5]
data_in4[6] => reg_32bit:instr5_reg.data_in[6]
data_in4[7] => reg_32bit:instr5_reg.data_in[7]
data_in4[8] => reg_32bit:instr5_reg.data_in[8]
data_in4[9] => reg_32bit:instr5_reg.data_in[9]
data_in4[10] => reg_32bit:instr5_reg.data_in[10]
data_in4[11] => reg_32bit:instr5_reg.data_in[11]
data_in4[12] => reg_32bit:instr5_reg.data_in[12]
data_in4[13] => reg_32bit:instr5_reg.data_in[13]
data_in4[14] => reg_32bit:instr5_reg.data_in[14]
data_in4[15] => reg_32bit:instr5_reg.data_in[15]
data_in4[16] => reg_32bit:instr5_reg.data_in[16]
data_in4[17] => reg_32bit:instr5_reg.data_in[17]
data_in4[18] => reg_32bit:instr5_reg.data_in[18]
data_in4[19] => reg_32bit:instr5_reg.data_in[19]
data_in4[20] => reg_32bit:instr5_reg.data_in[20]
data_in4[21] => reg_32bit:instr5_reg.data_in[21]
data_in4[22] => reg_32bit:instr5_reg.data_in[22]
data_in4[23] => reg_32bit:instr5_reg.data_in[23]
data_in4[24] => reg_32bit:instr5_reg.data_in[24]
data_in4[25] => reg_32bit:instr5_reg.data_in[25]
data_in4[26] => reg_32bit:instr5_reg.data_in[26]
data_in4[27] => reg_32bit:instr5_reg.data_in[27]
data_in4[28] => reg_32bit:instr5_reg.data_in[28]
data_in4[29] => reg_32bit:instr5_reg.data_in[29]
data_in4[30] => reg_32bit:instr5_reg.data_in[30]
data_in4[31] => reg_32bit:instr5_reg.data_in[31]
data_out[0] <= mux_8bit_8x1:mux4.data_out[0]
data_out[1] <= mux_8bit_8x1:mux4.data_out[1]
data_out[2] <= mux_8bit_8x1:mux4.data_out[2]
data_out[3] <= mux_8bit_8x1:mux4.data_out[3]
data_out[4] <= mux_8bit_8x1:mux4.data_out[4]
data_out[5] <= mux_8bit_8x1:mux4.data_out[5]
data_out[6] <= mux_8bit_8x1:mux4.data_out[6]
data_out[7] <= mux_8bit_8x1:mux4.data_out[7]
data_out[8] <= mux_8bit_8x1:mux3.data_out[0]
data_out[9] <= mux_8bit_8x1:mux3.data_out[1]
data_out[10] <= mux_8bit_8x1:mux3.data_out[2]
data_out[11] <= mux_8bit_8x1:mux3.data_out[3]
data_out[12] <= mux_8bit_8x1:mux3.data_out[4]
data_out[13] <= mux_8bit_8x1:mux3.data_out[5]
data_out[14] <= mux_8bit_8x1:mux3.data_out[6]
data_out[15] <= mux_8bit_8x1:mux3.data_out[7]
data_out[16] <= mux_8bit_8x1:mux2.data_out[0]
data_out[17] <= mux_8bit_8x1:mux2.data_out[1]
data_out[18] <= mux_8bit_8x1:mux2.data_out[2]
data_out[19] <= mux_8bit_8x1:mux2.data_out[3]
data_out[20] <= mux_8bit_8x1:mux2.data_out[4]
data_out[21] <= mux_8bit_8x1:mux2.data_out[5]
data_out[22] <= mux_8bit_8x1:mux2.data_out[6]
data_out[23] <= mux_8bit_8x1:mux2.data_out[7]
data_out[24] <= mux_8bit_8x1:mux1.data_out[0]
data_out[25] <= mux_8bit_8x1:mux1.data_out[1]
data_out[26] <= mux_8bit_8x1:mux1.data_out[2]
data_out[27] <= mux_8bit_8x1:mux1.data_out[3]
data_out[28] <= mux_8bit_8x1:mux1.data_out[4]
data_out[29] <= mux_8bit_8x1:mux1.data_out[5]
data_out[30] <= mux_8bit_8x1:mux1.data_out[6]
data_out[31] <= mux_8bit_8x1:mux1.data_out[7]


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg
reset_bar => dL_in[31].IN0
reset_bar => dL_in[30].IN0
reset_bar => dL_in[29].IN0
reset_bar => dL_in[28].IN0
reset_bar => dL_in[27].IN0
reset_bar => dL_in[26].IN0
reset_bar => dL_in[25].IN0
reset_bar => dL_in[24].IN0
reset_bar => dL_in[23].IN0
reset_bar => dL_in[22].IN0
reset_bar => dL_in[21].IN0
reset_bar => dL_in[20].IN0
reset_bar => dL_in[19].IN0
reset_bar => dL_in[18].IN0
reset_bar => dL_in[17].IN0
reset_bar => dL_in[16].IN0
reset_bar => dL_in[15].IN0
reset_bar => dL_in[14].IN0
reset_bar => dL_in[13].IN0
reset_bar => dL_in[12].IN0
reset_bar => dL_in[11].IN0
reset_bar => dL_in[10].IN0
reset_bar => dL_in[9].IN0
reset_bar => dL_in[8].IN0
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit31.i_rst
reset_bar => dflipflop:bit30.i_rst
reset_bar => dflipflop:bit29.i_rst
reset_bar => dflipflop:bit28.i_rst
reset_bar => dflipflop:bit27.i_rst
reset_bar => dflipflop:bit26.i_rst
reset_bar => dflipflop:bit25.i_rst
reset_bar => dflipflop:bit24.i_rst
reset_bar => dflipflop:bit23.i_rst
reset_bar => dflipflop:bit22.i_rst
reset_bar => dflipflop:bit21.i_rst
reset_bar => dflipflop:bit20.i_rst
reset_bar => dflipflop:bit19.i_rst
reset_bar => dflipflop:bit18.i_rst
reset_bar => dflipflop:bit17.i_rst
reset_bar => dflipflop:bit16.i_rst
reset_bar => dflipflop:bit15.i_rst
reset_bar => dflipflop:bit14.i_rst
reset_bar => dflipflop:bit13.i_rst
reset_bar => dflipflop:bit12.i_rst
reset_bar => dflipflop:bit11.i_rst
reset_bar => dflipflop:bit10.i_rst
reset_bar => dflipflop:bit9.i_rst
reset_bar => dflipflop:bit8.i_rst
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[31].IN0
reset_bar => dL_load[30].IN0
reset_bar => dL_load[29].IN0
reset_bar => dL_load[28].IN0
reset_bar => dL_load[27].IN0
reset_bar => dL_load[26].IN0
reset_bar => dL_load[25].IN0
reset_bar => dL_load[24].IN0
reset_bar => dL_load[23].IN0
reset_bar => dL_load[22].IN0
reset_bar => dL_load[21].IN0
reset_bar => dL_load[20].IN0
reset_bar => dL_load[19].IN0
reset_bar => dL_load[18].IN0
reset_bar => dL_load[17].IN0
reset_bar => dL_load[16].IN0
reset_bar => dL_load[15].IN0
reset_bar => dL_load[14].IN0
reset_bar => dL_load[13].IN0
reset_bar => dL_load[12].IN0
reset_bar => dL_load[11].IN0
reset_bar => dL_load[10].IN0
reset_bar => dL_load[9].IN0
reset_bar => dL_load[8].IN0
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[31].IN1
load_bar => dL_load[30].IN1
load_bar => dL_load[29].IN1
load_bar => dL_load[28].IN1
load_bar => dL_load[27].IN1
load_bar => dL_load[26].IN1
load_bar => dL_load[25].IN1
load_bar => dL_load[24].IN1
load_bar => dL_load[23].IN1
load_bar => dL_load[22].IN1
load_bar => dL_load[21].IN1
load_bar => dL_load[20].IN1
load_bar => dL_load[19].IN1
load_bar => dL_load[18].IN1
load_bar => dL_load[17].IN1
load_bar => dL_load[16].IN1
load_bar => dL_load[15].IN1
load_bar => dL_load[14].IN1
load_bar => dL_load[13].IN1
load_bar => dL_load[12].IN1
load_bar => dL_load[11].IN1
load_bar => dL_load[10].IN1
load_bar => dL_load[9].IN1
load_bar => dL_load[8].IN1
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit31.i_clk
clk => dflipflop:bit30.i_clk
clk => dflipflop:bit29.i_clk
clk => dflipflop:bit28.i_clk
clk => dflipflop:bit27.i_clk
clk => dflipflop:bit26.i_clk
clk => dflipflop:bit25.i_clk
clk => dflipflop:bit24.i_clk
clk => dflipflop:bit23.i_clk
clk => dflipflop:bit22.i_clk
clk => dflipflop:bit21.i_clk
clk => dflipflop:bit20.i_clk
clk => dflipflop:bit19.i_clk
clk => dflipflop:bit18.i_clk
clk => dflipflop:bit17.i_clk
clk => dflipflop:bit16.i_clk
clk => dflipflop:bit15.i_clk
clk => dflipflop:bit14.i_clk
clk => dflipflop:bit13.i_clk
clk => dflipflop:bit12.i_clk
clk => dflipflop:bit11.i_clk
clk => dflipflop:bit10.i_clk
clk => dflipflop:bit9.i_clk
clk => dflipflop:bit8.i_clk
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_in[8] => dL_in[8].IN1
data_in[9] => dL_in[9].IN1
data_in[10] => dL_in[10].IN1
data_in[11] => dL_in[11].IN1
data_in[12] => dL_in[12].IN1
data_in[13] => dL_in[13].IN1
data_in[14] => dL_in[14].IN1
data_in[15] => dL_in[15].IN1
data_in[16] => dL_in[16].IN1
data_in[17] => dL_in[17].IN1
data_in[18] => dL_in[18].IN1
data_in[19] => dL_in[19].IN1
data_in[20] => dL_in[20].IN1
data_in[21] => dL_in[21].IN1
data_in[22] => dL_in[22].IN1
data_in[23] => dL_in[23].IN1
data_in[24] => dL_in[24].IN1
data_in[25] => dL_in[25].IN1
data_in[26] => dL_in[26].IN1
data_in[27] => dL_in[27].IN1
data_in[28] => dL_in[28].IN1
data_in[29] => dL_in[29].IN1
data_in[30] => dL_in[30].IN1
data_in[31] => dL_in[31].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l31
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit31
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l30
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit30
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l29
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit29
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l28
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit28
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l27
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit27
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l26
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit26
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l25
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit25
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l24
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit24
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l23
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit23
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l22
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit22
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l21
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit21
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l20
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit20
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l19
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit19
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l18
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit18
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l17
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit17
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l16
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit16
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l15
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit15
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l14
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit14
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l13
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit13
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l12
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit12
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l11
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit11
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l10
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit10
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l9
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit9
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l8
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit8
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr1_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg
reset_bar => dL_in[31].IN0
reset_bar => dL_in[30].IN0
reset_bar => dL_in[29].IN0
reset_bar => dL_in[28].IN0
reset_bar => dL_in[27].IN0
reset_bar => dL_in[26].IN0
reset_bar => dL_in[25].IN0
reset_bar => dL_in[24].IN0
reset_bar => dL_in[23].IN0
reset_bar => dL_in[22].IN0
reset_bar => dL_in[21].IN0
reset_bar => dL_in[20].IN0
reset_bar => dL_in[19].IN0
reset_bar => dL_in[18].IN0
reset_bar => dL_in[17].IN0
reset_bar => dL_in[16].IN0
reset_bar => dL_in[15].IN0
reset_bar => dL_in[14].IN0
reset_bar => dL_in[13].IN0
reset_bar => dL_in[12].IN0
reset_bar => dL_in[11].IN0
reset_bar => dL_in[10].IN0
reset_bar => dL_in[9].IN0
reset_bar => dL_in[8].IN0
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit31.i_rst
reset_bar => dflipflop:bit30.i_rst
reset_bar => dflipflop:bit29.i_rst
reset_bar => dflipflop:bit28.i_rst
reset_bar => dflipflop:bit27.i_rst
reset_bar => dflipflop:bit26.i_rst
reset_bar => dflipflop:bit25.i_rst
reset_bar => dflipflop:bit24.i_rst
reset_bar => dflipflop:bit23.i_rst
reset_bar => dflipflop:bit22.i_rst
reset_bar => dflipflop:bit21.i_rst
reset_bar => dflipflop:bit20.i_rst
reset_bar => dflipflop:bit19.i_rst
reset_bar => dflipflop:bit18.i_rst
reset_bar => dflipflop:bit17.i_rst
reset_bar => dflipflop:bit16.i_rst
reset_bar => dflipflop:bit15.i_rst
reset_bar => dflipflop:bit14.i_rst
reset_bar => dflipflop:bit13.i_rst
reset_bar => dflipflop:bit12.i_rst
reset_bar => dflipflop:bit11.i_rst
reset_bar => dflipflop:bit10.i_rst
reset_bar => dflipflop:bit9.i_rst
reset_bar => dflipflop:bit8.i_rst
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[31].IN0
reset_bar => dL_load[30].IN0
reset_bar => dL_load[29].IN0
reset_bar => dL_load[28].IN0
reset_bar => dL_load[27].IN0
reset_bar => dL_load[26].IN0
reset_bar => dL_load[25].IN0
reset_bar => dL_load[24].IN0
reset_bar => dL_load[23].IN0
reset_bar => dL_load[22].IN0
reset_bar => dL_load[21].IN0
reset_bar => dL_load[20].IN0
reset_bar => dL_load[19].IN0
reset_bar => dL_load[18].IN0
reset_bar => dL_load[17].IN0
reset_bar => dL_load[16].IN0
reset_bar => dL_load[15].IN0
reset_bar => dL_load[14].IN0
reset_bar => dL_load[13].IN0
reset_bar => dL_load[12].IN0
reset_bar => dL_load[11].IN0
reset_bar => dL_load[10].IN0
reset_bar => dL_load[9].IN0
reset_bar => dL_load[8].IN0
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[31].IN1
load_bar => dL_load[30].IN1
load_bar => dL_load[29].IN1
load_bar => dL_load[28].IN1
load_bar => dL_load[27].IN1
load_bar => dL_load[26].IN1
load_bar => dL_load[25].IN1
load_bar => dL_load[24].IN1
load_bar => dL_load[23].IN1
load_bar => dL_load[22].IN1
load_bar => dL_load[21].IN1
load_bar => dL_load[20].IN1
load_bar => dL_load[19].IN1
load_bar => dL_load[18].IN1
load_bar => dL_load[17].IN1
load_bar => dL_load[16].IN1
load_bar => dL_load[15].IN1
load_bar => dL_load[14].IN1
load_bar => dL_load[13].IN1
load_bar => dL_load[12].IN1
load_bar => dL_load[11].IN1
load_bar => dL_load[10].IN1
load_bar => dL_load[9].IN1
load_bar => dL_load[8].IN1
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit31.i_clk
clk => dflipflop:bit30.i_clk
clk => dflipflop:bit29.i_clk
clk => dflipflop:bit28.i_clk
clk => dflipflop:bit27.i_clk
clk => dflipflop:bit26.i_clk
clk => dflipflop:bit25.i_clk
clk => dflipflop:bit24.i_clk
clk => dflipflop:bit23.i_clk
clk => dflipflop:bit22.i_clk
clk => dflipflop:bit21.i_clk
clk => dflipflop:bit20.i_clk
clk => dflipflop:bit19.i_clk
clk => dflipflop:bit18.i_clk
clk => dflipflop:bit17.i_clk
clk => dflipflop:bit16.i_clk
clk => dflipflop:bit15.i_clk
clk => dflipflop:bit14.i_clk
clk => dflipflop:bit13.i_clk
clk => dflipflop:bit12.i_clk
clk => dflipflop:bit11.i_clk
clk => dflipflop:bit10.i_clk
clk => dflipflop:bit9.i_clk
clk => dflipflop:bit8.i_clk
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_in[8] => dL_in[8].IN1
data_in[9] => dL_in[9].IN1
data_in[10] => dL_in[10].IN1
data_in[11] => dL_in[11].IN1
data_in[12] => dL_in[12].IN1
data_in[13] => dL_in[13].IN1
data_in[14] => dL_in[14].IN1
data_in[15] => dL_in[15].IN1
data_in[16] => dL_in[16].IN1
data_in[17] => dL_in[17].IN1
data_in[18] => dL_in[18].IN1
data_in[19] => dL_in[19].IN1
data_in[20] => dL_in[20].IN1
data_in[21] => dL_in[21].IN1
data_in[22] => dL_in[22].IN1
data_in[23] => dL_in[23].IN1
data_in[24] => dL_in[24].IN1
data_in[25] => dL_in[25].IN1
data_in[26] => dL_in[26].IN1
data_in[27] => dL_in[27].IN1
data_in[28] => dL_in[28].IN1
data_in[29] => dL_in[29].IN1
data_in[30] => dL_in[30].IN1
data_in[31] => dL_in[31].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l31
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit31
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l30
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit30
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l29
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit29
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l28
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit28
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l27
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit27
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l26
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit26
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l25
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit25
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l24
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit24
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l23
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit23
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l22
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit22
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l21
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit21
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l20
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit20
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l19
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit19
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l18
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit18
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l17
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit17
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l16
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit16
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l15
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit15
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l14
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit14
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l13
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit13
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l12
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit12
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l11
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit11
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l10
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit10
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l9
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit9
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l8
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit8
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr2_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg
reset_bar => dL_in[31].IN0
reset_bar => dL_in[30].IN0
reset_bar => dL_in[29].IN0
reset_bar => dL_in[28].IN0
reset_bar => dL_in[27].IN0
reset_bar => dL_in[26].IN0
reset_bar => dL_in[25].IN0
reset_bar => dL_in[24].IN0
reset_bar => dL_in[23].IN0
reset_bar => dL_in[22].IN0
reset_bar => dL_in[21].IN0
reset_bar => dL_in[20].IN0
reset_bar => dL_in[19].IN0
reset_bar => dL_in[18].IN0
reset_bar => dL_in[17].IN0
reset_bar => dL_in[16].IN0
reset_bar => dL_in[15].IN0
reset_bar => dL_in[14].IN0
reset_bar => dL_in[13].IN0
reset_bar => dL_in[12].IN0
reset_bar => dL_in[11].IN0
reset_bar => dL_in[10].IN0
reset_bar => dL_in[9].IN0
reset_bar => dL_in[8].IN0
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit31.i_rst
reset_bar => dflipflop:bit30.i_rst
reset_bar => dflipflop:bit29.i_rst
reset_bar => dflipflop:bit28.i_rst
reset_bar => dflipflop:bit27.i_rst
reset_bar => dflipflop:bit26.i_rst
reset_bar => dflipflop:bit25.i_rst
reset_bar => dflipflop:bit24.i_rst
reset_bar => dflipflop:bit23.i_rst
reset_bar => dflipflop:bit22.i_rst
reset_bar => dflipflop:bit21.i_rst
reset_bar => dflipflop:bit20.i_rst
reset_bar => dflipflop:bit19.i_rst
reset_bar => dflipflop:bit18.i_rst
reset_bar => dflipflop:bit17.i_rst
reset_bar => dflipflop:bit16.i_rst
reset_bar => dflipflop:bit15.i_rst
reset_bar => dflipflop:bit14.i_rst
reset_bar => dflipflop:bit13.i_rst
reset_bar => dflipflop:bit12.i_rst
reset_bar => dflipflop:bit11.i_rst
reset_bar => dflipflop:bit10.i_rst
reset_bar => dflipflop:bit9.i_rst
reset_bar => dflipflop:bit8.i_rst
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[31].IN0
reset_bar => dL_load[30].IN0
reset_bar => dL_load[29].IN0
reset_bar => dL_load[28].IN0
reset_bar => dL_load[27].IN0
reset_bar => dL_load[26].IN0
reset_bar => dL_load[25].IN0
reset_bar => dL_load[24].IN0
reset_bar => dL_load[23].IN0
reset_bar => dL_load[22].IN0
reset_bar => dL_load[21].IN0
reset_bar => dL_load[20].IN0
reset_bar => dL_load[19].IN0
reset_bar => dL_load[18].IN0
reset_bar => dL_load[17].IN0
reset_bar => dL_load[16].IN0
reset_bar => dL_load[15].IN0
reset_bar => dL_load[14].IN0
reset_bar => dL_load[13].IN0
reset_bar => dL_load[12].IN0
reset_bar => dL_load[11].IN0
reset_bar => dL_load[10].IN0
reset_bar => dL_load[9].IN0
reset_bar => dL_load[8].IN0
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[31].IN1
load_bar => dL_load[30].IN1
load_bar => dL_load[29].IN1
load_bar => dL_load[28].IN1
load_bar => dL_load[27].IN1
load_bar => dL_load[26].IN1
load_bar => dL_load[25].IN1
load_bar => dL_load[24].IN1
load_bar => dL_load[23].IN1
load_bar => dL_load[22].IN1
load_bar => dL_load[21].IN1
load_bar => dL_load[20].IN1
load_bar => dL_load[19].IN1
load_bar => dL_load[18].IN1
load_bar => dL_load[17].IN1
load_bar => dL_load[16].IN1
load_bar => dL_load[15].IN1
load_bar => dL_load[14].IN1
load_bar => dL_load[13].IN1
load_bar => dL_load[12].IN1
load_bar => dL_load[11].IN1
load_bar => dL_load[10].IN1
load_bar => dL_load[9].IN1
load_bar => dL_load[8].IN1
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit31.i_clk
clk => dflipflop:bit30.i_clk
clk => dflipflop:bit29.i_clk
clk => dflipflop:bit28.i_clk
clk => dflipflop:bit27.i_clk
clk => dflipflop:bit26.i_clk
clk => dflipflop:bit25.i_clk
clk => dflipflop:bit24.i_clk
clk => dflipflop:bit23.i_clk
clk => dflipflop:bit22.i_clk
clk => dflipflop:bit21.i_clk
clk => dflipflop:bit20.i_clk
clk => dflipflop:bit19.i_clk
clk => dflipflop:bit18.i_clk
clk => dflipflop:bit17.i_clk
clk => dflipflop:bit16.i_clk
clk => dflipflop:bit15.i_clk
clk => dflipflop:bit14.i_clk
clk => dflipflop:bit13.i_clk
clk => dflipflop:bit12.i_clk
clk => dflipflop:bit11.i_clk
clk => dflipflop:bit10.i_clk
clk => dflipflop:bit9.i_clk
clk => dflipflop:bit8.i_clk
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_in[8] => dL_in[8].IN1
data_in[9] => dL_in[9].IN1
data_in[10] => dL_in[10].IN1
data_in[11] => dL_in[11].IN1
data_in[12] => dL_in[12].IN1
data_in[13] => dL_in[13].IN1
data_in[14] => dL_in[14].IN1
data_in[15] => dL_in[15].IN1
data_in[16] => dL_in[16].IN1
data_in[17] => dL_in[17].IN1
data_in[18] => dL_in[18].IN1
data_in[19] => dL_in[19].IN1
data_in[20] => dL_in[20].IN1
data_in[21] => dL_in[21].IN1
data_in[22] => dL_in[22].IN1
data_in[23] => dL_in[23].IN1
data_in[24] => dL_in[24].IN1
data_in[25] => dL_in[25].IN1
data_in[26] => dL_in[26].IN1
data_in[27] => dL_in[27].IN1
data_in[28] => dL_in[28].IN1
data_in[29] => dL_in[29].IN1
data_in[30] => dL_in[30].IN1
data_in[31] => dL_in[31].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l31
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit31
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l30
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit30
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l29
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit29
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l28
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit28
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l27
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit27
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l26
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit26
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l25
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit25
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l24
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit24
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l23
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit23
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l22
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit22
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l21
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit21
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l20
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit20
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l19
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit19
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l18
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit18
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l17
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit17
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l16
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit16
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l15
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit15
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l14
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit14
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l13
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit13
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l12
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit12
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l11
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit11
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l10
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit10
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l9
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit9
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l8
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit8
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr3_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg
reset_bar => dL_in[31].IN0
reset_bar => dL_in[30].IN0
reset_bar => dL_in[29].IN0
reset_bar => dL_in[28].IN0
reset_bar => dL_in[27].IN0
reset_bar => dL_in[26].IN0
reset_bar => dL_in[25].IN0
reset_bar => dL_in[24].IN0
reset_bar => dL_in[23].IN0
reset_bar => dL_in[22].IN0
reset_bar => dL_in[21].IN0
reset_bar => dL_in[20].IN0
reset_bar => dL_in[19].IN0
reset_bar => dL_in[18].IN0
reset_bar => dL_in[17].IN0
reset_bar => dL_in[16].IN0
reset_bar => dL_in[15].IN0
reset_bar => dL_in[14].IN0
reset_bar => dL_in[13].IN0
reset_bar => dL_in[12].IN0
reset_bar => dL_in[11].IN0
reset_bar => dL_in[10].IN0
reset_bar => dL_in[9].IN0
reset_bar => dL_in[8].IN0
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit31.i_rst
reset_bar => dflipflop:bit30.i_rst
reset_bar => dflipflop:bit29.i_rst
reset_bar => dflipflop:bit28.i_rst
reset_bar => dflipflop:bit27.i_rst
reset_bar => dflipflop:bit26.i_rst
reset_bar => dflipflop:bit25.i_rst
reset_bar => dflipflop:bit24.i_rst
reset_bar => dflipflop:bit23.i_rst
reset_bar => dflipflop:bit22.i_rst
reset_bar => dflipflop:bit21.i_rst
reset_bar => dflipflop:bit20.i_rst
reset_bar => dflipflop:bit19.i_rst
reset_bar => dflipflop:bit18.i_rst
reset_bar => dflipflop:bit17.i_rst
reset_bar => dflipflop:bit16.i_rst
reset_bar => dflipflop:bit15.i_rst
reset_bar => dflipflop:bit14.i_rst
reset_bar => dflipflop:bit13.i_rst
reset_bar => dflipflop:bit12.i_rst
reset_bar => dflipflop:bit11.i_rst
reset_bar => dflipflop:bit10.i_rst
reset_bar => dflipflop:bit9.i_rst
reset_bar => dflipflop:bit8.i_rst
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[31].IN0
reset_bar => dL_load[30].IN0
reset_bar => dL_load[29].IN0
reset_bar => dL_load[28].IN0
reset_bar => dL_load[27].IN0
reset_bar => dL_load[26].IN0
reset_bar => dL_load[25].IN0
reset_bar => dL_load[24].IN0
reset_bar => dL_load[23].IN0
reset_bar => dL_load[22].IN0
reset_bar => dL_load[21].IN0
reset_bar => dL_load[20].IN0
reset_bar => dL_load[19].IN0
reset_bar => dL_load[18].IN0
reset_bar => dL_load[17].IN0
reset_bar => dL_load[16].IN0
reset_bar => dL_load[15].IN0
reset_bar => dL_load[14].IN0
reset_bar => dL_load[13].IN0
reset_bar => dL_load[12].IN0
reset_bar => dL_load[11].IN0
reset_bar => dL_load[10].IN0
reset_bar => dL_load[9].IN0
reset_bar => dL_load[8].IN0
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[31].IN1
load_bar => dL_load[30].IN1
load_bar => dL_load[29].IN1
load_bar => dL_load[28].IN1
load_bar => dL_load[27].IN1
load_bar => dL_load[26].IN1
load_bar => dL_load[25].IN1
load_bar => dL_load[24].IN1
load_bar => dL_load[23].IN1
load_bar => dL_load[22].IN1
load_bar => dL_load[21].IN1
load_bar => dL_load[20].IN1
load_bar => dL_load[19].IN1
load_bar => dL_load[18].IN1
load_bar => dL_load[17].IN1
load_bar => dL_load[16].IN1
load_bar => dL_load[15].IN1
load_bar => dL_load[14].IN1
load_bar => dL_load[13].IN1
load_bar => dL_load[12].IN1
load_bar => dL_load[11].IN1
load_bar => dL_load[10].IN1
load_bar => dL_load[9].IN1
load_bar => dL_load[8].IN1
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit31.i_clk
clk => dflipflop:bit30.i_clk
clk => dflipflop:bit29.i_clk
clk => dflipflop:bit28.i_clk
clk => dflipflop:bit27.i_clk
clk => dflipflop:bit26.i_clk
clk => dflipflop:bit25.i_clk
clk => dflipflop:bit24.i_clk
clk => dflipflop:bit23.i_clk
clk => dflipflop:bit22.i_clk
clk => dflipflop:bit21.i_clk
clk => dflipflop:bit20.i_clk
clk => dflipflop:bit19.i_clk
clk => dflipflop:bit18.i_clk
clk => dflipflop:bit17.i_clk
clk => dflipflop:bit16.i_clk
clk => dflipflop:bit15.i_clk
clk => dflipflop:bit14.i_clk
clk => dflipflop:bit13.i_clk
clk => dflipflop:bit12.i_clk
clk => dflipflop:bit11.i_clk
clk => dflipflop:bit10.i_clk
clk => dflipflop:bit9.i_clk
clk => dflipflop:bit8.i_clk
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_in[8] => dL_in[8].IN1
data_in[9] => dL_in[9].IN1
data_in[10] => dL_in[10].IN1
data_in[11] => dL_in[11].IN1
data_in[12] => dL_in[12].IN1
data_in[13] => dL_in[13].IN1
data_in[14] => dL_in[14].IN1
data_in[15] => dL_in[15].IN1
data_in[16] => dL_in[16].IN1
data_in[17] => dL_in[17].IN1
data_in[18] => dL_in[18].IN1
data_in[19] => dL_in[19].IN1
data_in[20] => dL_in[20].IN1
data_in[21] => dL_in[21].IN1
data_in[22] => dL_in[22].IN1
data_in[23] => dL_in[23].IN1
data_in[24] => dL_in[24].IN1
data_in[25] => dL_in[25].IN1
data_in[26] => dL_in[26].IN1
data_in[27] => dL_in[27].IN1
data_in[28] => dL_in[28].IN1
data_in[29] => dL_in[29].IN1
data_in[30] => dL_in[30].IN1
data_in[31] => dL_in[31].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l31
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit31
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l30
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit30
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l29
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit29
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l28
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit28
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l27
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit27
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l26
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit26
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l25
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit25
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l24
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit24
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l23
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit23
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l22
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit22
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l21
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit21
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l20
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit20
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l19
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit19
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l18
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit18
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l17
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit17
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l16
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit16
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l15
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit15
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l14
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit14
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l13
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit13
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l12
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit12
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l11
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit11
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l10
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit10
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l9
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit9
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l8
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit8
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr4_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg
reset_bar => dL_in[31].IN0
reset_bar => dL_in[30].IN0
reset_bar => dL_in[29].IN0
reset_bar => dL_in[28].IN0
reset_bar => dL_in[27].IN0
reset_bar => dL_in[26].IN0
reset_bar => dL_in[25].IN0
reset_bar => dL_in[24].IN0
reset_bar => dL_in[23].IN0
reset_bar => dL_in[22].IN0
reset_bar => dL_in[21].IN0
reset_bar => dL_in[20].IN0
reset_bar => dL_in[19].IN0
reset_bar => dL_in[18].IN0
reset_bar => dL_in[17].IN0
reset_bar => dL_in[16].IN0
reset_bar => dL_in[15].IN0
reset_bar => dL_in[14].IN0
reset_bar => dL_in[13].IN0
reset_bar => dL_in[12].IN0
reset_bar => dL_in[11].IN0
reset_bar => dL_in[10].IN0
reset_bar => dL_in[9].IN0
reset_bar => dL_in[8].IN0
reset_bar => dL_in[7].IN0
reset_bar => dL_in[6].IN0
reset_bar => dL_in[5].IN0
reset_bar => dL_in[4].IN0
reset_bar => dL_in[3].IN0
reset_bar => dL_in[2].IN0
reset_bar => dL_in[1].IN0
reset_bar => dL_in[0].IN0
reset_bar => dflipflop:bit31.i_rst
reset_bar => dflipflop:bit30.i_rst
reset_bar => dflipflop:bit29.i_rst
reset_bar => dflipflop:bit28.i_rst
reset_bar => dflipflop:bit27.i_rst
reset_bar => dflipflop:bit26.i_rst
reset_bar => dflipflop:bit25.i_rst
reset_bar => dflipflop:bit24.i_rst
reset_bar => dflipflop:bit23.i_rst
reset_bar => dflipflop:bit22.i_rst
reset_bar => dflipflop:bit21.i_rst
reset_bar => dflipflop:bit20.i_rst
reset_bar => dflipflop:bit19.i_rst
reset_bar => dflipflop:bit18.i_rst
reset_bar => dflipflop:bit17.i_rst
reset_bar => dflipflop:bit16.i_rst
reset_bar => dflipflop:bit15.i_rst
reset_bar => dflipflop:bit14.i_rst
reset_bar => dflipflop:bit13.i_rst
reset_bar => dflipflop:bit12.i_rst
reset_bar => dflipflop:bit11.i_rst
reset_bar => dflipflop:bit10.i_rst
reset_bar => dflipflop:bit9.i_rst
reset_bar => dflipflop:bit8.i_rst
reset_bar => dflipflop:bit7.i_rst
reset_bar => dflipflop:bit6.i_rst
reset_bar => dflipflop:bit5.i_rst
reset_bar => dflipflop:bit4.i_rst
reset_bar => dflipflop:bit3.i_rst
reset_bar => dflipflop:bit2.i_rst
reset_bar => dflipflop:bit1.i_rst
reset_bar => dflipflop:bit0.i_rst
reset_bar => dL_load[31].IN0
reset_bar => dL_load[30].IN0
reset_bar => dL_load[29].IN0
reset_bar => dL_load[28].IN0
reset_bar => dL_load[27].IN0
reset_bar => dL_load[26].IN0
reset_bar => dL_load[25].IN0
reset_bar => dL_load[24].IN0
reset_bar => dL_load[23].IN0
reset_bar => dL_load[22].IN0
reset_bar => dL_load[21].IN0
reset_bar => dL_load[20].IN0
reset_bar => dL_load[19].IN0
reset_bar => dL_load[18].IN0
reset_bar => dL_load[17].IN0
reset_bar => dL_load[16].IN0
reset_bar => dL_load[15].IN0
reset_bar => dL_load[14].IN0
reset_bar => dL_load[13].IN0
reset_bar => dL_load[12].IN0
reset_bar => dL_load[11].IN0
reset_bar => dL_load[10].IN0
reset_bar => dL_load[9].IN0
reset_bar => dL_load[8].IN0
reset_bar => dL_load[7].IN0
reset_bar => dL_load[6].IN0
reset_bar => dL_load[5].IN0
reset_bar => dL_load[4].IN0
reset_bar => dL_load[3].IN0
reset_bar => dL_load[2].IN0
reset_bar => dL_load[1].IN0
reset_bar => dL_load[0].IN0
load_bar => dL_load[31].IN1
load_bar => dL_load[30].IN1
load_bar => dL_load[29].IN1
load_bar => dL_load[28].IN1
load_bar => dL_load[27].IN1
load_bar => dL_load[26].IN1
load_bar => dL_load[25].IN1
load_bar => dL_load[24].IN1
load_bar => dL_load[23].IN1
load_bar => dL_load[22].IN1
load_bar => dL_load[21].IN1
load_bar => dL_load[20].IN1
load_bar => dL_load[19].IN1
load_bar => dL_load[18].IN1
load_bar => dL_load[17].IN1
load_bar => dL_load[16].IN1
load_bar => dL_load[15].IN1
load_bar => dL_load[14].IN1
load_bar => dL_load[13].IN1
load_bar => dL_load[12].IN1
load_bar => dL_load[11].IN1
load_bar => dL_load[10].IN1
load_bar => dL_load[9].IN1
load_bar => dL_load[8].IN1
load_bar => dL_load[7].IN1
load_bar => dL_load[6].IN1
load_bar => dL_load[5].IN1
load_bar => dL_load[4].IN1
load_bar => dL_load[3].IN1
load_bar => dL_load[2].IN1
load_bar => dL_load[1].IN1
load_bar => dL_load[0].IN1
clk => dflipflop:bit31.i_clk
clk => dflipflop:bit30.i_clk
clk => dflipflop:bit29.i_clk
clk => dflipflop:bit28.i_clk
clk => dflipflop:bit27.i_clk
clk => dflipflop:bit26.i_clk
clk => dflipflop:bit25.i_clk
clk => dflipflop:bit24.i_clk
clk => dflipflop:bit23.i_clk
clk => dflipflop:bit22.i_clk
clk => dflipflop:bit21.i_clk
clk => dflipflop:bit20.i_clk
clk => dflipflop:bit19.i_clk
clk => dflipflop:bit18.i_clk
clk => dflipflop:bit17.i_clk
clk => dflipflop:bit16.i_clk
clk => dflipflop:bit15.i_clk
clk => dflipflop:bit14.i_clk
clk => dflipflop:bit13.i_clk
clk => dflipflop:bit12.i_clk
clk => dflipflop:bit11.i_clk
clk => dflipflop:bit10.i_clk
clk => dflipflop:bit9.i_clk
clk => dflipflop:bit8.i_clk
clk => dflipflop:bit7.i_clk
clk => dflipflop:bit6.i_clk
clk => dflipflop:bit5.i_clk
clk => dflipflop:bit4.i_clk
clk => dflipflop:bit3.i_clk
clk => dflipflop:bit2.i_clk
clk => dflipflop:bit1.i_clk
clk => dflipflop:bit0.i_clk
data_in[0] => dL_in[0].IN1
data_in[1] => dL_in[1].IN1
data_in[2] => dL_in[2].IN1
data_in[3] => dL_in[3].IN1
data_in[4] => dL_in[4].IN1
data_in[5] => dL_in[5].IN1
data_in[6] => dL_in[6].IN1
data_in[7] => dL_in[7].IN1
data_in[8] => dL_in[8].IN1
data_in[9] => dL_in[9].IN1
data_in[10] => dL_in[10].IN1
data_in[11] => dL_in[11].IN1
data_in[12] => dL_in[12].IN1
data_in[13] => dL_in[13].IN1
data_in[14] => dL_in[14].IN1
data_in[15] => dL_in[15].IN1
data_in[16] => dL_in[16].IN1
data_in[17] => dL_in[17].IN1
data_in[18] => dL_in[18].IN1
data_in[19] => dL_in[19].IN1
data_in[20] => dL_in[20].IN1
data_in[21] => dL_in[21].IN1
data_in[22] => dL_in[22].IN1
data_in[23] => dL_in[23].IN1
data_in[24] => dL_in[24].IN1
data_in[25] => dL_in[25].IN1
data_in[26] => dL_in[26].IN1
data_in[27] => dL_in[27].IN1
data_in[28] => dL_in[28].IN1
data_in[29] => dL_in[29].IN1
data_in[30] => dL_in[30].IN1
data_in[31] => dL_in[31].IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l31
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit31
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l30
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit30
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l29
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit29
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l28
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit28
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l27
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit27
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l26
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit26
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l25
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit25
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l24
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit24
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l23
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit23
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l22
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit22
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l21
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit21
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l20
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit20
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l19
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit19
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l18
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit18
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l17
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit17
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l16
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit16
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l15
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit15
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l14
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit14
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l13
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit13
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l12
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit12
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l11
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit11
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l10
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit10
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l9
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit9
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l8
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit8
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l7
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit7
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l6
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit6
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l5
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit5
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l4
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit4
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l3
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit3
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l2
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit2
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l1
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit1
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|d_Latch:l0
i_d => int_d.IN0
i_d => int_dBar.IN0
i_enable => int_d.IN1
i_enable => int_dBar.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|reg_32bit:instr5_reg|dflipflop:bit0
i_d => dff_d2b.IN1
i_clk => dff_d1b.IN1
i_clk => dff_d2.IN0
i_set => dff_d1.IN0
i_set => o_q.IN0
i_rst => dff_d1b.IN1
i_rst => dff_d2b.IN1
i_rst => o_qbar.IN1
o_q <> o_q
o_qbar <> o_qbar


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux1
sel[0] => mux_1bit_8x1:bit7.sel[0]
sel[0] => mux_1bit_8x1:bit6.sel[0]
sel[0] => mux_1bit_8x1:bit5.sel[0]
sel[0] => mux_1bit_8x1:bit4.sel[0]
sel[0] => mux_1bit_8x1:bit3.sel[0]
sel[0] => mux_1bit_8x1:bit2.sel[0]
sel[0] => mux_1bit_8x1:bit1.sel[0]
sel[0] => mux_1bit_8x1:bit0.sel[0]
sel[1] => mux_1bit_8x1:bit7.sel[1]
sel[1] => mux_1bit_8x1:bit6.sel[1]
sel[1] => mux_1bit_8x1:bit5.sel[1]
sel[1] => mux_1bit_8x1:bit4.sel[1]
sel[1] => mux_1bit_8x1:bit3.sel[1]
sel[1] => mux_1bit_8x1:bit2.sel[1]
sel[1] => mux_1bit_8x1:bit1.sel[1]
sel[1] => mux_1bit_8x1:bit0.sel[1]
sel[2] => mux_1bit_8x1:bit7.sel[2]
sel[2] => mux_1bit_8x1:bit6.sel[2]
sel[2] => mux_1bit_8x1:bit5.sel[2]
sel[2] => mux_1bit_8x1:bit4.sel[2]
sel[2] => mux_1bit_8x1:bit3.sel[2]
sel[2] => mux_1bit_8x1:bit2.sel[2]
sel[2] => mux_1bit_8x1:bit1.sel[2]
sel[2] => mux_1bit_8x1:bit0.sel[2]
data_in0[0] => mux_1bit_8x1:bit0.data_in[0]
data_in0[1] => mux_1bit_8x1:bit1.data_in[0]
data_in0[2] => mux_1bit_8x1:bit2.data_in[0]
data_in0[3] => mux_1bit_8x1:bit3.data_in[0]
data_in0[4] => mux_1bit_8x1:bit4.data_in[0]
data_in0[5] => mux_1bit_8x1:bit5.data_in[0]
data_in0[6] => mux_1bit_8x1:bit6.data_in[0]
data_in0[7] => mux_1bit_8x1:bit7.data_in[0]
data_in1[0] => mux_1bit_8x1:bit0.data_in[1]
data_in1[1] => mux_1bit_8x1:bit1.data_in[1]
data_in1[2] => mux_1bit_8x1:bit2.data_in[1]
data_in1[3] => mux_1bit_8x1:bit3.data_in[1]
data_in1[4] => mux_1bit_8x1:bit4.data_in[1]
data_in1[5] => mux_1bit_8x1:bit5.data_in[1]
data_in1[6] => mux_1bit_8x1:bit6.data_in[1]
data_in1[7] => mux_1bit_8x1:bit7.data_in[1]
data_in2[0] => mux_1bit_8x1:bit0.data_in[2]
data_in2[1] => mux_1bit_8x1:bit1.data_in[2]
data_in2[2] => mux_1bit_8x1:bit2.data_in[2]
data_in2[3] => mux_1bit_8x1:bit3.data_in[2]
data_in2[4] => mux_1bit_8x1:bit4.data_in[2]
data_in2[5] => mux_1bit_8x1:bit5.data_in[2]
data_in2[6] => mux_1bit_8x1:bit6.data_in[2]
data_in2[7] => mux_1bit_8x1:bit7.data_in[2]
data_in3[0] => mux_1bit_8x1:bit0.data_in[3]
data_in3[1] => mux_1bit_8x1:bit1.data_in[3]
data_in3[2] => mux_1bit_8x1:bit2.data_in[3]
data_in3[3] => mux_1bit_8x1:bit3.data_in[3]
data_in3[4] => mux_1bit_8x1:bit4.data_in[3]
data_in3[5] => mux_1bit_8x1:bit5.data_in[3]
data_in3[6] => mux_1bit_8x1:bit6.data_in[3]
data_in3[7] => mux_1bit_8x1:bit7.data_in[3]
data_in4[0] => mux_1bit_8x1:bit0.data_in[4]
data_in4[1] => mux_1bit_8x1:bit1.data_in[4]
data_in4[2] => mux_1bit_8x1:bit2.data_in[4]
data_in4[3] => mux_1bit_8x1:bit3.data_in[4]
data_in4[4] => mux_1bit_8x1:bit4.data_in[4]
data_in4[5] => mux_1bit_8x1:bit5.data_in[4]
data_in4[6] => mux_1bit_8x1:bit6.data_in[4]
data_in4[7] => mux_1bit_8x1:bit7.data_in[4]
data_in5[0] => mux_1bit_8x1:bit0.data_in[5]
data_in5[1] => mux_1bit_8x1:bit1.data_in[5]
data_in5[2] => mux_1bit_8x1:bit2.data_in[5]
data_in5[3] => mux_1bit_8x1:bit3.data_in[5]
data_in5[4] => mux_1bit_8x1:bit4.data_in[5]
data_in5[5] => mux_1bit_8x1:bit5.data_in[5]
data_in5[6] => mux_1bit_8x1:bit6.data_in[5]
data_in5[7] => mux_1bit_8x1:bit7.data_in[5]
data_in6[0] => mux_1bit_8x1:bit0.data_in[6]
data_in6[1] => mux_1bit_8x1:bit1.data_in[6]
data_in6[2] => mux_1bit_8x1:bit2.data_in[6]
data_in6[3] => mux_1bit_8x1:bit3.data_in[6]
data_in6[4] => mux_1bit_8x1:bit4.data_in[6]
data_in6[5] => mux_1bit_8x1:bit5.data_in[6]
data_in6[6] => mux_1bit_8x1:bit6.data_in[6]
data_in6[7] => mux_1bit_8x1:bit7.data_in[6]
data_in7[0] => mux_1bit_8x1:bit0.data_in[7]
data_in7[1] => mux_1bit_8x1:bit1.data_in[7]
data_in7[2] => mux_1bit_8x1:bit2.data_in[7]
data_in7[3] => mux_1bit_8x1:bit3.data_in[7]
data_in7[4] => mux_1bit_8x1:bit4.data_in[7]
data_in7[5] => mux_1bit_8x1:bit5.data_in[7]
data_in7[6] => mux_1bit_8x1:bit6.data_in[7]
data_in7[7] => mux_1bit_8x1:bit7.data_in[7]
data_out[0] <= mux_1bit_8x1:bit0.data_out
data_out[1] <= mux_1bit_8x1:bit1.data_out
data_out[2] <= mux_1bit_8x1:bit2.data_out
data_out[3] <= mux_1bit_8x1:bit3.data_out
data_out[4] <= mux_1bit_8x1:bit4.data_out
data_out[5] <= mux_1bit_8x1:bit5.data_out
data_out[6] <= mux_1bit_8x1:bit6.data_out
data_out[7] <= mux_1bit_8x1:bit7.data_out


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux1|mux_1bit_8x1:bit7
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux1|mux_1bit_8x1:bit6
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux1|mux_1bit_8x1:bit5
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux1|mux_1bit_8x1:bit4
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux1|mux_1bit_8x1:bit3
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux1|mux_1bit_8x1:bit2
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux1|mux_1bit_8x1:bit1
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux1|mux_1bit_8x1:bit0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux2
sel[0] => mux_1bit_8x1:bit7.sel[0]
sel[0] => mux_1bit_8x1:bit6.sel[0]
sel[0] => mux_1bit_8x1:bit5.sel[0]
sel[0] => mux_1bit_8x1:bit4.sel[0]
sel[0] => mux_1bit_8x1:bit3.sel[0]
sel[0] => mux_1bit_8x1:bit2.sel[0]
sel[0] => mux_1bit_8x1:bit1.sel[0]
sel[0] => mux_1bit_8x1:bit0.sel[0]
sel[1] => mux_1bit_8x1:bit7.sel[1]
sel[1] => mux_1bit_8x1:bit6.sel[1]
sel[1] => mux_1bit_8x1:bit5.sel[1]
sel[1] => mux_1bit_8x1:bit4.sel[1]
sel[1] => mux_1bit_8x1:bit3.sel[1]
sel[1] => mux_1bit_8x1:bit2.sel[1]
sel[1] => mux_1bit_8x1:bit1.sel[1]
sel[1] => mux_1bit_8x1:bit0.sel[1]
sel[2] => mux_1bit_8x1:bit7.sel[2]
sel[2] => mux_1bit_8x1:bit6.sel[2]
sel[2] => mux_1bit_8x1:bit5.sel[2]
sel[2] => mux_1bit_8x1:bit4.sel[2]
sel[2] => mux_1bit_8x1:bit3.sel[2]
sel[2] => mux_1bit_8x1:bit2.sel[2]
sel[2] => mux_1bit_8x1:bit1.sel[2]
sel[2] => mux_1bit_8x1:bit0.sel[2]
data_in0[0] => mux_1bit_8x1:bit0.data_in[0]
data_in0[1] => mux_1bit_8x1:bit1.data_in[0]
data_in0[2] => mux_1bit_8x1:bit2.data_in[0]
data_in0[3] => mux_1bit_8x1:bit3.data_in[0]
data_in0[4] => mux_1bit_8x1:bit4.data_in[0]
data_in0[5] => mux_1bit_8x1:bit5.data_in[0]
data_in0[6] => mux_1bit_8x1:bit6.data_in[0]
data_in0[7] => mux_1bit_8x1:bit7.data_in[0]
data_in1[0] => mux_1bit_8x1:bit0.data_in[1]
data_in1[1] => mux_1bit_8x1:bit1.data_in[1]
data_in1[2] => mux_1bit_8x1:bit2.data_in[1]
data_in1[3] => mux_1bit_8x1:bit3.data_in[1]
data_in1[4] => mux_1bit_8x1:bit4.data_in[1]
data_in1[5] => mux_1bit_8x1:bit5.data_in[1]
data_in1[6] => mux_1bit_8x1:bit6.data_in[1]
data_in1[7] => mux_1bit_8x1:bit7.data_in[1]
data_in2[0] => mux_1bit_8x1:bit0.data_in[2]
data_in2[1] => mux_1bit_8x1:bit1.data_in[2]
data_in2[2] => mux_1bit_8x1:bit2.data_in[2]
data_in2[3] => mux_1bit_8x1:bit3.data_in[2]
data_in2[4] => mux_1bit_8x1:bit4.data_in[2]
data_in2[5] => mux_1bit_8x1:bit5.data_in[2]
data_in2[6] => mux_1bit_8x1:bit6.data_in[2]
data_in2[7] => mux_1bit_8x1:bit7.data_in[2]
data_in3[0] => mux_1bit_8x1:bit0.data_in[3]
data_in3[1] => mux_1bit_8x1:bit1.data_in[3]
data_in3[2] => mux_1bit_8x1:bit2.data_in[3]
data_in3[3] => mux_1bit_8x1:bit3.data_in[3]
data_in3[4] => mux_1bit_8x1:bit4.data_in[3]
data_in3[5] => mux_1bit_8x1:bit5.data_in[3]
data_in3[6] => mux_1bit_8x1:bit6.data_in[3]
data_in3[7] => mux_1bit_8x1:bit7.data_in[3]
data_in4[0] => mux_1bit_8x1:bit0.data_in[4]
data_in4[1] => mux_1bit_8x1:bit1.data_in[4]
data_in4[2] => mux_1bit_8x1:bit2.data_in[4]
data_in4[3] => mux_1bit_8x1:bit3.data_in[4]
data_in4[4] => mux_1bit_8x1:bit4.data_in[4]
data_in4[5] => mux_1bit_8x1:bit5.data_in[4]
data_in4[6] => mux_1bit_8x1:bit6.data_in[4]
data_in4[7] => mux_1bit_8x1:bit7.data_in[4]
data_in5[0] => mux_1bit_8x1:bit0.data_in[5]
data_in5[1] => mux_1bit_8x1:bit1.data_in[5]
data_in5[2] => mux_1bit_8x1:bit2.data_in[5]
data_in5[3] => mux_1bit_8x1:bit3.data_in[5]
data_in5[4] => mux_1bit_8x1:bit4.data_in[5]
data_in5[5] => mux_1bit_8x1:bit5.data_in[5]
data_in5[6] => mux_1bit_8x1:bit6.data_in[5]
data_in5[7] => mux_1bit_8x1:bit7.data_in[5]
data_in6[0] => mux_1bit_8x1:bit0.data_in[6]
data_in6[1] => mux_1bit_8x1:bit1.data_in[6]
data_in6[2] => mux_1bit_8x1:bit2.data_in[6]
data_in6[3] => mux_1bit_8x1:bit3.data_in[6]
data_in6[4] => mux_1bit_8x1:bit4.data_in[6]
data_in6[5] => mux_1bit_8x1:bit5.data_in[6]
data_in6[6] => mux_1bit_8x1:bit6.data_in[6]
data_in6[7] => mux_1bit_8x1:bit7.data_in[6]
data_in7[0] => mux_1bit_8x1:bit0.data_in[7]
data_in7[1] => mux_1bit_8x1:bit1.data_in[7]
data_in7[2] => mux_1bit_8x1:bit2.data_in[7]
data_in7[3] => mux_1bit_8x1:bit3.data_in[7]
data_in7[4] => mux_1bit_8x1:bit4.data_in[7]
data_in7[5] => mux_1bit_8x1:bit5.data_in[7]
data_in7[6] => mux_1bit_8x1:bit6.data_in[7]
data_in7[7] => mux_1bit_8x1:bit7.data_in[7]
data_out[0] <= mux_1bit_8x1:bit0.data_out
data_out[1] <= mux_1bit_8x1:bit1.data_out
data_out[2] <= mux_1bit_8x1:bit2.data_out
data_out[3] <= mux_1bit_8x1:bit3.data_out
data_out[4] <= mux_1bit_8x1:bit4.data_out
data_out[5] <= mux_1bit_8x1:bit5.data_out
data_out[6] <= mux_1bit_8x1:bit6.data_out
data_out[7] <= mux_1bit_8x1:bit7.data_out


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux2|mux_1bit_8x1:bit7
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux2|mux_1bit_8x1:bit6
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux2|mux_1bit_8x1:bit5
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux2|mux_1bit_8x1:bit4
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux2|mux_1bit_8x1:bit3
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux2|mux_1bit_8x1:bit2
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux2|mux_1bit_8x1:bit1
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux2|mux_1bit_8x1:bit0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux3
sel[0] => mux_1bit_8x1:bit7.sel[0]
sel[0] => mux_1bit_8x1:bit6.sel[0]
sel[0] => mux_1bit_8x1:bit5.sel[0]
sel[0] => mux_1bit_8x1:bit4.sel[0]
sel[0] => mux_1bit_8x1:bit3.sel[0]
sel[0] => mux_1bit_8x1:bit2.sel[0]
sel[0] => mux_1bit_8x1:bit1.sel[0]
sel[0] => mux_1bit_8x1:bit0.sel[0]
sel[1] => mux_1bit_8x1:bit7.sel[1]
sel[1] => mux_1bit_8x1:bit6.sel[1]
sel[1] => mux_1bit_8x1:bit5.sel[1]
sel[1] => mux_1bit_8x1:bit4.sel[1]
sel[1] => mux_1bit_8x1:bit3.sel[1]
sel[1] => mux_1bit_8x1:bit2.sel[1]
sel[1] => mux_1bit_8x1:bit1.sel[1]
sel[1] => mux_1bit_8x1:bit0.sel[1]
sel[2] => mux_1bit_8x1:bit7.sel[2]
sel[2] => mux_1bit_8x1:bit6.sel[2]
sel[2] => mux_1bit_8x1:bit5.sel[2]
sel[2] => mux_1bit_8x1:bit4.sel[2]
sel[2] => mux_1bit_8x1:bit3.sel[2]
sel[2] => mux_1bit_8x1:bit2.sel[2]
sel[2] => mux_1bit_8x1:bit1.sel[2]
sel[2] => mux_1bit_8x1:bit0.sel[2]
data_in0[0] => mux_1bit_8x1:bit0.data_in[0]
data_in0[1] => mux_1bit_8x1:bit1.data_in[0]
data_in0[2] => mux_1bit_8x1:bit2.data_in[0]
data_in0[3] => mux_1bit_8x1:bit3.data_in[0]
data_in0[4] => mux_1bit_8x1:bit4.data_in[0]
data_in0[5] => mux_1bit_8x1:bit5.data_in[0]
data_in0[6] => mux_1bit_8x1:bit6.data_in[0]
data_in0[7] => mux_1bit_8x1:bit7.data_in[0]
data_in1[0] => mux_1bit_8x1:bit0.data_in[1]
data_in1[1] => mux_1bit_8x1:bit1.data_in[1]
data_in1[2] => mux_1bit_8x1:bit2.data_in[1]
data_in1[3] => mux_1bit_8x1:bit3.data_in[1]
data_in1[4] => mux_1bit_8x1:bit4.data_in[1]
data_in1[5] => mux_1bit_8x1:bit5.data_in[1]
data_in1[6] => mux_1bit_8x1:bit6.data_in[1]
data_in1[7] => mux_1bit_8x1:bit7.data_in[1]
data_in2[0] => mux_1bit_8x1:bit0.data_in[2]
data_in2[1] => mux_1bit_8x1:bit1.data_in[2]
data_in2[2] => mux_1bit_8x1:bit2.data_in[2]
data_in2[3] => mux_1bit_8x1:bit3.data_in[2]
data_in2[4] => mux_1bit_8x1:bit4.data_in[2]
data_in2[5] => mux_1bit_8x1:bit5.data_in[2]
data_in2[6] => mux_1bit_8x1:bit6.data_in[2]
data_in2[7] => mux_1bit_8x1:bit7.data_in[2]
data_in3[0] => mux_1bit_8x1:bit0.data_in[3]
data_in3[1] => mux_1bit_8x1:bit1.data_in[3]
data_in3[2] => mux_1bit_8x1:bit2.data_in[3]
data_in3[3] => mux_1bit_8x1:bit3.data_in[3]
data_in3[4] => mux_1bit_8x1:bit4.data_in[3]
data_in3[5] => mux_1bit_8x1:bit5.data_in[3]
data_in3[6] => mux_1bit_8x1:bit6.data_in[3]
data_in3[7] => mux_1bit_8x1:bit7.data_in[3]
data_in4[0] => mux_1bit_8x1:bit0.data_in[4]
data_in4[1] => mux_1bit_8x1:bit1.data_in[4]
data_in4[2] => mux_1bit_8x1:bit2.data_in[4]
data_in4[3] => mux_1bit_8x1:bit3.data_in[4]
data_in4[4] => mux_1bit_8x1:bit4.data_in[4]
data_in4[5] => mux_1bit_8x1:bit5.data_in[4]
data_in4[6] => mux_1bit_8x1:bit6.data_in[4]
data_in4[7] => mux_1bit_8x1:bit7.data_in[4]
data_in5[0] => mux_1bit_8x1:bit0.data_in[5]
data_in5[1] => mux_1bit_8x1:bit1.data_in[5]
data_in5[2] => mux_1bit_8x1:bit2.data_in[5]
data_in5[3] => mux_1bit_8x1:bit3.data_in[5]
data_in5[4] => mux_1bit_8x1:bit4.data_in[5]
data_in5[5] => mux_1bit_8x1:bit5.data_in[5]
data_in5[6] => mux_1bit_8x1:bit6.data_in[5]
data_in5[7] => mux_1bit_8x1:bit7.data_in[5]
data_in6[0] => mux_1bit_8x1:bit0.data_in[6]
data_in6[1] => mux_1bit_8x1:bit1.data_in[6]
data_in6[2] => mux_1bit_8x1:bit2.data_in[6]
data_in6[3] => mux_1bit_8x1:bit3.data_in[6]
data_in6[4] => mux_1bit_8x1:bit4.data_in[6]
data_in6[5] => mux_1bit_8x1:bit5.data_in[6]
data_in6[6] => mux_1bit_8x1:bit6.data_in[6]
data_in6[7] => mux_1bit_8x1:bit7.data_in[6]
data_in7[0] => mux_1bit_8x1:bit0.data_in[7]
data_in7[1] => mux_1bit_8x1:bit1.data_in[7]
data_in7[2] => mux_1bit_8x1:bit2.data_in[7]
data_in7[3] => mux_1bit_8x1:bit3.data_in[7]
data_in7[4] => mux_1bit_8x1:bit4.data_in[7]
data_in7[5] => mux_1bit_8x1:bit5.data_in[7]
data_in7[6] => mux_1bit_8x1:bit6.data_in[7]
data_in7[7] => mux_1bit_8x1:bit7.data_in[7]
data_out[0] <= mux_1bit_8x1:bit0.data_out
data_out[1] <= mux_1bit_8x1:bit1.data_out
data_out[2] <= mux_1bit_8x1:bit2.data_out
data_out[3] <= mux_1bit_8x1:bit3.data_out
data_out[4] <= mux_1bit_8x1:bit4.data_out
data_out[5] <= mux_1bit_8x1:bit5.data_out
data_out[6] <= mux_1bit_8x1:bit6.data_out
data_out[7] <= mux_1bit_8x1:bit7.data_out


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux3|mux_1bit_8x1:bit7
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux3|mux_1bit_8x1:bit6
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux3|mux_1bit_8x1:bit5
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux3|mux_1bit_8x1:bit4
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux3|mux_1bit_8x1:bit3
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux3|mux_1bit_8x1:bit2
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux3|mux_1bit_8x1:bit1
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux3|mux_1bit_8x1:bit0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux4
sel[0] => mux_1bit_8x1:bit7.sel[0]
sel[0] => mux_1bit_8x1:bit6.sel[0]
sel[0] => mux_1bit_8x1:bit5.sel[0]
sel[0] => mux_1bit_8x1:bit4.sel[0]
sel[0] => mux_1bit_8x1:bit3.sel[0]
sel[0] => mux_1bit_8x1:bit2.sel[0]
sel[0] => mux_1bit_8x1:bit1.sel[0]
sel[0] => mux_1bit_8x1:bit0.sel[0]
sel[1] => mux_1bit_8x1:bit7.sel[1]
sel[1] => mux_1bit_8x1:bit6.sel[1]
sel[1] => mux_1bit_8x1:bit5.sel[1]
sel[1] => mux_1bit_8x1:bit4.sel[1]
sel[1] => mux_1bit_8x1:bit3.sel[1]
sel[1] => mux_1bit_8x1:bit2.sel[1]
sel[1] => mux_1bit_8x1:bit1.sel[1]
sel[1] => mux_1bit_8x1:bit0.sel[1]
sel[2] => mux_1bit_8x1:bit7.sel[2]
sel[2] => mux_1bit_8x1:bit6.sel[2]
sel[2] => mux_1bit_8x1:bit5.sel[2]
sel[2] => mux_1bit_8x1:bit4.sel[2]
sel[2] => mux_1bit_8x1:bit3.sel[2]
sel[2] => mux_1bit_8x1:bit2.sel[2]
sel[2] => mux_1bit_8x1:bit1.sel[2]
sel[2] => mux_1bit_8x1:bit0.sel[2]
data_in0[0] => mux_1bit_8x1:bit0.data_in[0]
data_in0[1] => mux_1bit_8x1:bit1.data_in[0]
data_in0[2] => mux_1bit_8x1:bit2.data_in[0]
data_in0[3] => mux_1bit_8x1:bit3.data_in[0]
data_in0[4] => mux_1bit_8x1:bit4.data_in[0]
data_in0[5] => mux_1bit_8x1:bit5.data_in[0]
data_in0[6] => mux_1bit_8x1:bit6.data_in[0]
data_in0[7] => mux_1bit_8x1:bit7.data_in[0]
data_in1[0] => mux_1bit_8x1:bit0.data_in[1]
data_in1[1] => mux_1bit_8x1:bit1.data_in[1]
data_in1[2] => mux_1bit_8x1:bit2.data_in[1]
data_in1[3] => mux_1bit_8x1:bit3.data_in[1]
data_in1[4] => mux_1bit_8x1:bit4.data_in[1]
data_in1[5] => mux_1bit_8x1:bit5.data_in[1]
data_in1[6] => mux_1bit_8x1:bit6.data_in[1]
data_in1[7] => mux_1bit_8x1:bit7.data_in[1]
data_in2[0] => mux_1bit_8x1:bit0.data_in[2]
data_in2[1] => mux_1bit_8x1:bit1.data_in[2]
data_in2[2] => mux_1bit_8x1:bit2.data_in[2]
data_in2[3] => mux_1bit_8x1:bit3.data_in[2]
data_in2[4] => mux_1bit_8x1:bit4.data_in[2]
data_in2[5] => mux_1bit_8x1:bit5.data_in[2]
data_in2[6] => mux_1bit_8x1:bit6.data_in[2]
data_in2[7] => mux_1bit_8x1:bit7.data_in[2]
data_in3[0] => mux_1bit_8x1:bit0.data_in[3]
data_in3[1] => mux_1bit_8x1:bit1.data_in[3]
data_in3[2] => mux_1bit_8x1:bit2.data_in[3]
data_in3[3] => mux_1bit_8x1:bit3.data_in[3]
data_in3[4] => mux_1bit_8x1:bit4.data_in[3]
data_in3[5] => mux_1bit_8x1:bit5.data_in[3]
data_in3[6] => mux_1bit_8x1:bit6.data_in[3]
data_in3[7] => mux_1bit_8x1:bit7.data_in[3]
data_in4[0] => mux_1bit_8x1:bit0.data_in[4]
data_in4[1] => mux_1bit_8x1:bit1.data_in[4]
data_in4[2] => mux_1bit_8x1:bit2.data_in[4]
data_in4[3] => mux_1bit_8x1:bit3.data_in[4]
data_in4[4] => mux_1bit_8x1:bit4.data_in[4]
data_in4[5] => mux_1bit_8x1:bit5.data_in[4]
data_in4[6] => mux_1bit_8x1:bit6.data_in[4]
data_in4[7] => mux_1bit_8x1:bit7.data_in[4]
data_in5[0] => mux_1bit_8x1:bit0.data_in[5]
data_in5[1] => mux_1bit_8x1:bit1.data_in[5]
data_in5[2] => mux_1bit_8x1:bit2.data_in[5]
data_in5[3] => mux_1bit_8x1:bit3.data_in[5]
data_in5[4] => mux_1bit_8x1:bit4.data_in[5]
data_in5[5] => mux_1bit_8x1:bit5.data_in[5]
data_in5[6] => mux_1bit_8x1:bit6.data_in[5]
data_in5[7] => mux_1bit_8x1:bit7.data_in[5]
data_in6[0] => mux_1bit_8x1:bit0.data_in[6]
data_in6[1] => mux_1bit_8x1:bit1.data_in[6]
data_in6[2] => mux_1bit_8x1:bit2.data_in[6]
data_in6[3] => mux_1bit_8x1:bit3.data_in[6]
data_in6[4] => mux_1bit_8x1:bit4.data_in[6]
data_in6[5] => mux_1bit_8x1:bit5.data_in[6]
data_in6[6] => mux_1bit_8x1:bit6.data_in[6]
data_in6[7] => mux_1bit_8x1:bit7.data_in[6]
data_in7[0] => mux_1bit_8x1:bit0.data_in[7]
data_in7[1] => mux_1bit_8x1:bit1.data_in[7]
data_in7[2] => mux_1bit_8x1:bit2.data_in[7]
data_in7[3] => mux_1bit_8x1:bit3.data_in[7]
data_in7[4] => mux_1bit_8x1:bit4.data_in[7]
data_in7[5] => mux_1bit_8x1:bit5.data_in[7]
data_in7[6] => mux_1bit_8x1:bit6.data_in[7]
data_in7[7] => mux_1bit_8x1:bit7.data_in[7]
data_out[0] <= mux_1bit_8x1:bit0.data_out
data_out[1] <= mux_1bit_8x1:bit1.data_out
data_out[2] <= mux_1bit_8x1:bit2.data_out
data_out[3] <= mux_1bit_8x1:bit3.data_out
data_out[4] <= mux_1bit_8x1:bit4.data_out
data_out[5] <= mux_1bit_8x1:bit5.data_out
data_out[6] <= mux_1bit_8x1:bit6.data_out
data_out[7] <= mux_1bit_8x1:bit7.data_out


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux4|mux_1bit_8x1:bit7
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux4|mux_1bit_8x1:bit6
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux4|mux_1bit_8x1:bit5
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux4|mux_1bit_8x1:bit4
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux4|mux_1bit_8x1:bit3
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux4|mux_1bit_8x1:bit2
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux4|mux_1bit_8x1:bit1
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|instructionOutRegister:instr_out_reg|mux_8bit_8x1:mux4|mux_1bit_8x1:bit0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_8x1:OutputMUX
sel[0] => mux_1bit_8x1:bit7.sel[0]
sel[0] => mux_1bit_8x1:bit6.sel[0]
sel[0] => mux_1bit_8x1:bit5.sel[0]
sel[0] => mux_1bit_8x1:bit4.sel[0]
sel[0] => mux_1bit_8x1:bit3.sel[0]
sel[0] => mux_1bit_8x1:bit2.sel[0]
sel[0] => mux_1bit_8x1:bit1.sel[0]
sel[0] => mux_1bit_8x1:bit0.sel[0]
sel[1] => mux_1bit_8x1:bit7.sel[1]
sel[1] => mux_1bit_8x1:bit6.sel[1]
sel[1] => mux_1bit_8x1:bit5.sel[1]
sel[1] => mux_1bit_8x1:bit4.sel[1]
sel[1] => mux_1bit_8x1:bit3.sel[1]
sel[1] => mux_1bit_8x1:bit2.sel[1]
sel[1] => mux_1bit_8x1:bit1.sel[1]
sel[1] => mux_1bit_8x1:bit0.sel[1]
sel[2] => mux_1bit_8x1:bit7.sel[2]
sel[2] => mux_1bit_8x1:bit6.sel[2]
sel[2] => mux_1bit_8x1:bit5.sel[2]
sel[2] => mux_1bit_8x1:bit4.sel[2]
sel[2] => mux_1bit_8x1:bit3.sel[2]
sel[2] => mux_1bit_8x1:bit2.sel[2]
sel[2] => mux_1bit_8x1:bit1.sel[2]
sel[2] => mux_1bit_8x1:bit0.sel[2]
data_in0[0] => mux_1bit_8x1:bit0.data_in[0]
data_in0[1] => mux_1bit_8x1:bit1.data_in[0]
data_in0[2] => mux_1bit_8x1:bit2.data_in[0]
data_in0[3] => mux_1bit_8x1:bit3.data_in[0]
data_in0[4] => mux_1bit_8x1:bit4.data_in[0]
data_in0[5] => mux_1bit_8x1:bit5.data_in[0]
data_in0[6] => mux_1bit_8x1:bit6.data_in[0]
data_in0[7] => mux_1bit_8x1:bit7.data_in[0]
data_in1[0] => mux_1bit_8x1:bit0.data_in[1]
data_in1[1] => mux_1bit_8x1:bit1.data_in[1]
data_in1[2] => mux_1bit_8x1:bit2.data_in[1]
data_in1[3] => mux_1bit_8x1:bit3.data_in[1]
data_in1[4] => mux_1bit_8x1:bit4.data_in[1]
data_in1[5] => mux_1bit_8x1:bit5.data_in[1]
data_in1[6] => mux_1bit_8x1:bit6.data_in[1]
data_in1[7] => mux_1bit_8x1:bit7.data_in[1]
data_in2[0] => mux_1bit_8x1:bit0.data_in[2]
data_in2[1] => mux_1bit_8x1:bit1.data_in[2]
data_in2[2] => mux_1bit_8x1:bit2.data_in[2]
data_in2[3] => mux_1bit_8x1:bit3.data_in[2]
data_in2[4] => mux_1bit_8x1:bit4.data_in[2]
data_in2[5] => mux_1bit_8x1:bit5.data_in[2]
data_in2[6] => mux_1bit_8x1:bit6.data_in[2]
data_in2[7] => mux_1bit_8x1:bit7.data_in[2]
data_in3[0] => mux_1bit_8x1:bit0.data_in[3]
data_in3[1] => mux_1bit_8x1:bit1.data_in[3]
data_in3[2] => mux_1bit_8x1:bit2.data_in[3]
data_in3[3] => mux_1bit_8x1:bit3.data_in[3]
data_in3[4] => mux_1bit_8x1:bit4.data_in[3]
data_in3[5] => mux_1bit_8x1:bit5.data_in[3]
data_in3[6] => mux_1bit_8x1:bit6.data_in[3]
data_in3[7] => mux_1bit_8x1:bit7.data_in[3]
data_in4[0] => mux_1bit_8x1:bit0.data_in[4]
data_in4[1] => mux_1bit_8x1:bit1.data_in[4]
data_in4[2] => mux_1bit_8x1:bit2.data_in[4]
data_in4[3] => mux_1bit_8x1:bit3.data_in[4]
data_in4[4] => mux_1bit_8x1:bit4.data_in[4]
data_in4[5] => mux_1bit_8x1:bit5.data_in[4]
data_in4[6] => mux_1bit_8x1:bit6.data_in[4]
data_in4[7] => mux_1bit_8x1:bit7.data_in[4]
data_in5[0] => mux_1bit_8x1:bit0.data_in[5]
data_in5[1] => mux_1bit_8x1:bit1.data_in[5]
data_in5[2] => mux_1bit_8x1:bit2.data_in[5]
data_in5[3] => mux_1bit_8x1:bit3.data_in[5]
data_in5[4] => mux_1bit_8x1:bit4.data_in[5]
data_in5[5] => mux_1bit_8x1:bit5.data_in[5]
data_in5[6] => mux_1bit_8x1:bit6.data_in[5]
data_in5[7] => mux_1bit_8x1:bit7.data_in[5]
data_in6[0] => mux_1bit_8x1:bit0.data_in[6]
data_in6[1] => mux_1bit_8x1:bit1.data_in[6]
data_in6[2] => mux_1bit_8x1:bit2.data_in[6]
data_in6[3] => mux_1bit_8x1:bit3.data_in[6]
data_in6[4] => mux_1bit_8x1:bit4.data_in[6]
data_in6[5] => mux_1bit_8x1:bit5.data_in[6]
data_in6[6] => mux_1bit_8x1:bit6.data_in[6]
data_in6[7] => mux_1bit_8x1:bit7.data_in[6]
data_in7[0] => mux_1bit_8x1:bit0.data_in[7]
data_in7[1] => mux_1bit_8x1:bit1.data_in[7]
data_in7[2] => mux_1bit_8x1:bit2.data_in[7]
data_in7[3] => mux_1bit_8x1:bit3.data_in[7]
data_in7[4] => mux_1bit_8x1:bit4.data_in[7]
data_in7[5] => mux_1bit_8x1:bit5.data_in[7]
data_in7[6] => mux_1bit_8x1:bit6.data_in[7]
data_in7[7] => mux_1bit_8x1:bit7.data_in[7]
data_out[0] <= mux_1bit_8x1:bit0.data_out
data_out[1] <= mux_1bit_8x1:bit1.data_out
data_out[2] <= mux_1bit_8x1:bit2.data_out
data_out[3] <= mux_1bit_8x1:bit3.data_out
data_out[4] <= mux_1bit_8x1:bit4.data_out
data_out[5] <= mux_1bit_8x1:bit5.data_out
data_out[6] <= mux_1bit_8x1:bit6.data_out
data_out[7] <= mux_1bit_8x1:bit7.data_out


|pipelinedProc|mux_8bit_8x1:OutputMUX|mux_1bit_8x1:bit7
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_8x1:OutputMUX|mux_1bit_8x1:bit6
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_8x1:OutputMUX|mux_1bit_8x1:bit5
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_8x1:OutputMUX|mux_1bit_8x1:bit4
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_8x1:OutputMUX|mux_1bit_8x1:bit3
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_8x1:OutputMUX|mux_1bit_8x1:bit2
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_8x1:OutputMUX|mux_1bit_8x1:bit1
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipelinedProc|mux_8bit_8x1:OutputMUX|mux_1bit_8x1:bit0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[0] => i_and_out.IN0
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[1] => i_and_out.IN1
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
sel[2] => i_and_out.IN0
data_in[0] => i_and_out.IN1
data_in[1] => i_and_out.IN1
data_in[2] => i_and_out.IN1
data_in[3] => i_and_out.IN1
data_in[4] => i_and_out.IN1
data_in[5] => i_and_out.IN1
data_in[6] => i_and_out.IN1
data_in[7] => i_and_out.IN1
data_out <= i_data_out.DB_MAX_OUTPUT_PORT_TYPE


