name: pynq2x2 
manufacturer: Xilinx
fpga: xczu28dr-ffvg1517-2-e
family: zynq-ultrascaleplus-rfsoc
config_voltage: 1.8 # not used?
cfgbvs: GND         # not used?
backend_target: vivado
mmbus_architecture: AXI4-Lite
mmbus_base_address: 0xA0000000
# How to address each 32-bit (i.e. 4 indicates byte-addressable)
mmbus_address_alignment: 4
sources: []
constraints: []

rfdc:
  # gen3 devices can internally route their input refclk or the output of the RFPLL
  # as the sample clock for adjacent tiles. See PG269. For such configurations,
  # tile 225 is the preferred tile when available. The zcu216/208 eval boards only
  # have the sample clock connected to tile 255.
  #
  # For gen1 and gen2 devices the `adc_clk_src` is the same as the tile index
  tile224:
    has_adc_clk: True
    adc_clk_src: 0
  tile225:
    has_adc_clk: False
    adc_clk_src: 1
  tile226:
    has_adc_clk: True
    adc_clk_src: 2
  tile227:
    has_adc_clk: False
    adc_clk_src: 3

onehundredgbe:
  # TODO: determine freq cmac should have been determined already
  refclk_freq_str: "156.25"
  # TODO test this out, or is it X0Y1?
  cmac_loc:
    - CMACE4_X0Y0

provides:
  - sys_clk
  - axil_clk # keep this? come from pl_clk? or use clk100?
  - sfp4x25  # TODO: this isn't right
  - sysref_in

# TODO: figure these out, if available
pins:
  clk_100_p:
    iostd: LVDS
    loc: AM15
  clk_100_n:
    iostd: LVDS
    loc: AN15
  clk_125_p:
    iostd: LVDS
    loc: AL17
  clk_125_n:
    iostd: LVDS
    loc: AM17

# NOTE: most of the IO constraints and clocking constraints are taken care of by
# the RFDC IP itself. Vivado has that baked into the output products of teh IP
# core. The only necessary pins below are the fabirc clocking related to
# multi-tile sync Adding additional pins and constraints would not hurt anything
# but provide more transparent less 'hand-wavy'

# RFDC clocking
  # `SYSREF_P/N_228` on bank 228
  # constraints determined by rfdc ip, iostandard and loc not set by user
  sysref_p:
    loc: U5
  sysref_n:
    loc: U4

  # SYSREF_FPGA_N/P on bank 64
  pl_sysref_p:
    iostd: LVDS
    loc: AP18
  pl_sysref_n:
    iostd: LVDS
    loc: AR18

  #`FPGA_REFCLK_IN_N/P` on bank 65
  pl_clk_p:
    iostd: LVDS
    loc: AN11
  pl_clk_n:
    iostd: LVDS
    loc: AP11

# TODO add vin since there are only two

#TODO
  led:
    iostd: LVCMOS18
    loc:
       - AR13
       - AP13
       - AR16
       - AP16
       - AP15
       - AN16
       - AN17
       - AV15

