{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463457515963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463457515964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 11:58:35 2016 " "Processing started: Tue May 17 11:58:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463457515964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463457515964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_rom -c vga_rom " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_rom -c vga_rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463457515965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1463457517404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digital_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_rom-SYN " "Found design unit 1: digital_rom-SYN" {  } { { "digital_rom.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/digital_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463457519469 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_rom " "Found entity 1: digital_rom" {  } { { "digital_rom.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/digital_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463457519469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463457519469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_640480.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_640480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga640480-behavior " "Found design unit 1: vga640480-behavior" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463457519480 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga640480 " "Found entity 1: vga640480" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463457519480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463457519480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_rom-vga_rom " "Found design unit 1: vga_rom-vga_rom" {  } { { "vga_rom.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/vga_rom.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463457519493 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_rom " "Found entity 1: vga_rom" {  } { { "vga_rom.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/vga_rom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463457519493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463457519493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-rtl " "Found design unit 1: Keyboard-rtl" {  } { { "Keyboard.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/Keyboard.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463457519505 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "Keyboard.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/Keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463457519505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463457519505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-behave " "Found design unit 1: seg7-behave" {  } { { "seg7.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/seg7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463457519515 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/seg7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463457519515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463457519515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_rom " "Elaborating entity \"vga_rom\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463457520387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640480 vga640480:u1 " "Elaborating entity \"vga640480\" for hierarchy \"vga640480:u1\"" {  } { { "vga_rom.vhd" "u1" { Text "D:/Code/Digital_Expr/VGA_With_Rom/vga_rom.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520423 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old VGA_640480.vhd(158) " "VHDL Process Statement warning at VGA_640480.vhd(158): signal \"old\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463457520447 "|vga_rom|vga640480:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_rom digital_rom:u2 " "Elaborating entity \"digital_rom\" for hierarchy \"digital_rom:u2\"" {  } { { "vga_rom.vhd" "u2" { Text "D:/Code/Digital_Expr/VGA_With_Rom/vga_rom.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram digital_rom:u2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"digital_rom:u2\|altsyncram:altsyncram_component\"" {  } { { "digital_rom.vhd" "altsyncram_component" { Text "D:/Code/Digital_Expr/VGA_With_Rom/digital_rom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digital_rom:u2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"digital_rom:u2\|altsyncram:altsyncram_component\"" {  } { { "digital_rom.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/digital_rom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463457520852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digital_rom:u2\|altsyncram:altsyncram_component " "Instantiated megafunction \"digital_rom:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./resource/Duck.mif " "Parameter \"init_file\" = \"./resource/Duck.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457520857 ""}  } { { "digital_rom.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/digital_rom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463457520857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sn81 " "Found entity 1: altsyncram_sn81" {  } { { "db/altsyncram_sn81.tdf" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/db/altsyncram_sn81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463457521180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463457521180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sn81 digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_sn81:auto_generated " "Elaborating entity \"altsyncram_sn81\" for hierarchy \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_sn81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/softwares/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457521183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463457521482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463457521482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_sn81:auto_generated\|decode_4oa:deep_decode " "Elaborating entity \"decode_4oa\" for hierarchy \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_sn81:auto_generated\|decode_4oa:deep_decode\"" {  } { { "db/altsyncram_sn81.tdf" "deep_decode" { Text "D:/Code/Digital_Expr/VGA_With_Rom/db/altsyncram_sn81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457521486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/db/mux_kib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463457521808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463457521808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_sn81:auto_generated\|mux_kib:mux2 " "Elaborating entity \"mux_kib\" for hierarchy \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_sn81:auto_generated\|mux_kib:mux2\"" {  } { { "db/altsyncram_sn81.tdf" "mux2" { Text "D:/Code/Digital_Expr/VGA_With_Rom/db/altsyncram_sn81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457521812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:u3 " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:u3\"" {  } { { "vga_rom.vhd" "u3" { Text "D:/Code/Digital_Expr/VGA_With_Rom/vga_rom.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457521835 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[0\] Keyboard.vhd(30) " "Inferred latch for \"scancode\[0\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463457521889 "|vga_rom|Keyboard:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[1\] Keyboard.vhd(30) " "Inferred latch for \"scancode\[1\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463457521890 "|vga_rom|Keyboard:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[2\] Keyboard.vhd(30) " "Inferred latch for \"scancode\[2\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463457521891 "|vga_rom|Keyboard:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[3\] Keyboard.vhd(30) " "Inferred latch for \"scancode\[3\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463457521891 "|vga_rom|Keyboard:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[4\] Keyboard.vhd(30) " "Inferred latch for \"scancode\[4\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463457521891 "|vga_rom|Keyboard:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[5\] Keyboard.vhd(30) " "Inferred latch for \"scancode\[5\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463457521892 "|vga_rom|Keyboard:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[6\] Keyboard.vhd(30) " "Inferred latch for \"scancode\[6\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463457521892 "|vga_rom|Keyboard:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[7\] Keyboard.vhd(30) " "Inferred latch for \"scancode\[7\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463457521892 "|vga_rom|Keyboard:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:u4 " "Elaborating entity \"seg7\" for hierarchy \"seg7:u4\"" {  } { { "vga_rom.vhd" "u4" { Text "D:/Code/Digital_Expr/VGA_With_Rom/vga_rom.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463457521898 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1463457524118 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1463457524119 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1463457525436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463457525436 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463457525780 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463457525780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463457525780 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1463457525780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463457525780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463457525871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 11:58:45 2016 " "Processing ended: Tue May 17 11:58:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463457525871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463457525871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463457525871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463457525871 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463457528841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463457528843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 11:58:47 2016 " "Processing started: Tue May 17 11:58:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463457528843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1463457528843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_rom -c vga_rom " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_rom -c vga_rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1463457528844 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1463457529568 ""}
{ "Info" "0" "" "Project  = vga_rom" {  } {  } 0 0 "Project  = vga_rom" 0 0 "Fitter" 0 0 1463457529572 ""}
{ "Info" "0" "" "Revision = vga_rom" {  } {  } 0 0 "Revision = vga_rom" 0 0 "Fitter" 0 0 1463457529573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1463457529960 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_rom EP2C20Q240C8 " "Selected device EP2C20Q240C8 for design \"vga_rom\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1463457530021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463457530132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463457530132 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1463457530473 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1463457532190 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1463457532215 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1463457532962 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_rom.sdc " "Synopsys Design Constraints File file not found: 'vga_rom.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1463457532970 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1463457532976 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1463457533013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_0 (placed in PIN 210 (CLK9, LVDSCLK4p, Input)) " "Automatically promoted node clk_0 (placed in PIN 210 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463457533087 ""}  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { clk_0 } } } { "c:/softwares/quartus_ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/softwares/quartus_ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_0" } } } } { "vga_rom.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/vga_rom.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463457533087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga640480:u1\|clk  " "Automatically promoted node vga640480:u1\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463457533089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|clk~0 " "Destination node vga640480:u1\|clk~0" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 43 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457533089 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463457533089 ""}  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 43 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463457533089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Keyboard:u3\|fok  " "Automatically promoted node Keyboard:u3\|fok " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463457533090 ""}  } { { "Keyboard.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/Keyboard.vhd" 17 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Keyboard:u3|fok } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463457533090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 153 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node reset (placed in PIN 153 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463457533091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[7\] " "Destination node vga640480:u1\|modify\[7\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457533091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[8\] " "Destination node vga640480:u1\|modify\[8\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457533091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[9\] " "Destination node vga640480:u1\|modify\[9\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457533091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[6\] " "Destination node vga640480:u1\|modify\[6\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457533091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[5\] " "Destination node vga640480:u1\|modify\[5\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457533091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[0\] " "Destination node vga640480:u1\|modify\[0\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457533091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[1\] " "Destination node vga640480:u1\|modify\[1\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457533091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[2\] " "Destination node vga640480:u1\|modify\[2\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457533091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[3\] " "Destination node vga640480:u1\|modify\[3\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457533091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|modify\[4\] " "Destination node vga640480:u1\|modify\[4\]" {  } { { "VGA_640480.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/VGA_640480.vhd" 122 -1 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|modify[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463457533091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1463457533091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463457533091 ""}  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/softwares/quartus_ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/softwares/quartus_ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "vga_rom.vhd" "" { Text "D:/Code/Digital_Expr/VGA_With_Rom/vga_rom.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463457533091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1463457533522 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463457533525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463457533526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463457533530 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463457533534 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1463457533538 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1463457533538 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1463457533540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1463457533635 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1463457533638 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1463457533638 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463457533687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1463457535743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463457536118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1463457536146 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1463457538513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463457538514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1463457538728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "D:/Code/Digital_Expr/VGA_With_Rom/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1463457540880 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1463457540880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463457542376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1463457542383 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1463457542383 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.70 " "Total time spent on timing analysis during the Fitter is 1.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1463457542431 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463457542440 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opt\[0\] 0 " "Pin \"opt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opt\[1\] 0 " "Pin \"opt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opt\[2\] 0 " "Pin \"opt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opt\[3\] 0 " "Pin \"opt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opt\[4\] 0 " "Pin \"opt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opt\[5\] 0 " "Pin \"opt\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opt\[6\] 0 " "Pin \"opt\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hs 0 " "Pin \"hs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vs 0 " "Pin \"vs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[0\] 0 " "Pin \"r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[1\] 0 " "Pin \"r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[2\] 0 " "Pin \"r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[0\] 0 " "Pin \"g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[1\] 0 " "Pin \"g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[2\] 0 " "Pin \"g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[0\] 0 " "Pin \"b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[1\] 0 " "Pin \"b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[2\] 0 " "Pin \"b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463457542463 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1463457542463 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463457542824 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463457542931 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463457543297 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463457544056 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1463457544090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/Digital_Expr/VGA_With_Rom/vga_rom.fit.smsg " "Generated suppressed messages file D:/Code/Digital_Expr/VGA_With_Rom/vga_rom.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1463457544840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1163 " "Peak virtual memory: 1163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463457545729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 11:59:05 2016 " "Processing ended: Tue May 17 11:59:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463457545729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463457545729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463457545729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1463457545729 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1463457547753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463457547754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 11:59:07 2016 " "Processing started: Tue May 17 11:59:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463457547754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1463457547754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_rom -c vga_rom " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_rom -c vga_rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1463457547754 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1463457551496 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1463457551630 ""}
{ "Info" "OPGMIO_DISCONTINUED_DEVICE" "EPC4 " "Configuration device EPC4 has been discontinued." {  } {  } 0 210125 "Configuration device %1!s! has been discontinued." 0 0 "Assembler" 0 -1 0 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463457553220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 11:59:13 2016 " "Processing ended: Tue May 17 11:59:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463457553220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463457553220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463457553220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1463457553220 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1463457554674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1463457556993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463457556998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 11:59:15 2016 " "Processing started: Tue May 17 11:59:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463457556998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463457556998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_rom -c vga_rom " "Command: quartus_sta vga_rom -c vga_rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463457557000 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1463457557707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1463457558431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463457558556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463457558556 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1463457558858 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_rom.sdc " "Synopsys Design Constraints File file not found: 'vga_rom.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1463457558908 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1463457558909 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga640480:u1\|clk vga640480:u1\|clk " "create_clock -period 1.000 -name vga640480:u1\|clk vga640480:u1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463457558920 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga640480:u1\|clk1 vga640480:u1\|clk1 " "create_clock -period 1.000 -name vga640480:u1\|clk1 vga640480:u1\|clk1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463457558920 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_0 clk_0 " "create_clock -period 1.000 -name clk_0 clk_0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463457558920 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Keyboard:u3\|fok Keyboard:u3\|fok " "create_clock -period 1.000 -name Keyboard:u3\|fok Keyboard:u3\|fok" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463457558920 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463457558920 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1463457558938 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1463457558986 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1463457559039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.422 " "Worst-case setup slack is -6.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.422     -1783.778 vga640480:u1\|clk  " "   -6.422     -1783.778 vga640480:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.107       -33.063 clk_0  " "   -2.107       -33.063 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121        -8.082 Keyboard:u3\|fok  " "   -1.121        -8.082 Keyboard:u3\|fok " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.091         0.000 vga640480:u1\|clk1  " "    1.091         0.000 vga640480:u1\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463457559048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.964 " "Worst-case hold slack is -2.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.964        -2.964 clk_0  " "   -2.964        -2.964 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.857        -0.857 vga640480:u1\|clk1  " "   -0.857        -0.857 vga640480:u1\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471         0.000 Keyboard:u3\|fok  " "    0.471         0.000 Keyboard:u3\|fok " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 vga640480:u1\|clk  " "    0.499         0.000 vga640480:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463457559065 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463457559074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463457559084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.277 " "Worst-case minimum pulse width slack is -2.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277     -1861.520 vga640480:u1\|clk  " "   -2.277     -1861.520 vga640480:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -40.525 clk_0  " "   -1.941       -40.525 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 vga640480:u1\|clk1  " "   -0.742        -1.484 vga640480:u1\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Keyboard:u3\|fok  " "    0.500         0.000 Keyboard:u3\|fok " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463457559092 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1463457559541 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1463457559551 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1463457559654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.125 " "Worst-case setup slack is -2.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125      -334.140 vga640480:u1\|clk  " "   -2.125      -334.140 vga640480:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281        -1.920 Keyboard:u3\|fok  " "   -0.281        -1.920 Keyboard:u3\|fok " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036         0.000 clk_0  " "    0.036         0.000 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773         0.000 vga640480:u1\|clk1  " "    0.773         0.000 vga640480:u1\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463457559665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.780 " "Worst-case hold slack is -1.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.780        -1.780 clk_0  " "   -1.780        -1.780 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393        -0.393 vga640480:u1\|clk1  " "   -0.393        -0.393 vga640480:u1\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 vga640480:u1\|clk  " "    0.215         0.000 vga640480:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.798         0.000 Keyboard:u3\|fok  " "    0.798         0.000 Keyboard:u3\|fok " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463457559681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463457559692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463457559704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423     -1168.864 vga640480:u1\|clk  " "   -1.423     -1168.864 vga640480:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -27.380 clk_0  " "   -1.380       -27.380 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 vga640480:u1\|clk1  " "   -0.500        -1.000 vga640480:u1\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Keyboard:u3\|fok  " "    0.500         0.000 Keyboard:u3\|fok " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463457559715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463457559715 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1463457560073 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463457560154 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463457560155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463457560411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 11:59:20 2016 " "Processing ended: Tue May 17 11:59:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463457560411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463457560411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463457560411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463457560411 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463457561290 ""}
