--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

I:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml filter.twx filter.ncd -o filter.twr filter.pcf -ucf
XDC2.ucf

Design file:              filter.ncd
Physical constraint file: filter.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8538 paths analyzed, 2548 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.183ns.
--------------------------------------------------------------------------------

Paths for end point Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1 (DSP48_X0Y15.C22), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_delay_pipeline[12][13]_PWR_1_o_MuLt_11_OUT (DSP)
  Destination:          Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      8.129ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.786 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_delay_pipeline[12][13]_PWR_1_o_MuLt_11_OUT to Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y1.P22       Tdspcko_P_PREG        1.332   Maddsub_delay_pipeline[12][13]_PWR_1_o_MuLt_11_OUT
                                                       Maddsub_delay_pipeline[12][13]_PWR_1_o_MuLt_11_OUT
    DSP48_X0Y15.C22      net (fanout=1)        4.447   Adder_Tree_6<22>
    DSP48_X0Y15.CLK      Tdspdck_C_CARRYOUTREG  2.350   Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1
                                                       Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.129ns (3.682ns logic, 4.447ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1 (DSP48_X0Y15.C10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_delay_pipeline[12][13]_PWR_1_o_MuLt_11_OUT (DSP)
  Destination:          Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      8.105ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.786 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_delay_pipeline[12][13]_PWR_1_o_MuLt_11_OUT to Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y1.P10       Tdspcko_P_PREG        1.332   Maddsub_delay_pipeline[12][13]_PWR_1_o_MuLt_11_OUT
                                                       Maddsub_delay_pipeline[12][13]_PWR_1_o_MuLt_11_OUT
    DSP48_X0Y15.C10      net (fanout=1)        4.423   Adder_Tree_6<10>
    DSP48_X0Y15.CLK      Tdspdck_C_CARRYOUTREG  2.350   Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1
                                                       Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.105ns (3.682ns logic, 4.423ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1 (DSP48_X0Y15.C9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_delay_pipeline[12][13]_PWR_1_o_MuLt_11_OUT (DSP)
  Destination:          Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.922ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.786 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_delay_pipeline[12][13]_PWR_1_o_MuLt_11_OUT to Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y1.P9        Tdspcko_P_PREG        1.332   Maddsub_delay_pipeline[12][13]_PWR_1_o_MuLt_11_OUT
                                                       Maddsub_delay_pipeline[12][13]_PWR_1_o_MuLt_11_OUT
    DSP48_X0Y15.C9       net (fanout=1)        4.240   Adder_Tree_6<9>
    DSP48_X0Y15.CLK      Tdspdck_C_CARRYOUTREG  2.350   Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1
                                                       Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.922ns (3.682ns logic, 4.240ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point delay_pipeline_20_68 (SLICE_X2Y28.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_pipeline_20_82 (FF)
  Destination:          delay_pipeline_20_68 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_pipeline_20_82 to delay_pipeline_20_68
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.CQ       Tcko                  0.200   delay_pipeline_20<83>
                                                       delay_pipeline_20_82
    SLICE_X2Y28.A4       net (fanout=3)        0.107   delay_pipeline_20<82>
    SLICE_X2Y28.CLK      Tah         (-Th)    -0.121   delay_pipeline_20<83>
                                                       delay_pipeline_20<82>_rt
                                                       delay_pipeline_20_68
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.321ns logic, 0.107ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Paths for end point delay_pipeline_20_59 (SLICE_X2Y24.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_pipeline_20_73 (FF)
  Destination:          delay_pipeline_20_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_pipeline_20_73 to delay_pipeline_20_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y24.BQ       Tcko                  0.200   delay_pipeline_20<75>
                                                       delay_pipeline_20_73
    SLICE_X2Y24.D4       net (fanout=5)        0.114   delay_pipeline_20<73>
    SLICE_X2Y24.CLK      Tah         (-Th)    -0.121   delay_pipeline_20<75>
                                                       delay_pipeline_20<73>_rt
                                                       delay_pipeline_20_59
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.321ns logic, 0.114ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Paths for end point delay_pipeline_20_99 (SLICE_X6Y14.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_pipeline_20_113 (FF)
  Destination:          delay_pipeline_20_99 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_pipeline_20_113 to delay_pipeline_20_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.BQ       Tcko                  0.200   delay_pipeline_20<115>
                                                       delay_pipeline_20_113
    SLICE_X6Y14.D4       net (fanout=2)        0.114   delay_pipeline_20<113>
    SLICE_X6Y14.CLK      Tah         (-Th)    -0.121   delay_pipeline_20<115>
                                                       delay_pipeline_20<113>_rt
                                                       delay_pipeline_20_99
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.321ns logic, 0.114ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.041ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: Madd_Adder_Tree_0[23]_Adder_Tree_1[23]_add_29_OUT1/CLK
  Logical resource: Madd_Adder_Tree_0[23]_Adder_Tree_1[23]_add_29_OUT1/CLK
  Location pin: DSP48_X0Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.041ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: Madd_Adder_Tree_4[23]_Adder_Tree_5[23]_add_31_OUT1/CLK
  Logical resource: Madd_Adder_Tree_4[23]_Adder_Tree_5[23]_add_31_OUT1/CLK
  Location pin: DSP48_X0Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.041ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1/CLK
  Logical resource: Madd_Adder_Tree_6[23]_Adder_Tree_7[23]_add_32_OUT1/CLK
  Location pin: DSP48_X0Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.183|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8538 paths, 0 nets, and 1988 connections

Design statistics:
   Minimum period:   8.183ns{1}   (Maximum frequency: 122.205MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 23 14:59:20 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



