/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Col1 */
#define Col1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Col1__0__MASK 0x01u
#define Col1__0__PC CYREG_PRT3_PC0
#define Col1__0__PORT 3u
#define Col1__0__SHIFT 0u
#define Col1__AG CYREG_PRT3_AG
#define Col1__AMUX CYREG_PRT3_AMUX
#define Col1__BIE CYREG_PRT3_BIE
#define Col1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Col1__BYP CYREG_PRT3_BYP
#define Col1__CTL CYREG_PRT3_CTL
#define Col1__DM0 CYREG_PRT3_DM0
#define Col1__DM1 CYREG_PRT3_DM1
#define Col1__DM2 CYREG_PRT3_DM2
#define Col1__DR CYREG_PRT3_DR
#define Col1__INP_DIS CYREG_PRT3_INP_DIS
#define Col1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Col1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Col1__LCD_EN CYREG_PRT3_LCD_EN
#define Col1__MASK 0x01u
#define Col1__PORT 3u
#define Col1__PRT CYREG_PRT3_PRT
#define Col1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Col1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Col1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Col1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Col1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Col1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Col1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Col1__PS CYREG_PRT3_PS
#define Col1__SHIFT 0u
#define Col1__SLW CYREG_PRT3_SLW

/* Col2 */
#define Col2__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Col2__0__MASK 0x02u
#define Col2__0__PC CYREG_PRT3_PC1
#define Col2__0__PORT 3u
#define Col2__0__SHIFT 1u
#define Col2__AG CYREG_PRT3_AG
#define Col2__AMUX CYREG_PRT3_AMUX
#define Col2__BIE CYREG_PRT3_BIE
#define Col2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Col2__BYP CYREG_PRT3_BYP
#define Col2__CTL CYREG_PRT3_CTL
#define Col2__DM0 CYREG_PRT3_DM0
#define Col2__DM1 CYREG_PRT3_DM1
#define Col2__DM2 CYREG_PRT3_DM2
#define Col2__DR CYREG_PRT3_DR
#define Col2__INP_DIS CYREG_PRT3_INP_DIS
#define Col2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Col2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Col2__LCD_EN CYREG_PRT3_LCD_EN
#define Col2__MASK 0x02u
#define Col2__PORT 3u
#define Col2__PRT CYREG_PRT3_PRT
#define Col2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Col2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Col2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Col2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Col2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Col2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Col2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Col2__PS CYREG_PRT3_PS
#define Col2__SHIFT 1u
#define Col2__SLW CYREG_PRT3_SLW

/* Col3 */
#define Col3__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Col3__0__MASK 0x04u
#define Col3__0__PC CYREG_PRT3_PC2
#define Col3__0__PORT 3u
#define Col3__0__SHIFT 2u
#define Col3__AG CYREG_PRT3_AG
#define Col3__AMUX CYREG_PRT3_AMUX
#define Col3__BIE CYREG_PRT3_BIE
#define Col3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Col3__BYP CYREG_PRT3_BYP
#define Col3__CTL CYREG_PRT3_CTL
#define Col3__DM0 CYREG_PRT3_DM0
#define Col3__DM1 CYREG_PRT3_DM1
#define Col3__DM2 CYREG_PRT3_DM2
#define Col3__DR CYREG_PRT3_DR
#define Col3__INP_DIS CYREG_PRT3_INP_DIS
#define Col3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Col3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Col3__LCD_EN CYREG_PRT3_LCD_EN
#define Col3__MASK 0x04u
#define Col3__PORT 3u
#define Col3__PRT CYREG_PRT3_PRT
#define Col3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Col3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Col3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Col3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Col3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Col3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Col3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Col3__PS CYREG_PRT3_PS
#define Col3__SHIFT 2u
#define Col3__SLW CYREG_PRT3_SLW

/* Col4 */
#define Col4__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Col4__0__MASK 0x08u
#define Col4__0__PC CYREG_PRT3_PC3
#define Col4__0__PORT 3u
#define Col4__0__SHIFT 3u
#define Col4__AG CYREG_PRT3_AG
#define Col4__AMUX CYREG_PRT3_AMUX
#define Col4__BIE CYREG_PRT3_BIE
#define Col4__BIT_MASK CYREG_PRT3_BIT_MASK
#define Col4__BYP CYREG_PRT3_BYP
#define Col4__CTL CYREG_PRT3_CTL
#define Col4__DM0 CYREG_PRT3_DM0
#define Col4__DM1 CYREG_PRT3_DM1
#define Col4__DM2 CYREG_PRT3_DM2
#define Col4__DR CYREG_PRT3_DR
#define Col4__INP_DIS CYREG_PRT3_INP_DIS
#define Col4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Col4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Col4__LCD_EN CYREG_PRT3_LCD_EN
#define Col4__MASK 0x08u
#define Col4__PORT 3u
#define Col4__PRT CYREG_PRT3_PRT
#define Col4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Col4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Col4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Col4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Col4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Col4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Col4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Col4__PS CYREG_PRT3_PS
#define Col4__SHIFT 3u
#define Col4__SLW CYREG_PRT3_SLW

/* Col5 */
#define Col5__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Col5__0__MASK 0x10u
#define Col5__0__PC CYREG_PRT3_PC4
#define Col5__0__PORT 3u
#define Col5__0__SHIFT 4u
#define Col5__AG CYREG_PRT3_AG
#define Col5__AMUX CYREG_PRT3_AMUX
#define Col5__BIE CYREG_PRT3_BIE
#define Col5__BIT_MASK CYREG_PRT3_BIT_MASK
#define Col5__BYP CYREG_PRT3_BYP
#define Col5__CTL CYREG_PRT3_CTL
#define Col5__DM0 CYREG_PRT3_DM0
#define Col5__DM1 CYREG_PRT3_DM1
#define Col5__DM2 CYREG_PRT3_DM2
#define Col5__DR CYREG_PRT3_DR
#define Col5__INP_DIS CYREG_PRT3_INP_DIS
#define Col5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Col5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Col5__LCD_EN CYREG_PRT3_LCD_EN
#define Col5__MASK 0x10u
#define Col5__PORT 3u
#define Col5__PRT CYREG_PRT3_PRT
#define Col5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Col5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Col5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Col5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Col5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Col5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Col5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Col5__PS CYREG_PRT3_PS
#define Col5__SHIFT 4u
#define Col5__SLW CYREG_PRT3_SLW

/* Row1 */
#define Row1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Row1__0__MASK 0x01u
#define Row1__0__PC CYREG_PRT0_PC0
#define Row1__0__PORT 0u
#define Row1__0__SHIFT 0u
#define Row1__AG CYREG_PRT0_AG
#define Row1__AMUX CYREG_PRT0_AMUX
#define Row1__BIE CYREG_PRT0_BIE
#define Row1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Row1__BYP CYREG_PRT0_BYP
#define Row1__CTL CYREG_PRT0_CTL
#define Row1__DM0 CYREG_PRT0_DM0
#define Row1__DM1 CYREG_PRT0_DM1
#define Row1__DM2 CYREG_PRT0_DM2
#define Row1__DR CYREG_PRT0_DR
#define Row1__INP_DIS CYREG_PRT0_INP_DIS
#define Row1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Row1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Row1__LCD_EN CYREG_PRT0_LCD_EN
#define Row1__MASK 0x01u
#define Row1__PORT 0u
#define Row1__PRT CYREG_PRT0_PRT
#define Row1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Row1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Row1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Row1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Row1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Row1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Row1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Row1__PS CYREG_PRT0_PS
#define Row1__SHIFT 0u
#define Row1__SLW CYREG_PRT0_SLW

/* Row2 */
#define Row2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Row2__0__MASK 0x02u
#define Row2__0__PC CYREG_PRT0_PC1
#define Row2__0__PORT 0u
#define Row2__0__SHIFT 1u
#define Row2__AG CYREG_PRT0_AG
#define Row2__AMUX CYREG_PRT0_AMUX
#define Row2__BIE CYREG_PRT0_BIE
#define Row2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Row2__BYP CYREG_PRT0_BYP
#define Row2__CTL CYREG_PRT0_CTL
#define Row2__DM0 CYREG_PRT0_DM0
#define Row2__DM1 CYREG_PRT0_DM1
#define Row2__DM2 CYREG_PRT0_DM2
#define Row2__DR CYREG_PRT0_DR
#define Row2__INP_DIS CYREG_PRT0_INP_DIS
#define Row2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Row2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Row2__LCD_EN CYREG_PRT0_LCD_EN
#define Row2__MASK 0x02u
#define Row2__PORT 0u
#define Row2__PRT CYREG_PRT0_PRT
#define Row2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Row2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Row2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Row2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Row2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Row2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Row2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Row2__PS CYREG_PRT0_PS
#define Row2__SHIFT 1u
#define Row2__SLW CYREG_PRT0_SLW

/* Row3 */
#define Row3__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Row3__0__MASK 0x04u
#define Row3__0__PC CYREG_PRT0_PC2
#define Row3__0__PORT 0u
#define Row3__0__SHIFT 2u
#define Row3__AG CYREG_PRT0_AG
#define Row3__AMUX CYREG_PRT0_AMUX
#define Row3__BIE CYREG_PRT0_BIE
#define Row3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Row3__BYP CYREG_PRT0_BYP
#define Row3__CTL CYREG_PRT0_CTL
#define Row3__DM0 CYREG_PRT0_DM0
#define Row3__DM1 CYREG_PRT0_DM1
#define Row3__DM2 CYREG_PRT0_DM2
#define Row3__DR CYREG_PRT0_DR
#define Row3__INP_DIS CYREG_PRT0_INP_DIS
#define Row3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Row3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Row3__LCD_EN CYREG_PRT0_LCD_EN
#define Row3__MASK 0x04u
#define Row3__PORT 0u
#define Row3__PRT CYREG_PRT0_PRT
#define Row3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Row3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Row3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Row3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Row3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Row3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Row3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Row3__PS CYREG_PRT0_PS
#define Row3__SHIFT 2u
#define Row3__SLW CYREG_PRT0_SLW

/* Row4 */
#define Row4__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Row4__0__MASK 0x08u
#define Row4__0__PC CYREG_PRT0_PC3
#define Row4__0__PORT 0u
#define Row4__0__SHIFT 3u
#define Row4__AG CYREG_PRT0_AG
#define Row4__AMUX CYREG_PRT0_AMUX
#define Row4__BIE CYREG_PRT0_BIE
#define Row4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Row4__BYP CYREG_PRT0_BYP
#define Row4__CTL CYREG_PRT0_CTL
#define Row4__DM0 CYREG_PRT0_DM0
#define Row4__DM1 CYREG_PRT0_DM1
#define Row4__DM2 CYREG_PRT0_DM2
#define Row4__DR CYREG_PRT0_DR
#define Row4__INP_DIS CYREG_PRT0_INP_DIS
#define Row4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Row4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Row4__LCD_EN CYREG_PRT0_LCD_EN
#define Row4__MASK 0x08u
#define Row4__PORT 0u
#define Row4__PRT CYREG_PRT0_PRT
#define Row4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Row4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Row4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Row4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Row4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Row4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Row4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Row4__PS CYREG_PRT0_PS
#define Row4__SHIFT 3u
#define Row4__SLW CYREG_PRT0_SLW

/* Row5 */
#define Row5__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Row5__0__MASK 0x10u
#define Row5__0__PC CYREG_PRT0_PC4
#define Row5__0__PORT 0u
#define Row5__0__SHIFT 4u
#define Row5__AG CYREG_PRT0_AG
#define Row5__AMUX CYREG_PRT0_AMUX
#define Row5__BIE CYREG_PRT0_BIE
#define Row5__BIT_MASK CYREG_PRT0_BIT_MASK
#define Row5__BYP CYREG_PRT0_BYP
#define Row5__CTL CYREG_PRT0_CTL
#define Row5__DM0 CYREG_PRT0_DM0
#define Row5__DM1 CYREG_PRT0_DM1
#define Row5__DM2 CYREG_PRT0_DM2
#define Row5__DR CYREG_PRT0_DR
#define Row5__INP_DIS CYREG_PRT0_INP_DIS
#define Row5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Row5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Row5__LCD_EN CYREG_PRT0_LCD_EN
#define Row5__MASK 0x10u
#define Row5__PORT 0u
#define Row5__PRT CYREG_PRT0_PRT
#define Row5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Row5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Row5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Row5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Row5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Row5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Row5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Row5__PS CYREG_PRT0_PS
#define Row5__SHIFT 4u
#define Row5__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
