{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721772756330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721772756343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 19:12:36 2024 " "Processing started: Tue Jul 23 19:12:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721772756343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772756343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772756343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721772757215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721772757216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file irrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 Irrigacao " "Found entity 1: Irrigacao" {  } { { "Irrigacao.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/Irrigacao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721772767464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_tiporega.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_tiporega.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_tiporega " "Found entity 1: mef_tiporega" {  } { { "mef_tiporega.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/mef_tiporega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721772767488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767488 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"and\";  expecting \";\" main.v(44) " "Verilog HDL syntax error at main.v(44) near text: \"and\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "main.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/main.v" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1721772767495 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "main main.v(5) " "Ignored design unit \"main\" at main.v(5) due to previous errors" {  } { { "main.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/main.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1721772767496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 0 0 " "Found 0 design units, including 0 entities, in source file main.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod4.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_mod4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_mod4 " "Found entity 1: cont_mod4" {  } { { "cont_mod4.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/cont_mod4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721772767517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopjk.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopjk.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopJK " "Found entity 1: flipflopJK" {  } { { "flipflopJK.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/flipflopJK.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721772767526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod16.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_mod16.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_mod16 " "Found entity 1: cont_mod16" {  } { { "cont_mod16.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/cont_mod16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721772767534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "DivisorClock.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/DivisorClock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721772767550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/fft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721772767564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721772767580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_imagem.v 1 1 " "Found 1 design units, including 1 entities, in source file seletor_imagem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor_Imagem " "Found entity 1: Seletor_Imagem" {  } { { "Seletor_Imagem.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/Seletor_Imagem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721772767588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_adub_limp.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_adub_limp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_adub_limp " "Found entity 1: mef_adub_limp" {  } { { "mef_adub_limp.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/mef_adub_limp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721772767595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_cxa.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_cxa.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cxa " "Found entity 1: decode_cxa" {  } { { "decode_cxa.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/decode_cxa.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721772767602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_simb.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_simb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_simb " "Found entity 1: decode_simb" {  } { { "decode_simb.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/decode_simb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721772767621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1x4_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1x4_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1x4_normal " "Found entity 1: mux_1x4_normal" {  } { { "mux_1x4_normal.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/mux_1x4_normal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721772767636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod2.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_mod2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_mod2 " "Found entity 1: cont_mod2" {  } { { "cont_mod2.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/cont_mod2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721772767651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_rst " "Found entity 1: fft_rst" {  } { { "fft_rst.v" "" { Text "C:/Users/User/Desktop/RegaAutomaticav3/fft_rst.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721772767665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767665 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721772767737 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 23 19:12:47 2024 " "Processing ended: Tue Jul 23 19:12:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721772767737 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721772767737 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721772767737 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772767737 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721772768481 ""}
