ISim log file
Running: F:\verilog\P4_CPU_Single\a_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb F:/verilog/P4_CPU_Single/a_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
@00003000: $ 1 <= 04d20000
@00003004: $ 2 <= 09290000
@00003008: *00000000 <= 04d20000
@0000300c: $ 2 <= 04d20000
@00003010: $ 3 <= 00000000
@00003014: $ 4 <= 000004d2
@00003018: $ 2 <= 00000000
@0000301c: $ 3 <= 00000000
@00003020: $ 4 <= ffffffd2
@00003024: $ 5 <= 00000004
