/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [7:0] _03_;
  wire [7:0] _04_;
  reg [5:0] _05_;
  wire [7:0] _06_;
  wire [11:0] _07_;
  wire [5:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire [16:0] celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [14:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [14:0] celloutsig_0_38z;
  wire [16:0] celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [6:0] celloutsig_0_47z;
  wire [3:0] celloutsig_0_48z;
  wire [3:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_51z;
  wire [2:0] celloutsig_0_53z;
  wire [4:0] celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire [7:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_60z;
  wire celloutsig_0_63z;
  wire [5:0] celloutsig_0_69z;
  wire [16:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire [11:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_83z;
  wire celloutsig_0_85z;
  wire [2:0] celloutsig_0_86z;
  wire [12:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [14:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [36:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_7z[11] ? celloutsig_0_10z[0] : celloutsig_0_16z[6];
  assign celloutsig_0_46z = celloutsig_0_6z[10] ? celloutsig_0_8z[2] : celloutsig_0_20z;
  assign celloutsig_0_63z = celloutsig_0_58z ? celloutsig_0_14z[7] : _01_;
  assign celloutsig_0_85z = celloutsig_0_60z[3] ? celloutsig_0_26z[0] : celloutsig_0_48z[2];
  assign celloutsig_1_3z = celloutsig_1_0z[14] ? celloutsig_1_2z[0] : celloutsig_1_0z[17];
  assign celloutsig_1_7z = celloutsig_1_0z[13] ? celloutsig_1_2z[2] : celloutsig_1_5z[2];
  assign celloutsig_0_5z = { _03_[7:4], _02_, _03_[2:0] } + { _03_[6:4], _02_, _03_[2:0], _04_[0] };
  assign celloutsig_0_69z = celloutsig_0_14z[7:2] + celloutsig_0_6z[16:11];
  assign celloutsig_1_6z = { celloutsig_1_2z[4], celloutsig_1_5z } + celloutsig_1_1z[5:1];
  assign celloutsig_1_8z = in_data[155:153] + celloutsig_1_4z[28:26];
  assign celloutsig_0_10z = { _03_[5:4], _02_, _03_[2:0] } + celloutsig_0_3z[7:2];
  assign celloutsig_0_11z = { celloutsig_0_4z[1:0], celloutsig_0_4z } + celloutsig_0_5z[6:1];
  assign celloutsig_0_15z = { celloutsig_0_4z, celloutsig_0_2z } + celloutsig_0_1z[13:9];
  assign celloutsig_0_18z = { celloutsig_0_1z[14:10], celloutsig_0_14z } + celloutsig_0_1z[13:1];
  reg [11:0] _22_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _22_ <= 12'h000;
    else _22_ <= in_data[80:69];
  assign { _07_[11], _03_[7:4], _02_, _03_[2:0], _04_[0], _00_, _07_[0] } = _22_;
  reg [7:0] _23_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _23_ <= 8'h00;
    else _23_ <= celloutsig_0_7z[11:4];
  assign { _01_, _06_[6:0] } = _23_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _05_ <= 6'h00;
    else _05_ <= { celloutsig_0_8z[12:11], celloutsig_0_4z };
  assign celloutsig_0_47z = { celloutsig_0_44z[12:11], celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_13z } & celloutsig_0_28z;
  assign celloutsig_0_53z = celloutsig_0_38z[3:1] & celloutsig_0_6z[8:6];
  assign celloutsig_0_86z = celloutsig_0_55z[4:2] & { celloutsig_0_83z[1], celloutsig_0_33z, celloutsig_0_58z };
  assign celloutsig_1_17z = celloutsig_1_16z[10:3] & celloutsig_1_13z[7:0];
  assign celloutsig_0_25z = celloutsig_0_9z & celloutsig_0_10z[4:2];
  assign celloutsig_0_30z = ! celloutsig_0_7z[6:0];
  assign celloutsig_0_34z = ! celloutsig_0_1z[6:3];
  assign celloutsig_0_58z = ! celloutsig_0_25z;
  assign celloutsig_0_73z = ! { celloutsig_0_72z, celloutsig_0_63z };
  assign celloutsig_1_10z = ! in_data[126:115];
  assign celloutsig_1_19z = ! { celloutsig_1_12z[10:7], celloutsig_1_8z };
  assign celloutsig_0_20z = ! { celloutsig_0_18z[4:2], celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_1_9z = { celloutsig_1_4z[31:25], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z } < { celloutsig_1_4z[26:21], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_4z[24:11], celloutsig_1_1z } < { celloutsig_1_6z[4:3], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_21z = celloutsig_0_17z < { _03_[1:0], _04_[0] };
  assign celloutsig_0_2z = in_data[82:79] < { _03_[2:0], _04_[0] };
  assign celloutsig_0_27z = celloutsig_0_16z[7:4] < celloutsig_0_26z;
  assign celloutsig_0_38z = { _03_[7:4], _02_, _03_[2:0], _04_[0], _00_, celloutsig_0_27z, celloutsig_0_26z } % { 1'h1, celloutsig_0_1z[9], celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_23z };
  assign celloutsig_1_4z = { in_data[170:157], celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, in_data[162:151], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_13z = celloutsig_0_3z[8:6] % { 1'h1, celloutsig_0_7z[3:2] };
  assign celloutsig_0_16z = celloutsig_0_6z[16:8] % { 1'h1, in_data[56:49] };
  assign celloutsig_0_23z = celloutsig_0_14z[7:4] % { 1'h1, celloutsig_0_16z[6:5], celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_10z[5:3], celloutsig_0_26z } % { 1'h1, celloutsig_0_11z };
  assign celloutsig_0_31z = celloutsig_0_10z[5] ? { 1'h1, celloutsig_0_10z[4:0], celloutsig_0_20z, celloutsig_0_14z } : { _05_, celloutsig_0_17z, 1'h0, celloutsig_0_10z[4:0] };
  assign celloutsig_0_3z = celloutsig_0_1z[7] ? in_data[75:65] : { _07_[11], _03_[7:4], _02_, _03_[2:0], _04_[0], _00_ };
  assign celloutsig_0_39z = celloutsig_0_38z[11] ? { celloutsig_0_10z[2:1], _05_, celloutsig_0_16z } : { celloutsig_0_7z[9:7], celloutsig_0_12z };
  assign celloutsig_0_44z = celloutsig_0_21z ? { celloutsig_0_7z[7], celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_34z } : { celloutsig_0_31z[7:5], celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_4z = _02_ ? celloutsig_0_1z[8:5] : in_data[18:15];
  assign celloutsig_0_51z = celloutsig_0_13z[0] ? { celloutsig_0_39z[10:6], celloutsig_0_27z } : { celloutsig_0_47z[5:1], celloutsig_0_2z };
  assign celloutsig_0_55z = celloutsig_0_38z[4] ? { celloutsig_0_6z[8:5], celloutsig_0_46z } : celloutsig_0_5z[5:1];
  assign celloutsig_0_7z = celloutsig_0_2z ? { celloutsig_0_6z[7:4], celloutsig_0_5z } : celloutsig_0_1z[16:5];
  assign celloutsig_0_83z = celloutsig_0_15z[4] ? { celloutsig_0_73z, celloutsig_0_13z } : { 1'h0, celloutsig_0_15z[3:1] };
  assign celloutsig_1_1z = celloutsig_1_0z[17] ? celloutsig_1_0z[14:8] : celloutsig_1_0z[7:1];
  assign celloutsig_1_5z = celloutsig_1_1z[1] ? celloutsig_1_2z[4:1] : { celloutsig_1_1z[5:3], celloutsig_1_3z };
  assign celloutsig_1_12z = celloutsig_1_9z ? { in_data[119:112], celloutsig_1_5z } : celloutsig_1_0z[12:1];
  assign celloutsig_1_14z = celloutsig_1_13z[0] ? { celloutsig_1_6z[1:0], celloutsig_1_11z[6:3], celloutsig_1_11z[6], celloutsig_1_11z[1], celloutsig_1_11z[5] } : celloutsig_1_12z[9:1];
  assign celloutsig_1_18z = in_data[170] ? { celloutsig_1_4z[19:17], celloutsig_1_17z } : { celloutsig_1_0z[4:3], celloutsig_1_17z, celloutsig_1_15z };
  assign celloutsig_0_12z = celloutsig_0_7z[9] ? { in_data[30:29], celloutsig_0_11z, celloutsig_0_11z } : { celloutsig_0_6z[7:2], celloutsig_0_5z };
  assign celloutsig_0_14z = celloutsig_0_12z[6] ? { celloutsig_0_10z[3:0], celloutsig_0_4z } : celloutsig_0_3z[8:1];
  assign celloutsig_0_17z = celloutsig_0_6z[14] ? celloutsig_0_8z[8:6] : celloutsig_0_5z[6:4];
  assign celloutsig_0_19z = in_data[47] ? { celloutsig_0_12z[13:10], celloutsig_0_8z } : { celloutsig_0_11z[3:2], celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_24z = celloutsig_0_23z[1] ? celloutsig_0_7z[5:2] : { celloutsig_0_12z[8:6], celloutsig_0_20z };
  assign celloutsig_0_26z = ~ celloutsig_0_24z;
  assign celloutsig_1_0z = ~ in_data[177:160];
  assign celloutsig_0_48z = celloutsig_0_8z[12:9] <<< celloutsig_0_19z[6:3];
  assign celloutsig_0_60z = celloutsig_0_51z[5:1] <<< { celloutsig_0_46z, celloutsig_0_26z };
  assign celloutsig_0_6z = { _03_[6:4], _02_, _03_[2], celloutsig_0_2z, celloutsig_0_3z } <<< { celloutsig_0_1z[15:0], celloutsig_0_2z };
  assign celloutsig_0_72z = { celloutsig_0_69z[3], celloutsig_0_53z } <<< celloutsig_0_23z;
  assign celloutsig_1_2z = celloutsig_1_0z[14:10] <<< celloutsig_1_1z[5:1];
  assign celloutsig_0_8z = { in_data[78:69], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } <<< celloutsig_0_6z[13:1];
  assign celloutsig_0_9z = _03_[2:0] <<< celloutsig_0_4z[3:1];
  assign celloutsig_1_13z = { celloutsig_1_6z[2], celloutsig_1_1z, celloutsig_1_7z } <<< celloutsig_1_4z[11:3];
  assign celloutsig_1_16z = { celloutsig_1_14z[4], celloutsig_1_11z[6:3], celloutsig_1_11z[6], celloutsig_1_11z[1], celloutsig_1_11z[5], celloutsig_1_1z } <<< { celloutsig_1_12z[11:1], celloutsig_1_8z, celloutsig_1_15z };
  assign celloutsig_0_1z = { in_data[81:77], _07_[11], _03_[7:4], _02_, _03_[2:0], _04_[0], _00_, _07_[0] } <<< in_data[25:9];
  assign { celloutsig_1_11z[1], celloutsig_1_11z[4:3], celloutsig_1_11z[6:5] } = ~ { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_7z };
  assign _03_[3] = _02_;
  assign _04_[7:1] = { _03_[6:4], _02_, _03_[2:0] };
  assign _06_[7] = _01_;
  assign _07_[10:1] = { _03_[7:4], _02_, _03_[2:0], _04_[0], _00_ };
  assign { celloutsig_1_11z[2], celloutsig_1_11z[0] } = celloutsig_1_11z[6:5];
  assign { out_data[138:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
