# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../Sources" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/bram/ip/bram_blk_mem_gen_0_0/sim/bram_blk_mem_gen_0_0.v" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/bram/sim/bram.v" \
"../../../../AXI_Convolution_Controller.srcs/sources_1/bd/bram/hdl/bram_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
