// Seed: 2712766938
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_8(
      1, id_2, 1
  );
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input wire id_2,
    output supply0 id_3,
    output wire id_4,
    output tri0 id_5,
    output tri id_6
    , id_25,
    output wand id_7,
    input tri0 id_8,
    output tri id_9,
    output uwire id_10,
    output tri0 id_11,
    inout wor id_12,
    input tri0 id_13,
    input wand id_14
    , id_26,
    output supply0 id_15,
    output wor id_16,
    output wor id_17,
    output wand id_18,
    input tri0 id_19,
    input supply1 id_20,
    input tri1 id_21,
    input tri0 id_22,
    input tri1 id_23
);
  assign id_4  = id_21;
  assign id_12 = 1;
  wire id_27;
  module_0(
      id_26, id_27, id_26, id_25, id_27, id_27, id_25
  );
endmodule
