{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623602177858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623602177858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 13 17:36:17 2021 " "Processing started: Sun Jun 13 17:36:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623602177858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623602177858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalC_NoAjustment -c DigitalC_NoAjustment " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalC_NoAjustment -c DigitalC_NoAjustment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623602177858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623602178196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623602178196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterN-Behavioral " "Found design unit 1: RegisterN-Behavioral" {  } { { "RegisterN.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/RegisterN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185651 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterN " "Found entity 1: RegisterN" {  } { { "RegisterN.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/RegisterN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623602185651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2N-Behavioral " "Found design unit 1: Mux2N-Behavioral" {  } { { "Mux2N.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/Mux2N.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185651 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2N " "Found entity 1: Mux2N" {  } { { "Mux2N.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/Mux2N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623602185651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/Bin7SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185662 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623602185662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCounter-Behavioral " "Found design unit 1: PCounter-Behavioral" {  } { { "PCounter.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/PCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185664 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCounter " "Found entity 1: PCounter" {  } { { "PCounter.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/PCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623602185664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185665 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623602185665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file syncgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncGen-Structural " "Found design unit 1: SyncGen-Structural" {  } { { "SyncGen.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/SyncGen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185666 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncGen " "Found entity 1: SyncGen" {  } { { "SyncGen.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/SyncGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623602185666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalc_noajustment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalc_noajustment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalC_NoAjustment-Structural " "Found design unit 1: DigitalC_NoAjustment-Structural" {  } { { "DigitalC_NoAjustment.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/DigitalC_NoAjustment.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185667 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalC_NoAjustment " "Found entity 1: DigitalC_NoAjustment" {  } { { "DigitalC_NoAjustment.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/DigitalC_NoAjustment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623602185667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispcntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispcntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispCntrl-BEHAVIOR " "Found design unit 1: DispCntrl-BEHAVIOR" {  } { { "DispCntrl.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/DispCntrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185668 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispCntrl " "Found entity 1: DispCntrl" {  } { { "DispCntrl.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/DispCntrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623602185668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623602185668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalC_NoAjustment " "Elaborating entity \"DigitalC_NoAjustment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623602185696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_progClk DigitalC_NoAjustment.vhd(18) " "Verilog HDL or VHDL warning at DigitalC_NoAjustment.vhd(18): object \"s_progClk\" assigned a value but never read" {  } { { "DigitalC_NoAjustment.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/DigitalC_NoAjustment.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623602185703 "|DigitalC_NoAjustment"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pcounter4 DigitalC_NoAjustment.vhd(26) " "Verilog HDL or VHDL warning at DigitalC_NoAjustment.vhd(26): object \"s_pcounter4\" assigned a value but never read" {  } { { "DigitalC_NoAjustment.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/DigitalC_NoAjustment.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623602185703 "|DigitalC_NoAjustment"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pcounter5 DigitalC_NoAjustment.vhd(27) " "Verilog HDL or VHDL warning at DigitalC_NoAjustment.vhd(27): object \"s_pcounter5\" assigned a value but never read" {  } { { "DigitalC_NoAjustment.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/DigitalC_NoAjustment.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623602185703 "|DigitalC_NoAjustment"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_tC5 DigitalC_NoAjustment.vhd(34) " "Verilog HDL or VHDL warning at DigitalC_NoAjustment.vhd(34): object \"s_tC5\" assigned a value but never read" {  } { { "DigitalC_NoAjustment.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/DigitalC_NoAjustment.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623602185703 "|DigitalC_NoAjustment"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DispCntrl DispCntrl:dispC A:behavior " "Elaborating entity \"DispCntrl\" using architecture \"A:behavior\" for hierarchy \"DispCntrl:dispC\"" {  } { { "DigitalC_NoAjustment.vhd" "dispC" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/DigitalC_NoAjustment.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623602185712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SyncGen SyncGen:sync_gen A:structural " "Elaborating entity \"SyncGen\" using architecture \"A:structural\" for hierarchy \"SyncGen:sync_gen\"" {  } { { "DigitalC_NoAjustment.vhd" "sync_gen" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/DigitalC_NoAjustment.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623602185713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN SyncGen:sync_gen\|ClkDividerN:p_Clk A:behavioral " "Elaborating entity \"ClkDividerN\" using architecture \"A:behavioral\" for hierarchy \"SyncGen:sync_gen\|ClkDividerN:p_Clk\"" {  } { { "SyncGen.vhd" "p_Clk" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/SyncGen.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623602185715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN SyncGen:sync_gen\|ClkDividerN:t_Clk A:behavioral " "Elaborating entity \"ClkDividerN\" using architecture \"A:behavioral\" for hierarchy \"SyncGen:sync_gen\|ClkDividerN:t_Clk\"" {  } { { "SyncGen.vhd" "t_Clk" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/SyncGen.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623602185716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN SyncGen:sync_gen\|ClkDividerN:d_Clk A:behavioral " "Elaborating entity \"ClkDividerN\" using architecture \"A:behavioral\" for hierarchy \"SyncGen:sync_gen\|ClkDividerN:d_Clk\"" {  } { { "SyncGen.vhd" "d_Clk" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/SyncGen.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623602185716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PCounter PCounter:pCounter0 A:behavioral " "Elaborating entity \"PCounter\" using architecture \"A:behavioral\" for hierarchy \"PCounter:pCounter0\"" {  } { { "DigitalC_NoAjustment.vhd" "pCounter0" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/DigitalC_NoAjustment.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623602185717 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter PCounter.vhd(30) " "VHDL Process Statement warning at PCounter.vhd(30): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PCounter.vhd" "" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/PCounter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623602185717 "|DigitalC_NoAjustment|PCounter:pCounter0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2N Mux2N:mux A:behavioral " "Elaborating entity \"Mux2N\" using architecture \"A:behavioral\" for hierarchy \"Mux2N:mux\"" {  } { { "DigitalC_NoAjustment.vhd" "mux" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/DigitalC_NoAjustment.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623602185720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:decoder A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:decoder\"" {  } { { "DigitalC_NoAjustment.vhd" "decoder" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/DigitalC_NoAjustment.vhd" 101 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623602185720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterN RegisterN:reg0 A:behavioral " "Elaborating entity \"RegisterN\" using architecture \"A:behavioral\" for hierarchy \"RegisterN:reg0\"" {  } { { "DigitalC_NoAjustment.vhd" "reg0" { Text "C:/Users/danie/Documents/LSD/DigitalSystems/FinalProject/Fase1/DigitalC_NoAjustment.vhd" 106 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623602185722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623602186366 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623602187056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623602187056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623602187104 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623602187104 ""} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Implemented 245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623602187104 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623602187104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623602187119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 13 17:36:27 2021 " "Processing ended: Sun Jun 13 17:36:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623602187119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623602187119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623602187119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623602187119 ""}
