ncelab: 15.20-s035: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
DEFINE CMPE413 /afs/umbc.edu/users/x/m/xm33737/home/CMPE413/CMPE413
|
ncelab: *W,DLCPTH (./cds.lib,26): cds.lib Invalid path '/afs/umbc.edu/users/x/m/xm33737/home/CMPE413/CMPE413' (cds.lib command ignored).
DEFINE 413 /afs/umbc.edu/users/x/m/xm33737/home/CMPE413/413
|
ncelab: *W,DLCPTH (./cds.lib,27): cds.lib Invalid path '/afs/umbc.edu/users/x/m/xm33737/home/CMPE413/413' (cds.lib command ignored).
TOOL:	ncelab	15.20-s035: Started on Nov 17, 2023 at 05:53:31 EST
ncelab
    -messages
    -access rwc
    -cdslib cds.lib
    -hdlvar hdl.var
    HitMiss_test

ncelab: *W,ARCMRA: Elaborating the VHDL.HITMISS_TEST:TEST, MRA (most recently analyzed) architecture.
	Elaborating the design hierarchy:
ncelab: *W,CUDEFB: default binding occurred for component instance (:HitMiss_test(test):inst1@HitMiss(structural):hitmissOp0) with design unit (VHDL.XOR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:HitMiss_test(test):inst1@HitMiss(structural):hitmissOp1) with design unit (VHDL.XOR2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:HitMiss_test(test):inst1@HitMiss(structural):getNotTemp1) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:HitMiss_test(test):inst1@HitMiss(structural):getNotTemp2) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:HitMiss_test(test):inst1@HitMiss(structural):getMatchingTags) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:HitMiss_test(test):inst1@HitMiss(structural):generateHitMiss) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:HitMiss_test(test):inst1@HitMiss(structural):invHitMiss) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:HitMiss_test(test):inst1@HitMiss(structural):invRW) with design unit (VHDL.INVERTER:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:HitMiss_test(test):inst1@HitMiss(structural):isReadMiss) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:HitMiss_test(test):inst1@HitMiss(structural):isReadHit) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:HitMiss_test(test):inst1@HitMiss(structural):isWriteMiss) with design unit (VHDL.AND2:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:HitMiss_test(test):inst1@HitMiss(structural):isWriteHit) with design unit (VHDL.AND2:STRUCTURAL).
DEFINE CMPE413 /afs/umbc.edu/users/x/m/xm33737/home/CMPE413/CMPE413
|
ncvhdl_cg: *W,DLCPTH (./cds.lib,26): cds.lib Invalid path '/afs/umbc.edu/users/x/m/xm33737/home/CMPE413/CMPE413' (cds.lib command ignored).
DEFINE 413 /afs/umbc.edu/users/x/m/xm33737/home/CMPE413/413
|
ncvhdl_cg: *W,DLCPTH (./cds.lib,27): cds.lib Invalid path '/afs/umbc.edu/users/x/m/xm33737/home/CMPE413/413' (cds.lib command ignored).
	Building instance specific data structures.
	Design hierarchy summary:
		            Instances  Unique
		Components:        15       5
		Default bindings:  12       9
		Processes:         14       5
		Signals:           18      18
	Writing initial simulation snapshot: VHDL.HITMISS_TEST:TEST
TOOL:	ncelab	15.20-s035: Exiting on Nov 17, 2023 at 05:53:31 EST  (total: 00:00:00)
