Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_read.ip --synthesis=VERILOG --output-directory=/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_read --family="Arria 10" --part=10AX115N2F40E2LG
Info: dma_core_pipe_stage_dma_read: "Transforming system: dma_core_pipe_stage_dma_read"
Info: dma_core_pipe_stage_dma_read: "Naming system components in system: dma_core_pipe_stage_dma_read"
Info: dma_core_pipe_stage_dma_read: "Processing generation queue"
Info: dma_core_pipe_stage_dma_read: "Generating: dma_core_pipe_stage_dma_read"
Info: dma_core_pipe_stage_dma_read: "Generating: dma_core_pipe_stage_dma_read_altera_avalon_mm_bridge_191_o6ohchy"
Info: dma_core_pipe_stage_dma_read: Done "dma_core_pipe_stage_dma_read" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
