name: asicworld_code_hdl_models_cam
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_hdl_models_cam.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module cam (
	clk,
	cam_enable,
	cam_data_in,
	cam_hit_out,
	cam_addr_out
);
	parameter ADDR_WIDTH = 8;
	parameter DEPTH = (1 << ADDR_WIDTH);
	input clk;
	input cam_enable;
	input [(DEPTH - 1):0] cam_data_in;
	output cam_hit_out;
	output [(ADDR_WIDTH - 1):0] cam_addr_out;
	reg [(ADDR_WIDTH - 1):0] cam_addr_out;
	reg cam_hit_out;
	reg [(ADDR_WIDTH - 1):0] cam_addr_combo;
	reg cam_hit_combo;
	reg found_match;
	integer i;
	always @(cam_data_in) begin
		cam_addr_combo = {ADDR_WIDTH {1'b0}};
		found_match = 1'b0;
		cam_hit_combo = 1'b0;
		for (i = 0; (i < DEPTH); i = (i + 1))
			begin
				if ((cam_data_in[i] && (! found_match))) begin
					found_match = 1'b1;
					cam_hit_combo = 1'b1;
					cam_addr_combo = i;
				end
				else begin
					found_match = found_match;
					cam_hit_combo = cam_hit_combo;
					cam_addr_combo = cam_addr_combo;
				end
			end
	end
	always @(posedge clk) begin
		if (cam_enable) begin
			cam_hit_out <= cam_hit_combo;
			cam_addr_out <= cam_addr_combo;
		end
		else begin
			cam_hit_out <= 1'b0;
			cam_addr_out <= {ADDR_WIDTH {1'b0}};
		end
	end
endmodule
