0.6
2018.1
Apr  4 2018
18:43:17
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v,1540465647,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/closemem.v,,clock,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v,1541610536,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model1.v,,sram_model,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model1.v,1541610536,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model2.v,,sram_model1,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model2.v,1541610536,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/testbench.v,,sram_model2,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sim_1/new/test_MMUControl.v,1541610536,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/CTRL.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,test_MMUControl,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sim_1/new/test_MemControl.v,1541610536,verilog,,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,test_MemControl,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sim_1/new/test_data_shift_and_move.v,1540999718,verilog,,,,test_data_denpendency,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/CTRL.v,1541610536,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/DIV.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,CTRL,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/DIV.v,1540999718,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/IF_ID.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,DIV,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/IF_ID.v,1540999718,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MEM.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,IF_ID,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MEM.v,1541696168,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MEM_WB.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v;/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,MEM,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MEM_WB.v,1540999718,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MMUControl.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,MEM_WB,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MMUControl.v,1541610536,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MemControl.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,MMUControl,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MemControl.v,1541696445,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/PC.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,MemControl,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,1541610536,verilog,,,,,,,,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/PC.v,1541610541,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/RegisterFile.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,PC,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/RegisterFile.v,1541610536,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/SRAMControl.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,RegisterFile,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/SRAMControl.v,1541610536,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,SRAMControl,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/closemem.v,1541610536,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/closemips.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,closemem,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/closemips.v,1541610541,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,closemips,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,1541610541,verilog,,,,,,,,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v,1541610359,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,ex,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v,1540999718,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/hilo.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,ex_mem,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/hilo.v,1540999718,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/id.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,hilo,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/id.v,1541610541,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/id_ex.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,id,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/id_ex.v,1540999718,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,id_ex,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/inst_rom.v,1541610541,verilog,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,inst_rom,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/testbench.v,1541610536,verilog,,,/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v;/home/mason/cs/code/vivado/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,closemips_testbench,,,../../../../thinpad_top.srcs/sim_1/new;../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/new;../../../../thinpad_top.srcs/sources_1/new/Memory,,,,,
