Starting Add_unit testbench...
============================
Test case 1 	| Inputs: 00 + 00 	| Output: 00 	| Expected: 00 	| -> PASS
Test case 2 	| Inputs: 00 + 01 	| Output: 01 	| Expected: 01 	| -> PASS
Test case 3 	| Inputs: 00 + 10 	| Output: 10 	| Expected: 10 	| -> PASS
Test case 4 	| Inputs: 00 + 11 	| Output: 11 	| Expected: 11 	| -> PASS
Test case 5 	| Inputs: 01 + 00 	| Output: 01 	| Expected: 01 	| -> PASS
Test case 6 	| Inputs: 01 + 01 	| Output: 10 	| Expected: 10 	| -> PASS
Test case 7 	| Inputs: 01 + 10 	| Output: 11 	| Expected: 11 	| -> PASS
Test case 8 	| Inputs: 01 + 11 	| Output: 11 	| Expected: 11 	| -> PASS
Test case 9 	| Inputs: 10 + 00 	| Output: 10 	| Expected: 10 	| -> PASS
Test case 10 	| Inputs: 10 + 01 	| Output: 11 	| Expected: 11 	| -> PASS
Test case 11 	| Inputs: 10 + 10 	| Output: 11 	| Expected: 11 	| -> PASS
Test case 12 	| Inputs: 10 + 11 	| Output: 11 	| Expected: 11 	| -> PASS
Test case 13 	| Inputs: 11 + 00 	| Output: 11 	| Expected: 11 	| -> PASS
Test case 14 	| Inputs: 11 + 01 	| Output: 11 	| Expected: 11 	| -> PASS
Test case 15 	| Inputs: 11 + 10 	| Output: 11 	| Expected: 11 	| -> PASS
Test case 16 	| Inputs: 11 + 11 	| Output: 11 	| Expected: 11 	| -> PASS

Test Summary:
=============
Total tests : 16
Passed      : 16
Failed      : 0
Pass rate   : 100.00%
- tb_addunit.sv:173: Verilog $finish
