{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 07:32:58 2010 " "Info: Processing started: Fri Nov 12 07:32:58 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/behavioural.bdf" { { 136 144 312 152 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "uop_dregister:inst\|Q\[15\] LOAD CLK 5.126 ns register " "Info: tsu for register \"uop_dregister:inst\|Q\[15\]\" (data pin = \"LOAD\", clock pin = \"CLK\") is 5.126 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.738 ns + Longest pin register " "Info: + Longest pin to register delay is 7.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns LOAD 1 PIN PIN_164 16 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_164; Fanout = 16; PIN Node = 'LOAD'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/behavioural.bdf" { { 184 144 312 200 "LOAD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.057 ns) + CELL(0.758 ns) 7.738 ns uop_dregister:inst\|Q\[15\] 2 REG LCFF_X1_Y11_N25 1 " "Info: 2: + IC(6.057 ns) + CELL(0.758 ns) = 7.738 ns; Loc. = LCFF_X1_Y11_N25; Fanout = 1; REG Node = 'uop_dregister:inst\|Q\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.815 ns" { LOAD uop_dregister:inst|Q[15] } "NODE_NAME" } } { "uop_dregister.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/uop_dregister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.681 ns ( 21.72 % ) " "Info: Total cell delay = 1.681 ns ( 21.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.057 ns ( 78.28 % ) " "Info: Total interconnect delay = 6.057 ns ( 78.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.738 ns" { LOAD uop_dregister:inst|Q[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.738 ns" { LOAD {} LOAD~combout {} uop_dregister:inst|Q[15] {} } { 0.000ns 0.000ns 6.057ns } { 0.000ns 0.923ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "uop_dregister.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/uop_dregister.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.574 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/behavioural.bdf" { { 136 144 312 152 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/behavioural.bdf" { { 136 144 312 152 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.574 ns uop_dregister:inst\|Q\[15\] 3 REG LCFF_X1_Y11_N25 1 " "Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.574 ns; Loc. = LCFF_X1_Y11_N25; Fanout = 1; REG Node = 'uop_dregister:inst\|Q\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { CLK~clkctrl uop_dregister:inst|Q[15] } "NODE_NAME" } } { "uop_dregister.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/uop_dregister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.80 % ) " "Info: Total cell delay = 1.668 ns ( 64.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.906 ns ( 35.20 % ) " "Info: Total interconnect delay = 0.906 ns ( 35.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { CLK CLK~clkctrl uop_dregister:inst|Q[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_dregister:inst|Q[15] {} } { 0.000ns 0.000ns 0.132ns 0.774ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.738 ns" { LOAD uop_dregister:inst|Q[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.738 ns" { LOAD {} LOAD~combout {} uop_dregister:inst|Q[15] {} } { 0.000ns 0.000ns 6.057ns } { 0.000ns 0.923ns 0.758ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { CLK CLK~clkctrl uop_dregister:inst|Q[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_dregister:inst|Q[15] {} } { 0.000ns 0.000ns 0.132ns 0.774ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Y\[11\] uop_dregister:inst\|Q\[11\] 9.479 ns register " "Info: tco from clock \"CLK\" to destination pin \"Y\[11\]\" through register \"uop_dregister:inst\|Q\[11\]\" is 9.479 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.574 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/behavioural.bdf" { { 136 144 312 152 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/behavioural.bdf" { { 136 144 312 152 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.574 ns uop_dregister:inst\|Q\[11\] 3 REG LCFF_X1_Y11_N9 1 " "Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.574 ns; Loc. = LCFF_X1_Y11_N9; Fanout = 1; REG Node = 'uop_dregister:inst\|Q\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { CLK~clkctrl uop_dregister:inst|Q[11] } "NODE_NAME" } } { "uop_dregister.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/uop_dregister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.80 % ) " "Info: Total cell delay = 1.668 ns ( 64.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.906 ns ( 35.20 % ) " "Info: Total interconnect delay = 0.906 ns ( 35.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { CLK CLK~clkctrl uop_dregister:inst|Q[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_dregister:inst|Q[11] {} } { 0.000ns 0.000ns 0.132ns 0.774ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "uop_dregister.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/uop_dregister.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.628 ns + Longest register pin " "Info: + Longest register to pin delay is 6.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uop_dregister:inst\|Q\[11\] 1 REG LCFF_X1_Y11_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N9; Fanout = 1; REG Node = 'uop_dregister:inst\|Q\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uop_dregister:inst|Q[11] } "NODE_NAME" } } { "uop_dregister.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/uop_dregister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.572 ns) + CELL(3.056 ns) 6.628 ns Y\[11\] 2 PIN PIN_101 0 " "Info: 2: + IC(3.572 ns) + CELL(3.056 ns) = 6.628 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'Y\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.628 ns" { uop_dregister:inst|Q[11] Y[11] } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/behavioural.bdf" { { 112 640 816 128 "Y\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 46.11 % ) " "Info: Total cell delay = 3.056 ns ( 46.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.572 ns ( 53.89 % ) " "Info: Total interconnect delay = 3.572 ns ( 53.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.628 ns" { uop_dregister:inst|Q[11] Y[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.628 ns" { uop_dregister:inst|Q[11] {} Y[11] {} } { 0.000ns 3.572ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { CLK CLK~clkctrl uop_dregister:inst|Q[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_dregister:inst|Q[11] {} } { 0.000ns 0.000ns 0.132ns 0.774ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.628 ns" { uop_dregister:inst|Q[11] Y[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.628 ns" { uop_dregister:inst|Q[11] {} Y[11] {} } { 0.000ns 3.572ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "uop_dregister:inst\|Q\[14\] X\[14\] CLK -3.179 ns register " "Info: th for register \"uop_dregister:inst\|Q\[14\]\" (data pin = \"X\[14\]\", clock pin = \"CLK\") is -3.179 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.574 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/behavioural.bdf" { { 136 144 312 152 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/behavioural.bdf" { { 136 144 312 152 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.574 ns uop_dregister:inst\|Q\[14\] 3 REG LCFF_X1_Y11_N11 1 " "Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.574 ns; Loc. = LCFF_X1_Y11_N11; Fanout = 1; REG Node = 'uop_dregister:inst\|Q\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { CLK~clkctrl uop_dregister:inst|Q[14] } "NODE_NAME" } } { "uop_dregister.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/uop_dregister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.80 % ) " "Info: Total cell delay = 1.668 ns ( 64.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.906 ns ( 35.20 % ) " "Info: Total interconnect delay = 0.906 ns ( 35.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { CLK CLK~clkctrl uop_dregister:inst|Q[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_dregister:inst|Q[14] {} } { 0.000ns 0.000ns 0.132ns 0.774ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "uop_dregister.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/uop_dregister.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.039 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns X\[14\] 1 PIN PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 1; PIN Node = 'X\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { X[14] } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/behavioural.bdf" { { 112 144 312 128 "X\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.841 ns) + CELL(0.178 ns) 5.943 ns uop_dregister:inst\|Q\[14\]~feeder 2 COMB LCCOMB_X1_Y11_N10 1 " "Info: 2: + IC(4.841 ns) + CELL(0.178 ns) = 5.943 ns; Loc. = LCCOMB_X1_Y11_N10; Fanout = 1; COMB Node = 'uop_dregister:inst\|Q\[14\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.019 ns" { X[14] uop_dregister:inst|Q[14]~feeder } "NODE_NAME" } } { "uop_dregister.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/uop_dregister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.039 ns uop_dregister:inst\|Q\[14\] 3 REG LCFF_X1_Y11_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.039 ns; Loc. = LCFF_X1_Y11_N11; Fanout = 1; REG Node = 'uop_dregister:inst\|Q\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uop_dregister:inst|Q[14]~feeder uop_dregister:inst|Q[14] } "NODE_NAME" } } { "uop_dregister.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-01-3 - D-FlipFlop register/uop_dregister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.198 ns ( 19.84 % ) " "Info: Total cell delay = 1.198 ns ( 19.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.841 ns ( 80.16 % ) " "Info: Total interconnect delay = 4.841 ns ( 80.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.039 ns" { X[14] uop_dregister:inst|Q[14]~feeder uop_dregister:inst|Q[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.039 ns" { X[14] {} X[14]~combout {} uop_dregister:inst|Q[14]~feeder {} uop_dregister:inst|Q[14] {} } { 0.000ns 0.000ns 4.841ns 0.000ns } { 0.000ns 0.924ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { CLK CLK~clkctrl uop_dregister:inst|Q[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_dregister:inst|Q[14] {} } { 0.000ns 0.000ns 0.132ns 0.774ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.039 ns" { X[14] uop_dregister:inst|Q[14]~feeder uop_dregister:inst|Q[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.039 ns" { X[14] {} X[14]~combout {} uop_dregister:inst|Q[14]~feeder {} uop_dregister:inst|Q[14] {} } { 0.000ns 0.000ns 4.841ns 0.000ns } { 0.000ns 0.924ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 07:32:58 2010 " "Info: Processing ended: Fri Nov 12 07:32:58 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
