Classic Timing Analyzer report for MY_DE_BARKER
Thu Nov 29 11:20:48 2018
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.359 ns                                      ; BA       ; COUNT[0] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.912 ns                                       ; COUNT[1] ; Y        ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.589 ns                                       ; BA       ; COUNT[0] ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[5] ; COUNT[6] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[5] ; COUNT[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.882 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[4] ; COUNT[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[2] ; COUNT[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.687 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[1] ; COUNT[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.682 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[0] ; COUNT[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[3] ; COUNT[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.529 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; -0.359 ns  ; BA   ; COUNT[0] ; CLK      ;
+-------+--------------+------------+------+----------+----------+


+----------------------------------------------------------------+
; tco                                                            ;
+-------+--------------+------------+----------+----+------------+
; Slack ; Required tco ; Actual tco ; From     ; To ; From Clock ;
+-------+--------------+------------+----------+----+------------+
; N/A   ; None         ; 9.912 ns   ; COUNT[1] ; Y  ; CLK        ;
; N/A   ; None         ; 9.842 ns   ; COUNT[2] ; Y  ; CLK        ;
; N/A   ; None         ; 9.602 ns   ; COUNT[0] ; Y  ; CLK        ;
; N/A   ; None         ; 9.470 ns   ; COUNT[3] ; Y  ; CLK        ;
; N/A   ; None         ; 9.259 ns   ; COUNT[5] ; Y  ; CLK        ;
; N/A   ; None         ; 9.033 ns   ; COUNT[4] ; Y  ; CLK        ;
; N/A   ; None         ; 8.644 ns   ; COUNT[6] ; Y  ; CLK        ;
+-------+--------------+------------+----------+----+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; 0.589 ns  ; BA   ; COUNT[0] ; CLK      ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Nov 29 11:20:47 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MY_DE_BARKER -c MY_DE_BARKER --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 420.17 MHz between source register "COUNT[5]" and destination register "COUNT[6]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.882 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y28_N27; Fanout = 2; REG Node = 'COUNT[5]'
            Info: 2: + IC(0.516 ns) + CELL(0.366 ns) = 0.882 ns; Loc. = LCFF_X32_Y28_N13; Fanout = 1; REG Node = 'COUNT[6]'
            Info: Total cell delay = 0.366 ns ( 41.50 % )
            Info: Total interconnect delay = 0.516 ns ( 58.50 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.667 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X32_Y28_N13; Fanout = 1; REG Node = 'COUNT[6]'
                Info: Total cell delay = 1.536 ns ( 57.59 % )
                Info: Total interconnect delay = 1.131 ns ( 42.41 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.667 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X32_Y28_N27; Fanout = 2; REG Node = 'COUNT[5]'
                Info: Total cell delay = 1.536 ns ( 57.59 % )
                Info: Total interconnect delay = 1.131 ns ( 42.41 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "COUNT[0]" (data pin = "BA", clock pin = "CLK") is -0.359 ns
    Info: + Longest pin to register delay is 2.344 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'BA'
        Info: 2: + IC(0.999 ns) + CELL(0.366 ns) = 2.344 ns; Loc. = LCFF_X32_Y28_N31; Fanout = 2; REG Node = 'COUNT[0]'
        Info: Total cell delay = 1.345 ns ( 57.38 % )
        Info: Total interconnect delay = 0.999 ns ( 42.62 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.667 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X32_Y28_N31; Fanout = 2; REG Node = 'COUNT[0]'
        Info: Total cell delay = 1.536 ns ( 57.59 % )
        Info: Total interconnect delay = 1.131 ns ( 42.41 % )
Info: tco from clock "CLK" to destination pin "Y" through register "COUNT[1]" is 9.912 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.667 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X32_Y28_N25; Fanout = 2; REG Node = 'COUNT[1]'
        Info: Total cell delay = 1.536 ns ( 57.59 % )
        Info: Total interconnect delay = 1.131 ns ( 42.41 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.995 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y28_N25; Fanout = 2; REG Node = 'COUNT[1]'
        Info: 2: + IC(0.327 ns) + CELL(0.438 ns) = 0.765 ns; Loc. = LCCOMB_X32_Y28_N10; Fanout = 1; COMB Node = 'Equal0~57'
        Info: 3: + IC(0.676 ns) + CELL(0.150 ns) = 1.591 ns; Loc. = LCCOMB_X32_Y28_N12; Fanout = 1; COMB Node = 'Equal0~58'
        Info: 4: + IC(2.606 ns) + CELL(2.798 ns) = 6.995 ns; Loc. = PIN_AE13; Fanout = 0; PIN Node = 'Y'
        Info: Total cell delay = 3.386 ns ( 48.41 % )
        Info: Total interconnect delay = 3.609 ns ( 51.59 % )
Info: th for register "COUNT[0]" (data pin = "BA", clock pin = "CLK") is 0.589 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.667 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X32_Y28_N31; Fanout = 2; REG Node = 'COUNT[0]'
        Info: Total cell delay = 1.536 ns ( 57.59 % )
        Info: Total interconnect delay = 1.131 ns ( 42.41 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.344 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'BA'
        Info: 2: + IC(0.999 ns) + CELL(0.366 ns) = 2.344 ns; Loc. = LCFF_X32_Y28_N31; Fanout = 2; REG Node = 'COUNT[0]'
        Info: Total cell delay = 1.345 ns ( 57.38 % )
        Info: Total interconnect delay = 0.999 ns ( 42.62 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 154 megabytes
    Info: Processing ended: Thu Nov 29 11:20:49 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


