 
# Yosys synthesis script for ram_simple_dp_dc_512x32
# Read source files
read_verilog -sv /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v
verilog_defines 
read_verilog  -I../../../../ -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/./rtl  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/./rtl/ram_simple_dp_dc_512x32.v 


# Technology mapping
hierarchy -top ram_simple_dp_dc_512x32

setattr -set keep 1 w:\read_clock
setattr -set keep 1 w:\write_clock


plugin -i synth-rs

synth_rs -tech genesis3 -de -goal mixed   -effort high -carry auto -no_iobuf -max_lut 17472 -max_reg 34944 -max_device_dsp 56 -max_device_bram 56 -max_device_carry_length 336 -max_dsp 56 -max_bram 56 -max_carry_length 336  -fsm_encoding onehot   -de_max_threads -1   

write_verilog -noexpr -nodec -v ram_simple_dp_dc_512x32_post_synth.v
write_blif -param ram_simple_dp_dc_512x32_post_synth.eblif

  