E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module CPU_tb

Top level modules:
	CPU_tb

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/IM_fetch.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/IM_fetch.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module instructionMemory

Top level modules:
	instructionMemory

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module CPU

Top level modules:
	CPU

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/Unified_Issue_Queue.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/Unified_Issue_Queue.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module Unified_Issue_Queue

Top level modules:
	Unified_Issue_Queue

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/LSQ.v {2 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/LSQ.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module LSQ
** Warning: E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/LSQ.v(124): (vlog-2182) 'VALID' might be read before written in always_comb or always @* block.

** Warning: E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/LSQ.v(120): (vlog-2182) 'PC' might be read before written in always_comb or always @* block.

** Warning: E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/LSQ.v(124): (vlog-2182) 'OP' might be read before written in always_comb or always @* block.

** Warning: E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/LSQ.v(137): (vlog-2182) 'ISSUED' might be read before written in always_comb or always @* block.

** Warning: E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/LSQ.v(138): (vlog-2182) 'issue_pointer' might be read before written in always_comb or always @* block.


Top level modules:
	LSQ

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/Rename.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/Rename.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module Rename

Top level modules:
	Rename

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/Ex_Mem_Reg.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/Ex_Mem_Reg.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module EX_MEM_Reg

Top level modules:
	EX_MEM_Reg

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/ARF.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/ARF.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module ARF

Top level modules:
	ARF

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/ROB.v {2 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/ROB.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module ROB
** Warning: E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/ROB.v(171): (vlog-2182) 'ROB' might be read before written in always_comb or always @* block.

** Warning: E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/ROB.v(193): (vlog-2182) 'retire_pointer' might be read before written in always_comb or always @* block.


Top level modules:
	ROB

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/LSU.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/LSU.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module LSU

Top level modules:
	LSU

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/Controller.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/Controller.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module controller

Top level modules:
	controller

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/ImmGen.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/ImmGen.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module immGen

Top level modules:
	immGen

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/ID_Ex_Reg.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/ID_Ex_Reg.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module ID_EX_Reg

Top level modules:
	ID_EX_Reg

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/IF_ID_Reg.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/IF_ID_Reg.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module IF_ID_Reg

Top level modules:
	IF_ID_Reg

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/DataMem.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/DataMem.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module DataMemory

Top level modules:
	DataMemory

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/Mem_Comp_Reg.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/Mem_Comp_Reg.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module MEM_Comp_Reg

Top level modules:
	MEM_Comp_Reg

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/ALU.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/ALU.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/Decode.v {1 {vlog -work work -vopt -stats=none E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/Decode.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module Decode

Top level modules:
	Decode

} {} {}}
