
*** Running vivado
    with args -log Processor_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Processor_wrapper.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Processor_wrapper.tcl -notrace
Command: synth_design -top Processor_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -1534 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-976] send_byte_micro has already been declared [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:98]
WARNING: [Synth 8-2654] second declaration of send_byte_micro ignored [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:98]
INFO: [Synth 8-994] send_byte_micro is declared here [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:73]
INFO: [Synth 8-994] read_enable_micro is declared here [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:81]
WARNING: [Synth 8-976] byte_to_send_micro has already been declared [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:100]
WARNING: [Synth 8-2654] second declaration of byte_to_send_micro ignored [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:100]
INFO: [Synth 8-994] byte_to_send_micro is declared here [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:89]
WARNING: [Synth 8-976] send_byte_reset has already been declared [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:127]
WARNING: [Synth 8-2654] second declaration of send_byte_reset ignored [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:127]
INFO: [Synth 8-994] send_byte_reset is declared here [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:73]
INFO: [Synth 8-994] read_enable_reset is declared here [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:81]
WARNING: [Synth 8-976] byte_to_send_reset has already been declared [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:128]
WARNING: [Synth 8-2654] second declaration of byte_to_send_reset ignored [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:128]
INFO: [Synth 8-994] byte_to_send_reset is declared here [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:89]
WARNING: [Synth 8-976] interrupt has already been declared [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:161]
WARNING: [Synth 8-2654] second declaration of interrupt ignored [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:161]
INFO: [Synth 8-994] interrupt is declared here [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:152]
WARNING: [Synth 8-2611] redeclaration of ansi port MouseDxRaw is not allowed [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Transceiver.v:133]
WARNING: [Synth 8-2611] redeclaration of ansi port MouseDyRaw is not allowed [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Transceiver.v:134]
WARNING: [Synth 8-2611] redeclaration of ansi port MouseDzRaw is not allowed [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Transceiver.v:135]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.547 ; gain = 163.551 ; free physical = 4186 ; free virtual = 84990
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processor_wrapper' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Processor_wrapper.v:23]
INFO: [Synth 8-638] synthesizing module 'ROM' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/ROM.v:23]
	Parameter RAMAddrWidth bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'Complete_Demo_ROM.txt' is read successfully [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/ROM.v:36]
INFO: [Synth 8-256] done synthesizing module 'ROM' (1#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/ROM.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/RAM.v:23]
	Parameter RAMBaseAddr bound to: 0 - type: integer 
	Parameter RAMAddrWidth bound to: 7 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'Complete_Demo_RAM.txt' is read successfully [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/RAM.v:47]
INFO: [Synth 8-256] done synthesizing module 'RAM' (2#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-638] synthesizing module 'Timer' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Timer.v:23]
	Parameter TimerBaseAddr bound to: 8'b11110000 
	Parameter InitialIterruptRate bound to: 100 - type: integer 
	Parameter InitialIterruptEnable bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'Timer' (3#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-638] synthesizing module 'LEDs' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/LEDs.v:23]
	Parameter LEDBaseAddr bound to: 8'b11000000 
INFO: [Synth 8-256] done synthesizing module 'LEDs' (4#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/LEDs.v:23]
INFO: [Synth 8-638] synthesizing module 'Processor' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Processor.v:23]
	Parameter IDLE bound to: 8'b11110000 
	Parameter GET_THREAD_START_ADDR_0 bound to: 8'b11110001 
	Parameter GET_THREAD_START_ADDR_1 bound to: 8'b11110010 
	Parameter GET_THREAD_START_ADDR_2 bound to: 8'b11110011 
	Parameter CHOOSE_OPP bound to: 8'b00000000 
	Parameter READ_FROM_MEM_TO_A bound to: 8'b00010000 
	Parameter READ_FROM_MEM_TO_B bound to: 8'b00010001 
	Parameter READ_FROM_MEM_0 bound to: 8'b00010010 
	Parameter READ_FROM_MEM_1 bound to: 8'b00010011 
	Parameter READ_FROM_MEM_2 bound to: 8'b00010100 
	Parameter WRITE_TO_MEM_FROM_A bound to: 8'b00100000 
	Parameter WRITE_TO_MEM_FROM_B bound to: 8'b00100001 
	Parameter WRITE_TO_MEM_0 bound to: 8'b00100010 
	Parameter DO_MATHS_OPP_SAVE_IN_A bound to: 8'b00110000 
	Parameter DO_MATHS_OPP_SAVE_IN_B bound to: 8'b00110001 
	Parameter DO_MATHS_OPP_0 bound to: 8'b00110010 
	Parameter IF_A_EQUALITY_B_GOTO bound to: 8'b01100000 
	Parameter EQUAL_TO bound to: 8'b00001001 
	Parameter GREATER_THAN bound to: 8'b00001010 
	Parameter LESS_THAN bound to: 8'b00001011 
	Parameter GOTO bound to: 8'b01110000 
	Parameter LOAD_PC0 bound to: 8'b01100111 
	Parameter LOAD_PC1 bound to: 8'b01101000 
	Parameter GOTO_IDLE bound to: 8'b01101001 
	Parameter FUNCTION_START bound to: 8'b10010000 
	Parameter RETURN bound to: 8'b10100000 
	Parameter DE_REFERENCE_A bound to: 8'b10110000 
	Parameter DE_REFERENCE_B bound to: 8'b10110001 
	Parameter DE_REFERENCE_P0 bound to: 8'b10111010 
	Parameter DE_REFERENCE_P1 bound to: 8'b10111011 
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-3848] Net STATE in module/entity Processor does not have driver. [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Processor.v:38]
INFO: [Synth 8-256] done synthesizing module 'Processor' (6#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Processor.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'BUS_INTERRUPTS_RAISE' does not match port width (2) of module 'Processor' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Processor_wrapper.v:95]
WARNING: [Synth 8-689] width (1) of port connection 'BUS_INTERRUPTS_ACK' does not match port width (2) of module 'Processor' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Processor_wrapper.v:96]
INFO: [Synth 8-638] synthesizing module 'MouseBusInterface' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Mouse_Bus_Interface.v:5]
	Parameter base_address bound to: 8'b10100000 
	Parameter address_width_in_bytes bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MouseWrapper' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseWrapper.v:6]
INFO: [Synth 8-638] synthesizing module 'Transceiver' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Transceiver.v:5]
INFO: [Synth 8-638] synthesizing module 'MouseTransmitter' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/mouseTransmitter.v:5]
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_BRING_CLK_LINE_LOW bound to: 1 - type: integer 
	Parameter STATE_BRING_DATA_LINE_LOW bound to: 2 - type: integer 
	Parameter STATE_START_SEND_DATA bound to: 3 - type: integer 
	Parameter STATE_SEND_DATA bound to: 4 - type: integer 
	Parameter STATE_SEND_PARITY_BIT bound to: 5 - type: integer 
	Parameter STATE_RELEASE_DATA_LINE bound to: 6 - type: integer 
	Parameter STATE_WAIT_FOR_LOW_DATA_LINE bound to: 7 - type: integer 
	Parameter STATE_WAIT_FOR_LOW_CLK_LINE bound to: 8 - type: integer 
	Parameter STATE_WAIT_FOR_DATA_CLK_RELEASE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MouseTransmitter' (7#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/mouseTransmitter.v:5]
INFO: [Synth 8-638] synthesizing module 'MouseReceiver' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/mouseReciever.v:5]
	Parameter STATE_CHECK_PARITY bound to: 3'b010 
	Parameter STATE_CHECK_START_BIT bound to: 3'b000 
	Parameter STATE_CHECK_BYTE bound to: 3'b001 
	Parameter STATE_CHECK_STOP_BIT bound to: 3'b011 
	Parameter STATE_ACKNOWLEDGEMENT bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'MouseReceiver' (8#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/mouseReciever.v:5]
INFO: [Synth 8-638] synthesizing module 'MouseMasterSM' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:5]
	Parameter STATE_INITIALISE bound to: 0 - type: integer 
	Parameter STATE_CHOOSE_MODE bound to: 1 - type: integer 
	Parameter STATE_ENTER_RESET_MODE bound to: 2 - type: integer 
	Parameter STATE_ENTER_REMOTE_MODE bound to: 3 - type: integer 
	Parameter STATE_ENTER_MICROSOFT_MODE bound to: 4 - type: integer 
	Parameter STATE_ENABLE_DATA_REPORTING bound to: 5 - type: integer 
	Parameter STATE_GET_MOUSE_DATA bound to: 6 - type: integer 
	Parameter STATE_ENTER_READ_DATA bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Microsoft_Mode' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Microsoft_Mode.v:6]
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_SET_SAMPLE_RATE_200 bound to: 1 - type: integer 
	Parameter STATE_SET_SAMPLE_RATE_200_SENT_CONFIRMATION bound to: 2 - type: integer 
	Parameter STATE_SET_SAMPLE_RATE_200_ACKNOWLEDGMENT bound to: 3 - type: integer 
	Parameter STATE_SEND_200_RATE bound to: 4 - type: integer 
	Parameter STATE_SEND_200_RATE_SENT_CONFIRMATION bound to: 5 - type: integer 
	Parameter STATE_SEND_200_RATE_ACKNOWLEDGMENT bound to: 6 - type: integer 
	Parameter STATE_SET_SAMPLE_RATE_100 bound to: 7 - type: integer 
	Parameter STATE_SET_SAMPLE_RATE_100_SENT_CONFIRMATION bound to: 8 - type: integer 
	Parameter STATE_SET_SAMPLE_RATE_100_ACKNOWLEDGMENT bound to: 9 - type: integer 
	Parameter STATE_SEND_100_RATE bound to: 10 - type: integer 
	Parameter STATE_SEND_100_RATE_SENT_CONFIRMATION bound to: 11 - type: integer 
	Parameter STATE_SEND_100_RATE_ACKNOWLEDGMENT bound to: 12 - type: integer 
	Parameter STATE_SET_SAMPLE_RATE_80 bound to: 13 - type: integer 
	Parameter STATE_SET_SAMPLE_RATE_80_SENT_CONFIRMATION bound to: 14 - type: integer 
	Parameter STATE_SET_SAMPLE_RATE_80_ACKNOWLEDGMENT bound to: 15 - type: integer 
	Parameter STATE_SEND_80_RATE bound to: 16 - type: integer 
	Parameter STATE_SEND_80_RATE_SENT_CONFIRMATION bound to: 17 - type: integer 
	Parameter STATE_SEND_80_RATE_ACKNOWLEDGMENT bound to: 18 - type: integer 
	Parameter STATE_READ_DEVICE_ID bound to: 19 - type: integer 
	Parameter STATE_READ_DEVICE_ID_SENT_CONFIRMATION bound to: 20 - type: integer 
	Parameter STATE_READ_DEVICE_ID_ACKNOWLEDGMENT bound to: 21 - type: integer 
	Parameter STATE_READ_DEVICE_ID_RAW_ID bound to: 22 - type: integer 
	Parameter STATE_MICROSOFT_FAILED bound to: 23 - type: integer 
	Parameter STATE_MICROSOFT_SUCCESS bound to: 24 - type: integer 
	Parameter SET_SAMPLE_ACKNOWLEDGED_FA bound to: 8'b11111010 
	Parameter SET_SAMPLE_ACKNOWLEDGED_F4 bound to: 8'b11110100 
	Parameter SET_SAMPLE_COMMAND bound to: 8'b11110011 
	Parameter GET_MOUSE_ID_COMMAND bound to: 8'b11110010 
	Parameter MOUSE_ID_MICROSOFT bound to: 8'b00000011 
	Parameter SAMPLE_200 bound to: 8'b11001000 
	Parameter SAMPLE_100 bound to: 8'b01100100 
	Parameter SAMPLE_80 bound to: 8'b01010000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Microsoft_Mode.v:107]
INFO: [Synth 8-256] done synthesizing module 'Microsoft_Mode' (9#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Microsoft_Mode.v:6]
INFO: [Synth 8-638] synthesizing module 'Reset_Mouse' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Reset_Mouse.v:10]
	Parameter STATE_INITIALISE bound to: 0 - type: integer 
	Parameter STATE_RESET_SEND bound to: 1 - type: integer 
	Parameter STATE_RESET_SENT_CONFIRMATION bound to: 2 - type: integer 
	Parameter STATE_RESET_ACKNOWLEDGE bound to: 3 - type: integer 
	Parameter STATE_SELF_TEST_PASSED bound to: 4 - type: integer 
	Parameter STATE_MOUSE_ID bound to: 5 - type: integer 
	Parameter STATE_RESET_SUCCESS bound to: 6 - type: integer 
	Parameter STATE_RESET_FAILED bound to: 7 - type: integer 
	Parameter STATE_IDLE bound to: 8 - type: integer 
	Parameter RESET_ACKNOWLEDGED_FA bound to: 8'b11111010 
	Parameter RESET_ACKNOWLEDGED_F4 bound to: 8'b11110100 
	Parameter RESET_SELF_PASS bound to: 8'b10101010 
	Parameter RESET_COMMAND bound to: 8'b11111111 
	Parameter MOUSE_ID bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'Reset_Mouse' (10#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Reset_Mouse.v:10]
INFO: [Synth 8-638] synthesizing module 'Mouse_Data' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Mouse_Data.v:5]
	Parameter STATE_GET_STATUS_BYTE bound to: 0 - type: integer 
	Parameter STATE_GET_DX_BYTE bound to: 1 - type: integer 
	Parameter STATE_GET_DY_BYTE bound to: 2 - type: integer 
	Parameter STATE_GET_DZ_BYTE bound to: 3 - type: integer 
	Parameter STATE_INTERRUPT bound to: 4 - type: integer 
	Parameter STATE_IDLE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mouse_Data' (11#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Mouse_Data.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'STATE' does not match port width (3) of module 'Mouse_Data' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:178]
INFO: [Synth 8-638] synthesizing module 'Remote_Mode' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Remote_Mode.v:5]
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_REMOTE_SEND bound to: 1 - type: integer 
	Parameter STATE_REMOTE_SENT_CONFIRMATION bound to: 2 - type: integer 
	Parameter STATE_REMOTE_ACKNOWLEDGE bound to: 3 - type: integer 
	Parameter STATE_REMOTE_SUCCESS bound to: 4 - type: integer 
	Parameter STATE_REMOTE_FAILED bound to: 5 - type: integer 
	Parameter REMOTE_ACKNOWLEDGED_FA bound to: 8'b11111010 
	Parameter REMOTE_ACKNOWLEDGED_F4 bound to: 8'b11110100 
	Parameter REMOTE_COMMAND bound to: 8'b11110000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Remote_Mode.v:74]
INFO: [Synth 8-256] done synthesizing module 'Remote_Mode' (12#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Remote_Mode.v:5]
INFO: [Synth 8-638] synthesizing module 'Data_Reporting_Mode' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Data_Reporitng_Mode.v:5]
	Parameter STATE_ENABLE_SEND bound to: 1 - type: integer 
	Parameter STATE_ENABLE_SENT_CONFIRMATION bound to: 2 - type: integer 
	Parameter STATE_ENABLE_ACKNOWLEDGE bound to: 3 - type: integer 
	Parameter STATE_ENABLE_SUCCESS bound to: 4 - type: integer 
	Parameter STATE_ENABLE_FAILED bound to: 5 - type: integer 
	Parameter ENABLE_ACKNOWLEDGED_FA bound to: 8'b11111010 
	Parameter ENABLE_ACKNOWLEDGED_F4 bound to: 8'b11110100 
	Parameter ENABLE_COMMAND bound to: 8'b11110100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Data_Reporitng_Mode.v:72]
INFO: [Synth 8-256] done synthesizing module 'Data_Reporting_Mode' (13#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Data_Reporitng_Mode.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'STATE' does not match port width (3) of module 'Data_Reporting_Mode' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:233]
INFO: [Synth 8-638] synthesizing module 'Read_Remote_Data' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Read_Remote_Data.v:5]
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_READ_DATA_SEND bound to: 1 - type: integer 
	Parameter STATE_READ_DATA_SENT_CONFIRMATION bound to: 2 - type: integer 
	Parameter STATE_READ_DATA_ACKNOWLEDGE bound to: 3 - type: integer 
	Parameter STATE_READ_DATA_SUCCESS bound to: 4 - type: integer 
	Parameter STATE_READ_DATA_FAILED bound to: 5 - type: integer 
	Parameter READ_DATA_ACKNOWLEDGED_FA bound to: 8'b11111010 
	Parameter READ_DATA_ACKNOWLEDGED_F4 bound to: 8'b11110100 
	Parameter READ_DATA_COMMAND bound to: 8'b11101011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Read_Remote_Data.v:74]
INFO: [Synth 8-256] done synthesizing module 'Read_Remote_Data' (14#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Read_Remote_Data.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'STATE' does not match port width (3) of module 'Read_Remote_Data' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:260]
WARNING: [Synth 8-3848] Net send_byte_data in module/entity MouseMasterSM does not have driver. [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:155]
WARNING: [Synth 8-3848] Net byte_to_send_data in module/entity MouseMasterSM does not have driver. [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:159]
INFO: [Synth 8-256] done synthesizing module 'MouseMasterSM' (15#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'CURRENT_STATE' does not match port width (3) of module 'MouseMasterSM' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Transceiver.v:172]
WARNING: [Synth 8-350] instance 'MSM' of module 'MouseMasterSM' requires 25 connections, but only 24 given [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Transceiver.v:149]
INFO: [Synth 8-638] synthesizing module 'Mouse_Coordinates' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Mouse_Coordinates.v:5]
	Parameter MouseLimitMaxX bound to: 160 - type: integer 
	Parameter MouseLimitMinX bound to: 0 - type: integer 
	Parameter MouseLimitMaxY bound to: 120 - type: integer 
	Parameter MouseLimitMinY bound to: 0 - type: integer 
	Parameter MouseSensitivity bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mouse_Coordinates' (16#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Mouse_Coordinates.v:5]
INFO: [Synth 8-256] done synthesizing module 'Transceiver' (17#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Transceiver.v:5]
WARNING: [Synth 8-350] instance 'T' of module 'Transceiver' requires 24 connections, but only 23 given [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseWrapper.v:35]
INFO: [Synth 8-638] synthesizing module 'MousePosition' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MousePosition.v:4]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_x_CHANGED bound to: 3'b001 
	Parameter STATE_Y_CHANGED bound to: 3'b010 
	Parameter STATE_X_Y_CHANGED bound to: 3'b011 
INFO: [Synth 8-256] done synthesizing module 'MousePosition' (18#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MousePosition.v:4]
WARNING: [Synth 8-689] width (8) of port connection 'Mouse_x_out' does not match port width (9) of module 'MousePosition' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseWrapper.v:77]
WARNING: [Synth 8-689] width (8) of port connection 'Mouse_y_out' does not match port width (9) of module 'MousePosition' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseWrapper.v:78]
INFO: [Synth 8-256] done synthesizing module 'MouseWrapper' (19#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseWrapper.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Mouse_Bus_Interface.v:46]
INFO: [Synth 8-638] synthesizing module 'ila_1' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.runs/synth_1/.Xil/Vivado-18838-tlf27.see.ed.ac.uk/realtime/ila_1_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ila_1' (20#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.runs/synth_1/.Xil/Vivado-18838-tlf27.see.ed.ac.uk/realtime/ila_1_stub.v:7]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Mouse_Bus_Interface.v:74]
INFO: [Synth 8-256] done synthesizing module 'MouseBusInterface' (21#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Mouse_Bus_Interface.v:5]
INFO: [Synth 8-638] synthesizing module 'SEVEN_SEG_BUS_INTERFACE' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/SEVEN_SEG_BUS_INTERFACE.v:4]
	Parameter base_address bound to: 8'b11010000 
	Parameter seven_seg_addr_width bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper_SevenSeg' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'Generic_counter' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/sources_1/imports/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 17 - type: integer 
	Parameter COUNTER_MAX bound to: 9999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter' (22#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/sources_1/imports/new/Generic_counter.v:23]
WARNING: [Synth 8-350] instance 'Bit17Counter' of module 'Generic_counter' requires 5 connections, but only 4 given [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/new/Top.v:55]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized0' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/sources_1/imports/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter COUNTER_MAX bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized0' (22#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/sources_1/imports/new/Generic_counter.v:23]
WARNING: [Synth 8-350] instance 'counter_1' of module 'Generic_counter' requires 5 connections, but only 4 given [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/new/Top.v:67]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized1' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/sources_1/imports/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter COUNTER_MAX bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized1' (22#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/sources_1/imports/new/Generic_counter.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'COUNT' does not match port width (5) of module 'Generic_counter__parameterized1' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/new/Top.v:84]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized2' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/sources_1/imports/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter COUNTER_MAX bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized2' (22#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/sources_1/imports/new/Generic_counter.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'COUNT' does not match port width (5) of module 'Generic_counter__parameterized2' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/new/Top.v:97]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized3' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/sources_1/imports/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter COUNTER_MAX bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized3' (22#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/sources_1/imports/new/Generic_counter.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'COUNT' does not match port width (5) of module 'Generic_counter__parameterized3' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/new/Top.v:110]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized4' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/sources_1/imports/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter COUNTER_MAX bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized4' (22#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/sources_1/imports/new/Generic_counter.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'COUNT' does not match port width (5) of module 'Generic_counter__parameterized4' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/new/Top.v:123]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized5' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/sources_1/imports/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter COUNTER_MAX bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized5' (22#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/sources_1/imports/new/Generic_counter.v:23]
WARNING: [Synth 8-350] instance 'counter_2_bit' of module 'Generic_counter' requires 5 connections, but only 4 given [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/new/Top.v:133]
INFO: [Synth 8-638] synthesizing module 'Mux_4_bit' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/new/Mux_4_bit.v:23]
INFO: [Synth 8-226] default block is never used [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/new/Mux_4_bit.v:33]
INFO: [Synth 8-256] done synthesizing module 'Mux_4_bit' (23#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/new/Mux_4_bit.v:23]
INFO: [Synth 8-638] synthesizing module 'DecodingTheWorld_case' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Downloads/DecodingTheWorld_case.v:23]
INFO: [Synth 8-226] default block is never used [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Downloads/DecodingTheWorld_case.v:34]
INFO: [Synth 8-226] default block is never used [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Downloads/DecodingTheWorld_case.v:46]
INFO: [Synth 8-256] done synthesizing module 'DecodingTheWorld_case' (24#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Downloads/DecodingTheWorld_case.v:23]
INFO: [Synth 8-256] done synthesizing module 'Wrapper_SevenSeg' (25#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/imports/new/Top.v:23]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/SEVEN_SEG_BUS_INTERFACE.v:62]
WARNING: [Synth 8-3848] Net RESET in module/entity SEVEN_SEG_BUS_INTERFACE does not have driver. [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/SEVEN_SEG_BUS_INTERFACE.v:31]
INFO: [Synth 8-256] done synthesizing module 'SEVEN_SEG_BUS_INTERFACE' (26#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/SEVEN_SEG_BUS_INTERFACE.v:4]
WARNING: [Synth 8-3848] Net BUS_INTERRUPTS_ACK_MOUSE in module/entity Processor_wrapper does not have driver. [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Processor_wrapper.v:51]
WARNING: [Synth 8-3848] Net BUS_INTERRUPTS_ACK_TIMER in module/entity Processor_wrapper does not have driver. [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Processor_wrapper.v:50]
INFO: [Synth 8-256] done synthesizing module 'Processor_wrapper' (27#1) [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Processor_wrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.812 ; gain = 195.816 ; free physical = 4148 ; free virtual = 84952
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MSM:RESEND_DATA to constant 0 [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/Transceiver.v:149]
WARNING: [Synth 8-3295] tying undriven pin seven_seg:RESET to constant 0 [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/SEVEN_SEG_BUS_INTERFACE.v:29]
WARNING: [Synth 8-3295] tying undriven pin Timer:BUS_INTERRUPT_ACK to constant 0 [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/Processor_wrapper.v:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.812 ; gain = 195.816 ; free physical = 4148 ; free virtual = 84953
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/constrs_1/imports/new/Wrapper.xdc]
Finished Parsing XDC File [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/constrs_1/imports/new/Wrapper.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1421.844 ; gain = 0.000 ; free physical = 3986 ; free virtual = 84791
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3984 ; free virtual = 84788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3983 ; free virtual = 84787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3985 ; free virtual = 84789
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ROM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "DownCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Timer" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "TransmitTimerValue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_reg' in module 'Processor'
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "NextProgCounterOffset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextBusDataOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextRegSelect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextProgContext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'Curr_State_reg' in module 'MouseTransmitter'
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Next_MouseDataOutWE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'Curr_State_reg' in module 'MouseReceiver'
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ByteReceived" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_current_reg' in module 'Microsoft_Mode'
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "success_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_current_reg' in module 'Reset_Mouse'
INFO: [Synth 8-5544] ROM "send_byte_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_to_send_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_enable_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "success_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_current_reg' in module 'Mouse_Data'
INFO: [Synth 8-5544] ROM "send_interrupt_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_byte_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_current_reg' in module 'Remote_Mode'
INFO: [Synth 8-5544] ROM "send_byte_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_to_send_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_read_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "success_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_current_reg' in module 'Data_Reporting_Mode'
INFO: [Synth 8-5544] ROM "send_byte_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_to_send_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_read_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "success_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_current_reg' in module 'Read_Remote_Data'
INFO: [Synth 8-5544] ROM "send_byte_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_to_send_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_read_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "success_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'read_enable_current_reg' into 'send_byte_current_reg' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/MouseMasterSM.v:275]
INFO: [Synth 8-802] inferred FSM for state register 'state_current_reg' in module 'MouseMasterSM'
INFO: [Synth 8-5544] ROM "counter_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5562] The signal Mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
 GET_THREAD_START_ADDR_2 |                            00000 |                         11110011
              CHOOSE_OPP |                            00001 |                         00000000
      READ_FROM_MEM_TO_A |                            00010 |                         00010000
      READ_FROM_MEM_TO_B |                            00011 |                         00010001
         READ_FROM_MEM_0 |                            00100 |                         00010010
         READ_FROM_MEM_1 |                            00101 |                         00010011
         READ_FROM_MEM_2 |                            00110 |                         00010100
     WRITE_TO_MEM_FROM_A |                            00111 |                         00100000
     WRITE_TO_MEM_FROM_B |                            01000 |                         00100001
          WRITE_TO_MEM_0 |                            01001 |                         00100010
  DO_MATHS_OPP_SAVE_IN_A |                            01010 |                         00110000
  DO_MATHS_OPP_SAVE_IN_B |                            01011 |                         00110001
          DO_MATHS_OPP_0 |                            01100 |                         00110010
    IF_A_EQUALITY_B_GOTO |                            01101 |                         01100000
                    GOTO |                            01110 |                         01110000
               GOTO_IDLE |                            01111 |                         01101001
                    IDLE |                            10000 |                         11110000
 GET_THREAD_START_ADDR_0 |                            10001 |                         11110001
 GET_THREAD_START_ADDR_1 |                            10010 |                         11110010
          FUNCTION_START |                            10011 |                         10010000
                LOAD_PC0 |                            10100 |                         01100111
                  RETURN |                            10101 |                         10100000
                LOAD_PC1 |                            10110 |                         01101000
          DE_REFERENCE_A |                            10111 |                         10110000
          DE_REFERENCE_B |                            11000 |                         10110001
         DE_REFERENCE_P0 |                            11001 |                         10111010
         DE_REFERENCE_P1 |                            11010 |                         10111011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_reg' using encoding 'sequential' in module 'Processor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0000 |                             0000
STATE_BRING_CLK_LINE_LOW |                             0001 |                             0001
STATE_BRING_DATA_LINE_LOW |                             0010 |                             0010
   STATE_START_SEND_DATA |                             0011 |                             0011
         STATE_SEND_DATA |                             0100 |                             0100
   STATE_SEND_PARITY_BIT |                             0101 |                             0101
 STATE_RELEASE_DATA_LINE |                             0110 |                             0110
STATE_WAIT_FOR_LOW_DATA_LINE |                             0111 |                             0111
STATE_WAIT_FOR_LOW_CLK_LINE |                             1000 |                             1000
STATE_WAIT_FOR_DATA_CLK_RELEASE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Curr_State_reg' using encoding 'sequential' in module 'MouseTransmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
   STATE_CHECK_START_BIT |                              000 |                              000
        STATE_CHECK_BYTE |                              001 |                              001
      STATE_CHECK_PARITY |                              010 |                              010
    STATE_CHECK_STOP_BIT |                              011 |                              011
   STATE_ACKNOWLEDGEMENT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Curr_State_reg' using encoding 'sequential' in module 'MouseReceiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                            00000 |                            00000
STATE_SET_SAMPLE_RATE_200 |                            00001 |                            00001
STATE_SET_SAMPLE_RATE_200_SENT_CONFIRMATION |                            00010 |                            00010
STATE_SET_SAMPLE_RATE_200_ACKNOWLEDGMENT |                            00011 |                            00011
     STATE_SEND_200_RATE |                            00100 |                            00100
STATE_SEND_200_RATE_SENT_CONFIRMATION |                            00101 |                            00101
STATE_SEND_200_RATE_ACKNOWLEDGMENT |                            00110 |                            00110
STATE_SET_SAMPLE_RATE_100 |                            00111 |                            00111
STATE_SET_SAMPLE_RATE_100_SENT_CONFIRMATION |                            01000 |                            01000
STATE_SET_SAMPLE_RATE_100_ACKNOWLEDGMENT |                            01001 |                            01001
     STATE_SEND_100_RATE |                            01010 |                            01010
STATE_SEND_100_RATE_SENT_CONFIRMATION |                            01011 |                            01011
STATE_SEND_100_RATE_ACKNOWLEDGMENT |                            01100 |                            01100
STATE_SET_SAMPLE_RATE_80 |                            01101 |                            01101
STATE_SET_SAMPLE_RATE_80_SENT_CONFIRMATION |                            01110 |                            01110
STATE_SET_SAMPLE_RATE_80_ACKNOWLEDGMENT |                            01111 |                            01111
      STATE_SEND_80_RATE |                            10000 |                            10000
STATE_SEND_80_RATE_SENT_CONFIRMATION |                            10001 |                            10001
STATE_SEND_80_RATE_ACKNOWLEDGMENT |                            10010 |                            10010
    STATE_READ_DEVICE_ID |                            10011 |                            10011
STATE_READ_DEVICE_ID_SENT_CONFIRMATION |                            10100 |                            10100
STATE_READ_DEVICE_ID_ACKNOWLEDGMENT |                            10101 |                            10101
STATE_READ_DEVICE_ID_RAW_ID |                            10110 |                            10110
 STATE_MICROSOFT_SUCCESS |                            10111 |                            11000
  STATE_MICROSOFT_FAILED |                            11000 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_current_reg' using encoding 'sequential' in module 'Microsoft_Mode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                        000000001 |                             1000
        STATE_INITIALISE |                        000000010 |                             0000
        STATE_RESET_SEND |                        000000100 |                             0001
STATE_RESET_SENT_CONFIRMATION |                        000001000 |                             0010
 STATE_RESET_ACKNOWLEDGE |                        000010000 |                             0011
  STATE_SELF_TEST_PASSED |                        000100000 |                             0100
          STATE_MOUSE_ID |                        001000000 |                             0101
     STATE_RESET_SUCCESS |                        010000000 |                             0110
      STATE_RESET_FAILED |                        100000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_current_reg' using encoding 'one-hot' in module 'Reset_Mouse'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              101
   STATE_GET_STATUS_BYTE |                              001 |                              000
       STATE_GET_DX_BYTE |                              010 |                              001
       STATE_GET_DY_BYTE |                              011 |                              010
       STATE_GET_DZ_BYTE |                              100 |                              011
         STATE_INTERRUPT |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_current_reg' using encoding 'sequential' in module 'Mouse_Data'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
       STATE_REMOTE_SEND |                              001 |                              001
STATE_REMOTE_SENT_CONFIRMATION |                              010 |                              010
STATE_REMOTE_ACKNOWLEDGE |                              011 |                              011
    STATE_REMOTE_SUCCESS |                              100 |                              100
     STATE_REMOTE_FAILED |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_current_reg' using encoding 'sequential' in module 'Remote_Mode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
       STATE_ENABLE_SEND |                            00001 |                              001
STATE_ENABLE_SENT_CONFIRMATION |                            00010 |                              010
STATE_ENABLE_ACKNOWLEDGE |                            00100 |                              011
    STATE_ENABLE_SUCCESS |                            01000 |                              100
     STATE_ENABLE_FAILED |                            10000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_current_reg' using encoding 'one-hot' in module 'Data_Reporting_Mode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
    STATE_READ_DATA_SEND |                              001 |                              001
STATE_READ_DATA_SENT_CONFIRMATION |                              010 |                              010
STATE_READ_DATA_ACKNOWLEDGE |                              011 |                              011
 STATE_READ_DATA_SUCCESS |                              100 |                              100
  STATE_READ_DATA_FAILED |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_current_reg' using encoding 'sequential' in module 'Read_Remote_Data'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
        STATE_INITIALISE |                              000 |                             0000
  STATE_ENTER_RESET_MODE |                              001 |                             0010
       STATE_CHOOSE_MODE |                              010 |                             0001
 STATE_ENTER_REMOTE_MODE |                              011 |                             0011
STATE_ENTER_MICROSOFT_MODE |                              100 |                             0100
STATE_ENABLE_DATA_REPORTING |                              101 |                             0101
    STATE_GET_MOUSE_DATA |                              110 |                             0110
   STATE_ENTER_READ_DATA |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_current_reg' using encoding 'sequential' in module 'MouseMasterSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3977 ; free virtual = 84782
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	                8 Bit    Registers := 35    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 55    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   9 Input     24 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  10 Input     17 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	  12 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	 255 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	  27 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 31    
	   5 Input      8 Bit        Muxes := 1     
	  25 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 2     
	  16 Input      7 Bit        Muxes := 1     
	  43 Input      5 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 36    
	  27 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 7     
	  25 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 22    
	   8 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ROM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	 255 Input      8 Bit        Muxes := 1     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module LEDs 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
Module Processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	  27 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	  43 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 9     
Module MouseTransmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	  10 Input     17 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 8     
Module MouseReceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module Microsoft_Mode 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  25 Input      8 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 6     
Module Reset_Mouse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   9 Input     24 Bit        Muxes := 1     
	  12 Input      9 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module Mouse_Data 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 10    
Module Remote_Mode 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module Data_Reporting_Mode 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module Read_Remote_Data 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module MouseMasterSM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 13    
	   8 Input      8 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   8 Input      1 Bit        Muxes := 16    
Module Mouse_Coordinates 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module Transceiver 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MousePosition 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module MouseBusInterface 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Generic_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Generic_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Generic_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Generic_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Generic_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Generic_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Generic_counter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Mux_4_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module DecodingTheWorld_case 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module SEVEN_SEG_BUS_INTERFACE 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3970 ; free virtual = 84775
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "DownCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Timer" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "TransmitTimerValue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'T/R/ClkMouseInDly_reg' into 'T/T/ClkMouseInDly_reg' [/home/s1645821/git/assessment2/Digital-Lab-4/Processor/Processor.srcs/sources_1/imports/mouseReciever.v:27]
INFO: [Synth 8-5546] ROM "T/T/Next_State" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3968 ; free virtual = 84773
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3968 ; free virtual = 84773

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5562] The signal RAM/Mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------------+-------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-----------------------------+
|Module Name       | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG | RAMB18 | RAMB36 | Hierarchical Name           | 
+------------------+-------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-----------------------------+
|Processor_wrapper | RAM/Mem_reg | 128 x 8(READ_FIRST)    | W | R |                        |   |   | Port A  | 1      | 0      | Processor_wrapper/extram__2 | 
+------------------+-------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-----------------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/CurrProgCounterOffset_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ROM/DATA_reg[2] )
WARNING: [Synth 8-3332] Sequential element (\ROM/DATA_reg[2] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[8] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[9] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[10] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[11] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[12] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[13] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[14] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[15] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[16] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[17] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[18] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[19] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[20] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[21] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[22] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[23] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[24] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[25] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[26] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[27] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[28] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[29] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[30] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Timer_reg[31] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/InterruptRate_reg[7] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/InterruptRate_reg[6] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/InterruptRate_reg[5] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/InterruptRate_reg[4] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/InterruptRate_reg[3] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/InterruptRate_reg[2] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/InterruptRate_reg[1] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/InterruptRate_reg[0] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[31] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[30] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[29] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[28] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[27] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[26] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[25] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[24] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[23] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[22] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[21] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[20] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[19] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[18] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[17] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[16] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[15] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[14] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[13] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[12] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[11] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[10] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[9] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[8] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[7] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[6] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[5] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[4] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[3] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[2] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[1] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/LastTime_reg[0] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/InterruptEnable_reg ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/TargetReached_reg ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Timer/Interrupt_reg ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Processor/CurrProgCounterOffset_reg[1] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Processor/CurrInterruptAck_reg[1] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\Processor/CurrInterruptAck_reg[0] ) is unused and will be removed from module Processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (\T/MSM/data/z_current_reg[7] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\T/MSM/data/z_current_reg[6] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\T/MSM/data/z_current_reg[5] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\T/MSM/data/z_current_reg[4] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\T/MSM/data/z_current_reg[3] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\T/MSM/data/z_current_reg[2] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\T/MSM/data/z_current_reg[1] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\T/MSM/data/z_current_reg[0] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\T/coordinates/MouseZ_reg[7] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\T/coordinates/MouseZ_reg[6] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\T/coordinates/MouseZ_reg[5] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\T/coordinates/MouseZ_reg[4] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\T/coordinates/MouseZ_reg[3] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\T/coordinates/MouseZ_reg[2] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\T/coordinates/MouseZ_reg[1] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\T/coordinates/MouseZ_reg[0] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\mouse_position/Y_CURRENT_reg[7] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\mouse_position/Y_CURRENT_reg[6] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\mouse_position/Y_CURRENT_reg[5] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\mouse_position/Y_CURRENT_reg[4] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\mouse_position/Y_CURRENT_reg[3] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\mouse_position/Y_CURRENT_reg[2] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\mouse_position/Y_CURRENT_reg[1] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\mouse_position/Y_CURRENT_reg[0] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\mouse_position/X_CURRENT_reg[7] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\mouse_position/X_CURRENT_reg[6] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\mouse_position/X_CURRENT_reg[5] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\mouse_position/X_CURRENT_reg[4] ) is unused and will be removed from module MouseWrapper.
WARNING: [Synth 8-3332] Sequential element (\mouse_position/X_CURRENT_reg[3] ) is unused and will be removed from module MouseWrapper.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3957 ; free virtual = 84761
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3957 ; free virtual = 84761

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3957 ; free virtual = 84761
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3898 ; free virtual = 84703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3898 ; free virtual = 84702
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \RAM/Mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3874 ; free virtual = 84679
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3872 ; free virtual = 84677
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3872 ; free virtual = 84677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3872 ; free virtual = 84676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3872 ; free virtual = 84676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3872 ; free virtual = 84676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_1         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |ila_1    |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |    52|
|4     |LUT1     |   125|
|5     |LUT2     |   104|
|6     |LUT3     |    97|
|7     |LUT4     |   145|
|8     |LUT5     |   119|
|9     |LUT6     |   290|
|10    |MUXF7    |    17|
|11    |RAMB18E1 |     1|
|12    |FDRE     |   426|
|13    |FDSE     |    18|
|14    |IBUF     |     2|
|15    |IOBUF    |     2|
|16    |OBUF     |    20|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------+--------------------------------+------+
|      |Instance                   |Module                          |Cells |
+------+---------------------------+--------------------------------+------+
|1     |top                        |                                |  1419|
|2     |  LEDs                     |LEDs                            |     8|
|3     |  Processor                |Processor                       |   255|
|4     |    ALU0                   |ALU                             |    50|
|5     |  RAM                      |RAM                             |     2|
|6     |  ROM                      |ROM                             |    55|
|7     |  Timer                    |Timer                           |   140|
|8     |  mouse_interface          |MouseBusInterface               |   825|
|9     |    mouse                  |MouseWrapper                    |   739|
|10    |      T                    |Transceiver                     |   737|
|11    |        MSM                |MouseMasterSM                   |   412|
|12    |          data             |Mouse_Data                      |    43|
|13    |          data_reporting   |Data_Reporting_Mode             |    33|
|14    |          microsoft        |Microsoft_Mode                  |    53|
|15    |          read_remote_data |Read_Remote_Data                |    43|
|16    |          remote           |Remote_Mode                     |    29|
|17    |          reset            |Reset_Mouse                     |   135|
|18    |        R                  |MouseReceiver                   |   127|
|19    |        T                  |MouseTransmitter                |   128|
|20    |        coordinates        |Mouse_Coordinates               |    56|
|21    |  seven_seg                |SEVEN_SEG_BUS_INTERFACE         |   107|
|22    |    seven_seg              |Wrapper_SevenSeg                |    78|
|23    |      Bit17Counter         |Generic_counter                 |    59|
|24    |      counter_2_bit        |Generic_counter__parameterized5 |    19|
+------+---------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3873 ; free virtual = 84677
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 154 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1421.844 ; gain = 79.289 ; free physical = 3872 ; free virtual = 84677
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1421.844 ; gain = 521.848 ; free physical = 3872 ; free virtual = 84677
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
188 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1435.859 ; gain = 427.340 ; free physical = 3871 ; free virtual = 84676
report_utilization: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1467.883 ; gain = 0.000 ; free physical = 3873 ; free virtual = 84678
INFO: [Common 17-206] Exiting Vivado at Fri Mar 13 20:22:24 2020...
