<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_cnn_0_0_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_cnn_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_1_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_blk_mem_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_2_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_blk_mem_gen_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
	</Run>
	<Run Id="design_1_axi_cdma_0_0_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_axi_cdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_1_2_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_blk_mem_gen_1_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_1_1_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_blk_mem_gen_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_1_0_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_blk_mem_gen_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_0_0_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_2_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_axi_smc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_4_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_axi_bram_ctrl_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_0_3_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_axi_bram_ctrl_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_2_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_axi_bram_ctrl_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_0_1_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_axi_bram_ctrl_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_0_2_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_axi_gpio_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_50M_2_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_rst_ps7_0_50M_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_0_0_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_cnn_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
		<Parent Id="design_1_axi_cdma_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_1_2_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_1_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_1_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_axi_smc_2_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_4_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_2_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_1_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_2_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_50M_2_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/serval/daniel_shih/cnn_circuit/vivado_pro/reM/project_1/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_cnn_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
		<Parent Id="design_1_axi_cdma_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_1_2_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_1_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_1_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_axi_smc_2_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_4_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_2_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_1_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_2_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_50M_2_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
</Runs>

