{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681922398154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681922398156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 18:39:57 2023 " "Processing started: Wed Apr 19 18:39:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681922398156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922398156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Micro -c Micro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Micro -c Micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922398156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681922398598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681922398598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/registers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681922404514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681922404518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoriaram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/memoriaRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681922404522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoriarom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/memoriaROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681922404526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681922404530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file regpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regPC " "Found entity 1: regPC" {  } { { "regPC.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/regPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681922404534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/ImmGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681922404538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404538 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.sv " "Entity \"MUX\" obtained from \"MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "MUX.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1681922404542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681922404542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/ALUControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681922404546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681922404550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681922404555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681922404557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n top_verif.sv(3) " "Verilog HDL Declaration information at top_verif.sv(3): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "top_verif.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top_verif.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681922404560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex0 HEX0 top_verif.sv(10) " "Verilog HDL Declaration information at top_verif.sv(10): object \"hex0\" differs only in case from object \"HEX0\" in the same scope" {  } { { "top_verif.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top_verif.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681922404560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex1 HEX1 top_verif.sv(10) " "Verilog HDL Declaration information at top_verif.sv(10): object \"hex1\" differs only in case from object \"HEX1\" in the same scope" {  } { { "top_verif.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top_verif.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681922404560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex2 HEX2 top_verif.sv(10) " "Verilog HDL Declaration information at top_verif.sv(10): object \"hex2\" differs only in case from object \"HEX2\" in the same scope" {  } { { "top_verif.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top_verif.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681922404560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex3 HEX3 top_verif.sv(10) " "Verilog HDL Declaration information at top_verif.sv(10): object \"hex3\" differs only in case from object \"HEX3\" in the same scope" {  } { { "top_verif.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top_verif.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681922404560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_verif.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_verif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_verif " "Found entity 1: top_verif" {  } { { "top_verif.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top_verif.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681922404561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_CTRL " "Found entity 1: MEM_CTRL" {  } { { "MEM_CTRL.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/MEM_CTRL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681922404565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "GPIO.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/GPIO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681922404569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/hex7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681922404574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ddata_w2 top_verif.sv(23) " "Verilog HDL Implicit Net warning at top_verif.sv(23): created implicit net for \"ddata_w2\"" {  } { { "top_verif.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top_verif.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922404574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_verif " "Elaborating entity \"top_verif\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681922404605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "top_verif.sv" "RAM" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top_verif.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922404625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "top_verif.sv" "ROM" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top_verif.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922404646 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Cargando ROM.... memoriaROM.sv(14) " "Verilog HDL Display System Task info at memoriaROM.sv(14): Cargando ROM...." {  } { { "memoriaROM.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/memoriaROM.sv" 14 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404650 "|top_verif|memoriaROM:ROM"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 1023 memoriaROM.sv(15) " "Verilog HDL warning at memoriaROM.sv(15): number of words (6) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "memoriaROM.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/memoriaROM.sv" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1681922404651 "|top_verif|memoriaROM:ROM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ROM CARGADA! memoriaROM.sv(16) " "Verilog HDL Display System Task info at memoriaROM.sv(16): ROM CARGADA!" {  } { { "memoriaROM.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/memoriaROM.sv" 16 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922404651 "|top_verif|memoriaROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 memoriaROM.sv(10) " "Net \"ROM.data_a\" at memoriaROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaROM.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/memoriaROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681922404678 "|top_verif|memoriaROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 memoriaROM.sv(10) " "Net \"ROM.waddr_a\" at memoriaROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaROM.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/memoriaROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681922404678 "|top_verif|memoriaROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 memoriaROM.sv(10) " "Net \"ROM.we_a\" at memoriaROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaROM.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/memoriaROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681922404678 "|top_verif|memoriaROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top " "Elaborating entity \"top\" for hierarchy \"top:top\"" {  } { { "top_verif.sv" "top" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top_verif.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922404685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.sv(35) " "Verilog HDL assignment warning at top.sv(35): truncated value with size 32 to match size of target (10)" {  } { { "top.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681922404685 "|top_verif|top:top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regPC top:top\|regPC:PC_a " "Elaborating entity \"regPC\" for hierarchy \"top:top\|regPC:PC_a\"" {  } { { "top.sv" "PC_a" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922404694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU top:top\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"top:top\|ALU:ALU\"" {  } { { "top.sv" "ALU" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922404700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers top:top\|registers:Registers " "Elaborating entity \"registers\" for hierarchy \"top:top\|registers:Registers\"" {  } { { "top.sv" "Registers" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922404708 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i registers.sv(15) " "Verilog HDL Always Construct warning at registers.sv(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "registers.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/registers.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681922404717 "|top_verif|top:top|registers:Registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen top:top\|ImmGen:ImmGen " "Elaborating entity \"ImmGen\" for hierarchy \"top:top\|ImmGen:ImmGen\"" {  } { { "top.sv" "ImmGen" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922404788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:top\|adder:Add " "Elaborating entity \"adder\" for hierarchy \"top:top\|adder:Add\"" {  } { { "top.sv" "Add" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922404795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX top:top\|MUX:MUXAddSum " "Elaborating entity \"MUX\" for hierarchy \"top:top\|MUX:MUXAddSum\"" {  } { { "top.sv" "MUXAddSum" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922404800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl top:top\|ALUControl:ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"top:top\|ALUControl:ALUControl\"" {  } { { "top.sv" "ALUControl" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922404807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control top:top\|control:conrtol " "Elaborating entity \"control\" for hierarchy \"top:top\|control:conrtol\"" {  } { { "top.sv" "conrtol" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922404812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_CTRL MEM_CTRL:mem_ctrl " "Elaborating entity \"MEM_CTRL\" for hierarchy \"MEM_CTRL:mem_ctrl\"" {  } { { "top_verif.sv" "mem_ctrl" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top_verif.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922404817 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "MEM_CTRL.sv(24) " "Verilog HDL Case Statement warning at MEM_CTRL.sv(24): can't check case statement for completeness because the case expression has too many possible states" {  } { { "MEM_CTRL.sv" "" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/MEM_CTRL.sv" 24 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1681922404818 "|top_verif|MEM_CTRL:mem_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:gpio " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:gpio\"" {  } { { "top_verif.sv" "gpio" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top_verif.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922404825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:HEX0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:HEX0\"" {  } { { "top_verif.sv" "HEX0" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/top_verif.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922404832 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|RAM " "RAM logic \"memoriaRAM:RAM\|RAM\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.sv" "RAM" { Text "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/memoriaRAM.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1681922405877 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1681922405877 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/db/Micro.ram0_memoriaROM_971eb8bb.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/PABLO/Desktop/MicroFase4_Final_restored/db/Micro.ram0_memoriaROM_971eb8bb.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1681922405896 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681922407620 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681922409598 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681922411369 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PABLO/Desktop/MicroFase4_Final_restored/output_files/Micro.map.smsg " "Generated suppressed messages file C:/Users/PABLO/Desktop/MicroFase4_Final_restored/output_files/Micro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922411438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681922411580 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681922411580 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2815 " "Implemented 2815 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681922411743 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681922411743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2753 " "Implemented 2753 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681922411743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681922411743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681922411755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 18:40:11 2023 " "Processing ended: Wed Apr 19 18:40:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681922411755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681922411755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681922411755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681922411755 ""}
