// Seed: 183316890
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always_comb
  `define pp_4 0
  wire id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output tri id_6,
    input supply0 id_7,
    output wire id_8,
    output supply1 id_9
);
  wire id_11, id_12, id_13, id_14;
  module_0(
      id_13, id_11, id_13
  );
endmodule
