#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec  7 22:30:50 2022
# Process ID: 12828
# Current directory: D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/impl_1
# Command line: vivado.exe -log base_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source base_wrapper.tcl -notrace
# Log file: D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/impl_1/base_wrapper.vdi
# Journal file: D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/DESKTOP/Integrated/lab4/lab4/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2019/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.cache/ip 
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 387.426 ; gain = 56.078
Command: link_design -top base_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 783.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc] for cell 'base_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc] for cell 'base_i/processing_system7_0/inst'
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc] for cell 'base_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc:204]
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc] for cell 'base_i/axi_vdma_0/U0'
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc] for cell 'base_i/axi_vdma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc:204]
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc] for cell 'base_i/axi_vdma_1/U0'
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0_board.xdc] for cell 'base_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0_board.xdc] for cell 'base_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0.xdc] for cell 'base_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0.xdc] for cell 'base_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_intc_0_0/base_axi_intc_0_0.xdc] for cell 'base_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_intc_0_0/base_axi_intc_0_0.xdc] for cell 'base_i/axi_intc_0/U0'
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_1/bd_b441_psr_aclk_0_board.xdc] for cell 'base_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_1/bd_b441_psr_aclk_0_board.xdc] for cell 'base_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_1/bd_b441_psr_aclk_0.xdc] for cell 'base_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_1/bd_b441_psr_aclk_0.xdc] for cell 'base_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc]
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_clk_10MHz'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bclk'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lrclk'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_o'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_i'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[4]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[5]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[5]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[4]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[5]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[4]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[4]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[5]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[6]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[7]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[8]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[9]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[10]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[11]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[12]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[13]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[14]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[15]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[16]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[17]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[18]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[19]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io1_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io0_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_sck_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_ss_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_n'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_n'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_n'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_n'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:116]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports hdmi_in_clk_p]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:116]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_n'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:126]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:127]
Finished Parsing XDC File [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc]
Parsing XDC File [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/vivado/constraints/base.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports hdmi_in_clk_p]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/vivado/constraints/base.xdc:116]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/vivado/constraints/base.xdc]
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0_clocks.xdc] for cell 'base_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0_clocks.xdc] for cell 'base_i/axi_vdma_0/U0'
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0_clocks.xdc] for cell 'base_i/axi_vdma_1/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0_clocks.xdc] for cell 'base_i/axi_vdma_1/U0'
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_intc_0_0/base_axi_intc_0_0_clocks.xdc] for cell 'base_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_intc_0_0/base_axi_intc_0_0_clocks.xdc] for cell 'base_i/axi_intc_0/U0'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1006.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 198 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 194 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

13 Infos, 135 Warnings, 102 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1006.641 ; gain = 619.215
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1016.801 ; gain = 10.160

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1adcb1638

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1597.020 ; gain = 580.219

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 16 inverter(s) to 66 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 184a0de37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1795.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 167 cells and removed 696 cells
INFO: [Opt 31-1021] In phase Retarget, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: 15665f89f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1795.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 679 cells and removed 2288 cells
INFO: [Opt 31-1021] In phase Constant propagation, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1012461ac

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1795.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 9308 cells
INFO: [Opt 31-1021] In phase Sweep, 178 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1012461ac

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1795.703 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1012461ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1795.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1012461ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1795.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             167  |             696  |                                             30  |
|  Constant propagation         |             679  |            2288  |                                             40  |
|  Sweep                        |               0  |            9308  |                                            178  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             30  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1795.703 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 227beae44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1795.703 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.156 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 19 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 27 newly gated: 4 Total Ports: 38
Ending PowerOpt Patch Enables Task | Checksum: 18842f76e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 2006.730 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18842f76e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2006.730 ; gain = 211.027

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18842f76e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2006.730 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2006.730 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15d86c28e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2006.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 135 Warnings, 102 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2006.730 ; gain = 1000.090
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2006.730 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2006.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/impl_1/base_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2006.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file base_wrapper_drc_opted.rpt -pb base_wrapper_drc_opted.pb -rpx base_wrapper_drc_opted.rpx
Command: report_drc -file base_wrapper_drc_opted.rpt -pb base_wrapper_drc_opted.pb -rpx base_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/impl_1/base_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2006.730 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 139f9226b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2006.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 101c14f62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2492c13dc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2492c13dc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2006.730 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2492c13dc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f347b35b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 1146 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 464 nets or cells. Created 0 new cell, deleted 464 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2006.730 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            464  |                   464  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            464  |                   464  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: eaa8c4bd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2006.730 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 118e31adf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.730 ; gain = 0.000
Phase 2 Global Placement | Checksum: 118e31adf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ef5e49ff

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: da84ce2d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a9b8296e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 7fe793aa

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 132194f3b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 196d8e60b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 146e6cdcc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1310cba9f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b704d58d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 2006.730 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b704d58d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19d40eb66

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/ce_r, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19d40eb66

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 2006.730 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.361. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2f0c4b2e9

Time (s): cpu = 00:01:17 ; elapsed = 00:00:54 . Memory (MB): peak = 2006.730 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2f0c4b2e9

Time (s): cpu = 00:01:17 ; elapsed = 00:00:54 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2f0c4b2e9

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2f0c4b2e9

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 2006.730 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2006.730 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 2b6de2472

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 2006.730 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b6de2472

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 2006.730 ; gain = 0.000
Ending Placer Task | Checksum: 1bc52dd63

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 2006.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 135 Warnings, 102 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 2006.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2006.730 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2006.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/impl_1/base_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file base_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2006.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file base_wrapper_utilization_placed.rpt -pb base_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2006.730 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: fb534782 ConstDB: 0 ShapeSum: c0ff95e1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14afa2c19

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2006.730 ; gain = 0.000
Post Restoration Checksum: NetGraph: ceb05e22 NumContArr: 7c49cdf7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14afa2c19

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2007.652 ; gain = 0.922

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14afa2c19

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2014.828 ; gain = 8.098

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14afa2c19

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2014.828 ; gain = 8.098
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a34b3c60

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 2042.578 ; gain = 35.848
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.292  | TNS=0.000  | WHS=-0.362 | THS=-347.096|

Phase 2 Router Initialization | Checksum: fa0dcc9a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2172.797 ; gain = 166.066

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20951
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20951
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 153d71bfe

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 2172.797 ; gain = 166.066

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2951
 Number of Nodes with overlaps = 736
 Number of Nodes with overlaps = 371
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.392  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 8dc32f8b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:56 . Memory (MB): peak = 2172.797 ; gain = 166.066

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.436  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24ee0fbd6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:08 . Memory (MB): peak = 2172.797 ; gain = 166.066
Phase 4 Rip-up And Reroute | Checksum: 24ee0fbd6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:08 . Memory (MB): peak = 2172.797 ; gain = 166.066

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 28fe56fe7

Time (s): cpu = 00:01:32 ; elapsed = 00:01:09 . Memory (MB): peak = 2172.797 ; gain = 166.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.551  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 28fe56fe7

Time (s): cpu = 00:01:32 ; elapsed = 00:01:10 . Memory (MB): peak = 2172.797 ; gain = 166.066

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 28fe56fe7

Time (s): cpu = 00:01:32 ; elapsed = 00:01:10 . Memory (MB): peak = 2172.797 ; gain = 166.066
Phase 5 Delay and Skew Optimization | Checksum: 28fe56fe7

Time (s): cpu = 00:01:32 ; elapsed = 00:01:10 . Memory (MB): peak = 2172.797 ; gain = 166.066

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24b041b06

Time (s): cpu = 00:01:34 ; elapsed = 00:01:11 . Memory (MB): peak = 2172.797 ; gain = 166.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.551  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2b3a753cf

Time (s): cpu = 00:01:34 ; elapsed = 00:01:11 . Memory (MB): peak = 2172.797 ; gain = 166.066
Phase 6 Post Hold Fix | Checksum: 2b3a753cf

Time (s): cpu = 00:01:34 ; elapsed = 00:01:11 . Memory (MB): peak = 2172.797 ; gain = 166.066

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.85378 %
  Global Horizontal Routing Utilization  = 4.05967 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27228c24c

Time (s): cpu = 00:01:34 ; elapsed = 00:01:11 . Memory (MB): peak = 2172.797 ; gain = 166.066

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27228c24c

Time (s): cpu = 00:01:34 ; elapsed = 00:01:11 . Memory (MB): peak = 2172.797 ; gain = 166.066

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 293b3273d

Time (s): cpu = 00:01:36 ; elapsed = 00:01:13 . Memory (MB): peak = 2172.797 ; gain = 166.066

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.551  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 293b3273d

Time (s): cpu = 00:01:36 ; elapsed = 00:01:14 . Memory (MB): peak = 2172.797 ; gain = 166.066
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:36 ; elapsed = 00:01:14 . Memory (MB): peak = 2172.797 ; gain = 166.066

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 135 Warnings, 102 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:16 . Memory (MB): peak = 2172.797 ; gain = 166.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2172.797 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2172.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/impl_1/base_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2172.797 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file base_wrapper_drc_routed.rpt -pb base_wrapper_drc_routed.pb -rpx base_wrapper_drc_routed.rpx
Command: report_drc -file base_wrapper_drc_routed.rpt -pb base_wrapper_drc_routed.pb -rpx base_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/impl_1/base_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file base_wrapper_methodology_drc_routed.rpt -pb base_wrapper_methodology_drc_routed.pb -rpx base_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file base_wrapper_methodology_drc_routed.rpt -pb base_wrapper_methodology_drc_routed.pb -rpx base_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/impl_1/base_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2226.148 ; gain = 53.352
INFO: [runtcl-4] Executing : report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
Command: report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
108 Infos, 136 Warnings, 102 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2237.250 ; gain = 11.102
INFO: [runtcl-4] Executing : report_route_status -file base_wrapper_route_status.rpt -pb base_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -pb base_wrapper_timing_summary_routed.pb -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file base_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file base_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file base_wrapper_bus_skew_routed.rpt -pb base_wrapper_bus_skew_routed.pb -rpx base_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 22:34:48 2022...
#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec  7 22:36:05 2022
# Process ID: 3960
# Current directory: D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/impl_1
# Command line: vivado.exe -log base_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source base_wrapper.tcl -notrace
# Log file: D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/impl_1/base_wrapper.vdi
# Journal file: D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source base_wrapper.tcl -notrace
Command: open_checkpoint base_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 307.062 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.806 . Memory (MB): peak = 692.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 731 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1479.449 ; gain = 2.680
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1479.449 ; gain = 2.680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1479.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 30 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1479.449 ; gain = 1172.387
INFO: [Memdata 28-167] Found XPM memory block base_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/axi_vdma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/axi_vdma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/axi_vdma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/axi_vdma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force base_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2019/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/CvtColor_1_U0/sobel_accel_mac_mdEe_U22/sobel_accel_mac_mdEe_DSP48_2_U/p input base_i/sobel_accel_0/inst/CvtColor_1_U0/sobel_accel_mac_mdEe_U22/sobel_accel_mac_mdEe_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_3_reg_1534_reg input base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_3_reg_1534_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_6_reg_1549_reg input base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_6_reg_1549_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/mul_ln1118_reg_1506_reg input base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/mul_ln1118_reg_1506_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg input base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/add_ln703_reg_1500_reg input base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/add_ln703_reg_1500_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/add_ln703_reg_1500_reg input base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/add_ln703_reg_1500_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg input base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/add_ln703_reg_1500_reg input base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/add_ln703_reg_1500_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/add_ln703_reg_1500_reg input base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/add_ln703_reg_1500_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/CvtColor_1_U0/sobel_accel_mac_mcud_U21/sobel_accel_mac_mcud_DSP48_1_U/p output base_i/sobel_accel_0/inst/CvtColor_1_U0/sobel_accel_mac_mcud_U21/sobel_accel_mac_mcud_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/CvtColor_1_U0/sobel_accel_mac_mdEe_U22/sobel_accel_mac_mdEe_DSP48_2_U/p output base_i/sobel_accel_0/inst/CvtColor_1_U0/sobel_accel_mac_mdEe_U22/sobel_accel_mac_mdEe_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p output base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p output base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p output base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p output base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p output base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/CvtColor_1_U0/sobel_accel_mac_mcud_U21/sobel_accel_mac_mcud_DSP48_1_U/p multiplier stage base_i/sobel_accel_0/inst/CvtColor_1_U0/sobel_accel_mac_mcud_U21/sobel_accel_mac_mcud_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/CvtColor_1_U0/sobel_accel_mac_mdEe_U22/sobel_accel_mac_mdEe_DSP48_2_U/p multiplier stage base_i/sobel_accel_0/inst/CvtColor_1_U0/sobel_accel_mac_mdEe_U22/sobel_accel_mac_mdEe_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_3_reg_1534_reg multiplier stage base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_3_reg_1534_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_6_reg_1549_reg multiplier stage base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_6_reg_1549_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p multiplier stage base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p multiplier stage base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p multiplier stage base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p multiplier stage base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p multiplier stage base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 72 Warnings, 42 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./base_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Dec  7 22:36:58 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx_2019/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2024.949 ; gain = 521.770
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 22:36:58 2022...
