
#####  START OF RAM REPORT FOR COMPILE POINT: Top  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                            PRIMITIVE_TYPE     USER_ATTRIBUTE               MAPPED_INSTANCE                                                                                                                         DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW[191:0]                                                                                    RAM                syn_ramstyle=no_rw_check     ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                                                                                512X40_512X40          0                  0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                         ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1                                                                                512X40_512X40          0                  0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                         ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2                                                                                512X40_512X40          0                  0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                         ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3                                                                                512X40_512X40          0                  0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                         ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4                                                                                512X40_512X40          0                  0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               ident_coreinst.FTDI_INST.b3_SoW.b3_SoW.b3_SoW[49:0]                                                                                     RAM                syn_ramstyle=no_rw_check     ident_coreinst.FTDI_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                                                                                512X40_512X40          0                  0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                         ident_coreinst.FTDI_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1                                                                                512X40_512X40          0                  0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              USB_3_Protocol_0.COREFIFO_C11_0.COREFIFO_C11_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0     NA                 NA                           USB_3_Protocol_0.COREFIFO_C11_0.COREFIFO_C11_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0     1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              USB_3_Protocol_0.COREFIFO_C11_0.COREFIFO_C11_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1     NA                 NA                           USB_3_Protocol_0.COREFIFO_C11_0.COREFIFO_C11_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1     1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0        NA                 NA                           USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0        1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1        NA                 NA                           USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1        1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0        NA                 NA                           USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0        1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1        NA                 NA                           USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1        1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
===================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: Top  #####

