{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570651353556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570651353560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 14:02:33 2019 " "Processing started: Wed Oct 09 14:02:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570651353560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651353560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651353560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570651354789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570651354789 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2C.v(29) " "Verilog HDL information at I2C.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1570651370791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570651370794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirec.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirec " "Found entity 1: bidirec" {  } { { "bidirec.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/bidirec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570651370816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C " "Elaborating entity \"I2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570651370883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C.v(66) " "Verilog HDL assignment warning at I2C.v(66): truncated value with size 32 to match size of target (6)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570651370883 "|I2C"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I2C.v(29) " "Verilog HDL Case Statement warning at I2C.v(29): incomplete case statement has no default case item" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "I2C.v(29) " "Verilog HDL Case Statement information at I2C.v(29): all case item expressions in this case statement are onehot" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS I2C.v(29) " "Verilog HDL Always Construct warning at I2C.v(29): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction I2C.v(29) " "Verilog HDL Always Construct warning at I2C.v(29): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inp I2C.v(29) " "Verilog HDL Always Construct warning at I2C.v(29): inferring latch(es) for variable \"inp\", which holds its previous value in one or more paths through the always construct" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SCL I2C.v(29) " "Verilog HDL Always Construct warning at I2C.v(29): inferring latch(es) for variable \"SCL\", which holds its previous value in one or more paths through the always construct" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addrw I2C.v(29) " "Verilog HDL Always Construct warning at I2C.v(29): inferring latch(es) for variable \"addrw\", which holds its previous value in one or more paths through the always construct" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter I2C.v(29) " "Verilog HDL Always Construct warning at I2C.v(29): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] I2C.v(29) " "Inferred latch for \"counter\[0\]\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] I2C.v(29) " "Inferred latch for \"counter\[1\]\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] I2C.v(29) " "Inferred latch for \"counter\[2\]\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] I2C.v(29) " "Inferred latch for \"counter\[3\]\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] I2C.v(29) " "Inferred latch for \"counter\[4\]\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] I2C.v(29) " "Inferred latch for \"counter\[5\]\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[0\] I2C.v(29) " "Inferred latch for \"addrw\[0\]\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[1\] I2C.v(29) " "Inferred latch for \"addrw\[1\]\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[2\] I2C.v(29) " "Inferred latch for \"addrw\[2\]\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[3\] I2C.v(29) " "Inferred latch for \"addrw\[3\]\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[4\] I2C.v(29) " "Inferred latch for \"addrw\[4\]\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[5\] I2C.v(29) " "Inferred latch for \"addrw\[5\]\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[6\] I2C.v(29) " "Inferred latch for \"addrw\[6\]\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[7\] I2C.v(29) " "Inferred latch for \"addrw\[7\]\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCL I2C.v(29) " "Inferred latch for \"SCL\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp I2C.v(29) " "Inferred latch for \"inp\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction I2C.v(29) " "Inferred latch for \"direction\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.setData I2C.v(29) " "Inferred latch for \"NS.setData\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.ackHoldStage I2C.v(29) " "Inferred latch for \"NS.ackHoldStage\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.ackBeginStage I2C.v(29) " "Inferred latch for \"NS.ackBeginStage\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.holdSlave I2C.v(29) " "Inferred latch for \"NS.holdSlave\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.pauseSet I2C.v(29) " "Inferred latch for \"NS.pauseSet\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.setSlave I2C.v(29) " "Inferred latch for \"NS.setSlave\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.pause I2C.v(29) " "Inferred latch for \"NS.pause\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.stopEnd I2C.v(29) " "Inferred latch for \"NS.stopEnd\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.stopBegin I2C.v(29) " "Inferred latch for \"NS.stopBegin\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.start I2C.v(29) " "Inferred latch for \"NS.start\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.idle I2C.v(29) " "Inferred latch for \"NS.idle\" at I2C.v(29)" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651370903 "|I2C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidirec bidirec:b1 " "Elaborating entity \"bidirec\" for hierarchy \"bidirec:b1\"" {  } { { "I2C.v" "b1" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570651370984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b bidirec.v(12) " "Verilog HDL or VHDL warning at bidirec.v(12): object \"b\" assigned a value but never read" {  } { { "bidirec.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/bidirec.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570651371004 "|I2C|bidirec:b1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "direction " "Latch direction has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CS.setSlave " "Ports D and ENA on the latch are fed by the same signal CS.setSlave" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570651372213 ""}  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570651372213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[4\] " "Latch counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CS.holdSlave " "Ports D and ENA on the latch are fed by the same signal CS.holdSlave" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570651372213 ""}  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570651372213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[3\] " "Latch counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CS.holdSlave " "Ports D and ENA on the latch are fed by the same signal CS.holdSlave" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570651372213 ""}  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570651372213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[2\] " "Latch counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CS.holdSlave " "Ports D and ENA on the latch are fed by the same signal CS.holdSlave" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570651372213 ""}  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570651372213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[1\] " "Latch counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CS.holdSlave " "Ports D and ENA on the latch are fed by the same signal CS.holdSlave" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570651372213 ""}  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570651372213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[0\] " "Latch counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CS.holdSlave " "Ports D and ENA on the latch are fed by the same signal CS.holdSlave" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570651372213 ""}  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570651372213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[5\] " "Latch counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CS.holdSlave " "Ports D and ENA on the latch are fed by the same signal CS.holdSlave" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570651372213 ""}  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570651372213 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570651372366 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570651372709 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/I2C/output_files/I2C.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/I2C/output_files/I2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651372769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570651372970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570651372970 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570651373172 "|I2C|data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570651373172 "|I2C|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570651373172 "|I2C|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570651373172 "|I2C|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[4\] " "No output dependent on input pin \"data\[4\]\"" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570651373172 "|I2C|data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[5\] " "No output dependent on input pin \"data\[5\]\"" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570651373172 "|I2C|data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[6\] " "No output dependent on input pin \"data\[6\]\"" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570651373172 "|I2C|data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[7\] " "No output dependent on input pin \"data\[7\]\"" {  } { { "I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570651373172 "|I2C|data[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570651373172 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570651373173 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570651373173 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1570651373173 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570651373173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570651373173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570651373237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 14:02:53 2019 " "Processing ended: Wed Oct 09 14:02:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570651373237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570651373237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570651373237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570651373237 ""}
