
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v
# synth_design -part xc7z020clg484-3 -top dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 163880 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.996 ; gain = 76.895 ; free physical = 245964 ; free virtual = 313771
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:2]
WARNING: [Synth 8-3331] design dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 has unconnected port ap_rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.762 ; gain = 133.660 ; free physical = 245833 ; free virtual = 313640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.762 ; gain = 133.660 ; free physical = 245820 ; free virtual = 313628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.762 ; gain = 141.660 ; free physical = 245820 ; free virtual = 313628
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1611.773 ; gain = 186.672 ; free physical = 245629 ; free virtual = 313437
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 48    
	   3 Input     16 Bit       Adders := 50    
	   4 Input     16 Bit       Adders := 50    
	   6 Input     16 Bit       Adders := 76    
	   5 Input     16 Bit       Adders := 21    
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 364   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 48    
	   3 Input     16 Bit       Adders := 50    
	   4 Input     16 Bit       Adders := 50    
	   6 Input     16 Bit       Adders := 76    
	   5 Input     16 Bit       Adders := 21    
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 364   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 has unconnected port ap_rst
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1890.383 ; gain = 465.281 ; free physical = 244270 ; free virtual = 312112
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1890.387 ; gain = 465.285 ; free physical = 244038 ; free virtual = 311897
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1890.387 ; gain = 465.285 ; free physical = 243843 ; free virtual = 311697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1890.387 ; gain = 465.285 ; free physical = 243784 ; free virtual = 311639
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1890.387 ; gain = 465.285 ; free physical = 243806 ; free virtual = 311660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1890.387 ; gain = 465.285 ; free physical = 243796 ; free virtual = 311642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1890.387 ; gain = 465.285 ; free physical = 243809 ; free virtual = 311655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1890.387 ; gain = 465.285 ; free physical = 243899 ; free virtual = 311744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1890.387 ; gain = 465.285 ; free physical = 243959 ; free virtual = 311805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------------------------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                                   | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------------------------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | mult_832_V_reg_3861_pp0_iter5_reg_reg[15]    | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | mult_960_V_reg_3958_pp0_iter6_reg_reg[15]    | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | mult_896_V_reg_3909_pp0_iter6_reg_reg[15]    | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | mult_704_V_reg_3765_pp0_iter5_reg_reg[15]    | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | mult_640_V_reg_3716_pp0_iter5_reg_reg[15]    | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | mult_576_V_reg_3674_pp0_iter5_reg_reg[15]    | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | mult_386_V_reg_3539_pp0_iter4_reg_reg[15]    | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | mult_320_V_reg_3500_pp0_iter3_reg_reg[15]    | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | mult_307_V_reg_3472_pp0_iter2_reg_reg[15]    | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | mult_512_V_reg_3629_pp0_iter4_reg_reg[15]    | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | mult_449_V_reg_3582_pp0_iter4_reg_reg[15]    | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | mult_770_V_reg_3814_pp0_iter5_reg_reg[15]    | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | sub_ln703_534_reg_4029_pp0_iter4_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | sub_ln703_538_reg_4048_pp0_iter5_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+--------------------------------------------------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  1288|
|2     |LUT1   |    41|
|3     |LUT2   |  1458|
|4     |LUT3   |  4136|
|5     |LUT4   |  1807|
|6     |LUT5   |   573|
|7     |LUT6   |  2305|
|8     |SRL16E |   224|
|9     |FDRE   |  5154|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 16986|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1890.387 ; gain = 465.285 ; free physical = 243997 ; free virtual = 311843
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1890.387 ; gain = 465.285 ; free physical = 244153 ; free virtual = 311999
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1890.391 ; gain = 465.285 ; free physical = 244194 ; free virtual = 312039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' is not ideal for floorplanning, since the cellview 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1952.559 ; gain = 0.000 ; free physical = 244759 ; free virtual = 312604
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1952.559 ; gain = 527.555 ; free physical = 244829 ; free virtual = 312675
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2475.180 ; gain = 522.621 ; free physical = 244071 ; free virtual = 311926
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2475.180 ; gain = 0.000 ; free physical = 244085 ; free virtual = 311939
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.191 ; gain = 0.000 ; free physical = 244038 ; free virtual = 311905
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2592.246 ; gain = 0.000 ; free physical = 243716 ; free virtual = 311571

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 4ddd34a1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2592.246 ; gain = 0.000 ; free physical = 243721 ; free virtual = 311576

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4ddd34a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2592.246 ; gain = 0.000 ; free physical = 243720 ; free virtual = 311575
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bc554c2b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2592.246 ; gain = 0.000 ; free physical = 243728 ; free virtual = 311583
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a4d9d026

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2592.246 ; gain = 0.000 ; free physical = 243673 ; free virtual = 311528
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a4d9d026

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2592.246 ; gain = 0.000 ; free physical = 243688 ; free virtual = 311543
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 137913861

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.246 ; gain = 0.000 ; free physical = 243675 ; free virtual = 311530
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 137913861

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.246 ; gain = 0.000 ; free physical = 243680 ; free virtual = 311535
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2592.246 ; gain = 0.000 ; free physical = 243681 ; free virtual = 311536
Ending Logic Optimization Task | Checksum: 137913861

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.246 ; gain = 0.000 ; free physical = 243689 ; free virtual = 311544

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 137913861

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2592.246 ; gain = 0.000 ; free physical = 243675 ; free virtual = 311529

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 137913861

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.246 ; gain = 0.000 ; free physical = 243674 ; free virtual = 311529

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.246 ; gain = 0.000 ; free physical = 243674 ; free virtual = 311529
Ending Netlist Obfuscation Task | Checksum: 137913861

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.246 ; gain = 0.000 ; free physical = 243660 ; free virtual = 311515
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2592.246 ; gain = 0.000 ; free physical = 243668 ; free virtual = 311523
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 137913861
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2660.305 ; gain = 44.016 ; free physical = 243525 ; free virtual = 311373
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.164 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.312 ; gain = 69.023 ; free physical = 243511 ; free virtual = 311358
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.488 ; gain = 217.184 ; free physical = 243406 ; free virtual = 311254
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.508 ; gain = 33.020 ; free physical = 243439 ; free virtual = 311287
Power optimization passes: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2910.508 ; gain = 294.219 ; free physical = 243438 ; free virtual = 311286

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243597 ; free virtual = 311444


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 5154
Number of SRLs augmented: 0  newly gated: 0 Total: 224
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 137913861

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243585 ; free virtual = 311432
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 137913861
Power optimization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2910.508 ; gain = 318.262 ; free physical = 243590 ; free virtual = 311437
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 24630824 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 137913861

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243661 ; free virtual = 311508
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 137913861

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243660 ; free virtual = 311507
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 137913861

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243655 ; free virtual = 311503
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 137913861

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243655 ; free virtual = 311503
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 137913861

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243647 ; free virtual = 311495

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243647 ; free virtual = 311495
Ending Netlist Obfuscation Task | Checksum: 137913861

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243647 ; free virtual = 311495
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2910.508 ; gain = 318.262 ; free physical = 243647 ; free virtual = 311495
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243684 ; free virtual = 311532
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fc55df01

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243685 ; free virtual = 311533
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243682 ; free virtual = 311530

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cb94b1d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243661 ; free virtual = 311509

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16964372c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243649 ; free virtual = 311497

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16964372c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243647 ; free virtual = 311495
Phase 1 Placer Initialization | Checksum: 16964372c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243644 ; free virtual = 311492

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b4ab5fe7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243632 ; free virtual = 311480

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243721 ; free virtual = 311569

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1a2f3252d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243708 ; free virtual = 311556
Phase 2 Global Placement | Checksum: 1a13fb05f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243710 ; free virtual = 311558

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a13fb05f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243721 ; free virtual = 311569

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24e1f25da

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243704 ; free virtual = 311552

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 165a000c6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243702 ; free virtual = 311550

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15ad8a3e1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243700 ; free virtual = 311548

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20fc244a2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243632 ; free virtual = 311480

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 226c742b0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243624 ; free virtual = 311472

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1aa83199b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243630 ; free virtual = 311478
Phase 3 Detail Placement | Checksum: 1aa83199b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243630 ; free virtual = 311478

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 120183b03

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 120183b03

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243604 ; free virtual = 311452
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.160. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a6dd428c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243596 ; free virtual = 311444
Phase 4.1 Post Commit Optimization | Checksum: 1a6dd428c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243577 ; free virtual = 311425

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a6dd428c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243574 ; free virtual = 311427

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a6dd428c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243574 ; free virtual = 311430

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243572 ; free virtual = 311429
Phase 4.4 Final Placement Cleanup | Checksum: 159557d1e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243562 ; free virtual = 311421
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 159557d1e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243572 ; free virtual = 311433
Ending Placer Task | Checksum: cc6e4277

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243583 ; free virtual = 311446
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243577 ; free virtual = 311444
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243531 ; free virtual = 311404
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243494 ; free virtual = 311371
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 243479 ; free virtual = 311368
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 61852637 ConstDB: 0 ShapeSum: 6ae91c40 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_ce" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ce". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[223]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[223]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[232]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[232]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[234]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[234]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[236]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[236]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[237]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[237]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[217]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[217]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[218]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[218]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[219]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[219]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[220]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[220]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[222]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[222]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[233]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[233]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[225]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[225]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[226]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[226]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[228]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[228]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[231]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[231]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[240]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[240]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[241]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[241]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[242]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[242]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[243]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[243]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[244]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[244]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[245]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[245]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[246]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[246]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[247]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[247]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[248]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[248]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[249]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[249]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[250]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[250]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[251]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[251]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[252]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[252]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[253]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[253]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[255]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[255]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_read[254]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_read[254]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 14d206e71

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 244984 ; free virtual = 312879
Post Restoration Checksum: NetGraph: 4f56fbe0 NumContArr: fdc97291 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14d206e71

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 244984 ; free virtual = 312880

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14d206e71

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 244940 ; free virtual = 312835

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14d206e71

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 244955 ; free virtual = 312850
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 146d1459a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245141 ; free virtual = 313036
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.314  | TNS=0.000  | WHS=-0.019 | THS=-0.037 |

Phase 2 Router Initialization | Checksum: 17f893336

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245071 ; free virtual = 312966

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1692d6920

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245052 ; free virtual = 312947

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1638
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.444  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21ea206f6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245054 ; free virtual = 312949
Phase 4 Rip-up And Reroute | Checksum: 21ea206f6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245054 ; free virtual = 312949

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 21ea206f6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245053 ; free virtual = 312948

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21ea206f6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245048 ; free virtual = 312943
Phase 5 Delay and Skew Optimization | Checksum: 21ea206f6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245048 ; free virtual = 312943

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20f1c1c80

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245050 ; free virtual = 312945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.444  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20f1c1c80

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245050 ; free virtual = 312945
Phase 6 Post Hold Fix | Checksum: 20f1c1c80

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245050 ; free virtual = 312945

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.28648 %
  Global Horizontal Routing Utilization  = 4.70132 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2343f90fa

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245039 ; free virtual = 312935

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2343f90fa

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245035 ; free virtual = 312930

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e755f3eb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245153 ; free virtual = 313048

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.444  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e755f3eb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245106 ; free virtual = 313001
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245136 ; free virtual = 313031

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245134 ; free virtual = 313029
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245123 ; free virtual = 313018
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245115 ; free virtual = 313016
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 245056 ; free virtual = 312971
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2910.508 ; gain = 0.000 ; free physical = 244328 ; free virtual = 312338
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:36:10 2022...
