void F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nF_2 ( V_4 , V_6 , 0x01 ) ;\r\nF_2 ( V_4 , V_7 , 0x01 ) ;\r\n}\r\nvoid F_3 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nF_4 ( V_4 , V_8 , 0xa1 , 0xff , 0x04 ) ;\r\n}\r\nbool F_5 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nT_1 V_9 ;\r\nif ( V_4 -> V_10 == V_11 ) {\r\n} else {\r\nV_9 = F_6 ( V_4 , V_6 ) ;\r\nreturn ! ! ( V_9 & 0x01 ) ;\r\n}\r\nreturn false ;\r\n}\r\nstatic void\r\nF_7 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nT_1 V_12 , V_13 , V_14 ;\r\nconst T_1 * V_15 ;\r\nfor ( V_12 = 0x81 ; V_12 <= 0x9f ; V_12 ++ )\r\nF_8 ( V_4 , V_8 , V_12 , 0x00 ) ;\r\nif ( V_4 -> V_10 == V_16 || V_4 -> V_10 == V_17 ||\r\nV_4 -> V_10 == V_18 ) {\r\nif ( V_2 -> V_19 -> V_20 >= 0x20 )\r\nV_15 = V_21 ;\r\nelse\r\nV_15 = V_22 ;\r\n} else\r\nV_15 = V_23 ;\r\nV_13 = 0xa0 ;\r\nwhile ( * V_15 != 0xff ) {\r\nF_4 ( V_4 , V_8 , V_13 , 0x00 , * V_15 ) ;\r\nV_13 ++ ;\r\nV_15 ++ ;\r\n}\r\nF_4 ( V_4 , V_8 , 0x8c , 0x00 , 0x01 ) ;\r\nF_4 ( V_4 , V_8 , 0xb7 , 0x00 , 0x00 ) ;\r\nV_14 = 0x04 ;\r\nif ( V_4 -> V_10 == V_16 || V_4 -> V_10 == V_17 ||\r\nV_4 -> V_10 == V_18 )\r\nV_14 |= 0x20 ;\r\nF_4 ( V_4 , V_8 , 0xb6 , 0xff , V_14 ) ;\r\n}\r\nT_2 F_9 ( struct V_3 * V_4 , T_2 V_24 )\r\n{\r\nT_3 V_25 ;\r\nF_10 ( V_4 , 0xf004 , V_24 & 0xffff0000 ) ;\r\nF_10 ( V_4 , 0xf000 , 0x1 ) ;\r\ndo {\r\nV_25 = F_11 ( V_4 , 0xf004 ) & 0xffff0000 ;\r\n} while ( V_25 != ( V_24 & 0xffff0000 ) );\r\nreturn F_11 ( V_4 , 0x10000 + ( V_24 & 0x0000ffff ) ) ;\r\n}\r\nvoid F_12 ( struct V_3 * V_4 , T_2 V_24 , T_2 V_26 )\r\n{\r\nT_3 V_25 ;\r\nF_10 ( V_4 , 0xf004 , V_24 & 0xffff0000 ) ;\r\nF_10 ( V_4 , 0xf000 , 0x1 ) ;\r\ndo {\r\nV_25 = F_11 ( V_4 , 0xf004 ) & 0xffff0000 ;\r\n} while ( V_25 != ( V_24 & 0xffff0000 ) );\r\nF_10 ( V_4 , 0x10000 + ( V_24 & 0x0000ffff ) , V_26 ) ;\r\n}\r\nstatic T_2 F_13 ( struct V_3 * V_4 , T_2 V_27 )\r\n{\r\nT_2 V_25 , V_28 ;\r\nF_12 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1e6e0070 , 0x00000001 | ( V_27 << 3 ) ) ;\r\nV_28 = 0 ;\r\ndo {\r\nV_25 = F_9 ( V_4 , 0x1e6e0070 ) & 0x40 ;\r\nif ( ++ V_28 > V_29 ) {\r\nF_12 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nreturn 0xffffffff ;\r\n}\r\n} while ( ! V_25 );\r\nF_12 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1e6e0070 , 0x00000003 | ( V_27 << 3 ) ) ;\r\nV_28 = 0 ;\r\ndo {\r\nV_25 = F_9 ( V_4 , 0x1e6e0070 ) & 0x40 ;\r\nif ( ++ V_28 > V_29 ) {\r\nF_12 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nreturn 0xffffffff ;\r\n}\r\n} while ( ! V_25 );\r\nV_25 = ( F_9 ( V_4 , 0x1e6e0070 ) & 0x80 ) >> 7 ;\r\nF_12 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nreturn V_25 ;\r\n}\r\nstatic int F_14 ( struct V_3 * V_4 )\r\n{\r\nint V_12 ;\r\nfor ( V_12 = 0 ; V_12 < 8 ; V_12 ++ )\r\nif ( F_13 ( V_4 , V_12 ) )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_15 ( struct V_3 * V_4 , int V_30 )\r\n{\r\nT_2 V_31 , V_32 ;\r\nfor ( V_31 = 0 ; V_31 < V_33 ; V_31 ++ ) {\r\nF_12 ( V_4 , 0x1e6e007c , V_34 [ V_31 ] ) ;\r\nfor ( V_32 = 0 ; V_32 < V_35 ; V_32 ++ ) {\r\nif ( F_14 ( V_4 ) )\r\nbreak;\r\n}\r\nif ( V_32 == V_35 )\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic void F_16 ( struct V_3 * V_4 , int V_30 )\r\n{\r\nT_2 V_36 [ 4 ] , V_37 [ 4 ] , V_38 , V_25 , V_39 ;\r\nV_40:\r\nV_36 [ 0 ] = V_36 [ 1 ] = V_36 [ 2 ] = V_36 [ 3 ] = 0xff ;\r\nV_37 [ 0 ] = V_37 [ 1 ] = V_37 [ 2 ] = V_37 [ 3 ] = 0x0 ;\r\nV_39 = 0 ;\r\nfor ( V_38 = 0 ; V_38 < 100 ; V_38 ++ ) {\r\nF_12 ( V_4 , 0x1e6e0068 , V_38 | ( V_38 << 8 ) | ( V_38 << 16 ) | ( V_38 << 24 ) ) ;\r\nV_25 = F_15 ( V_4 , V_30 ) ;\r\nif ( V_25 != 0 ) {\r\nif ( V_25 & 0x1 ) {\r\nif ( V_36 [ 0 ] > V_38 )\r\nV_36 [ 0 ] = V_38 ;\r\nif ( V_37 [ 0 ] < V_38 )\r\nV_37 [ 0 ] = V_38 ;\r\n}\r\nV_39 ++ ;\r\n} else if ( V_39 >= V_41 )\r\ngoto V_40;\r\n}\r\nif ( V_37 [ 0 ] == 0 || ( V_37 [ 0 ] - V_36 [ 0 ] ) < V_41 )\r\ngoto V_40;\r\nV_38 = V_36 [ 0 ] + ( ( ( V_37 [ 0 ] - V_36 [ 0 ] ) * 7 ) >> 4 ) ;\r\nF_12 ( V_4 , 0x1e6e0068 , V_38 | ( V_38 << 8 ) | ( V_38 << 16 ) | ( V_38 << 24 ) ) ;\r\n}\r\nstatic void F_17 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nT_1 V_42 ;\r\nT_2 V_25 , V_43 , V_12 ;\r\nconst struct V_44 * V_45 ;\r\nV_42 = F_18 ( V_4 , V_8 , 0xd0 , 0xff ) ;\r\nif ( ( V_42 & 0x80 ) == 0 ) {\r\nif ( V_4 -> V_10 == V_46 ) {\r\nV_45 = V_47 ;\r\nF_10 ( V_4 , 0xf004 , 0x1e6e0000 ) ;\r\nF_10 ( V_4 , 0xf000 , 0x1 ) ;\r\nF_10 ( V_4 , 0x10100 , 0xa8 ) ;\r\ndo {\r\n;\r\n} while ( F_11 ( V_4 , 0x10100 ) != 0xa8 );\r\n} else {\r\nif ( V_4 -> V_10 == V_48 || V_4 -> V_10 == 2200 )\r\nV_45 = V_49 ;\r\nelse\r\nV_45 = V_50 ;\r\nF_10 ( V_4 , 0xf004 , 0x1e6e0000 ) ;\r\nF_10 ( V_4 , 0xf000 , 0x1 ) ;\r\nF_10 ( V_4 , 0x12000 , 0x1688A8A8 ) ;\r\ndo {\r\n;\r\n} while ( F_11 ( V_4 , 0x12000 ) != 0x01 );\r\nF_10 ( V_4 , 0x10000 , 0xfc600309 ) ;\r\ndo {\r\n;\r\n} while ( F_11 ( V_4 , 0x10000 ) != 0x01 );\r\n}\r\nwhile ( V_45 -> V_13 != 0xffff ) {\r\nif ( V_45 -> V_13 == 0xff00 ) {\r\nfor ( V_12 = 0 ; V_12 < 15 ; V_12 ++ )\r\nF_19 ( V_45 -> V_25 ) ;\r\n} else if ( V_45 -> V_13 == 0x4 && V_4 -> V_10 != V_46 ) {\r\nV_25 = V_45 -> V_25 ;\r\nif ( V_4 -> V_51 == V_52 )\r\nV_25 = 0x00000d89 ;\r\nelse if ( V_4 -> V_51 == V_53 )\r\nV_25 = 0x00000c8d ;\r\nV_43 = F_11 ( V_4 , 0x12070 ) ;\r\nV_43 &= 0xc ;\r\nV_43 <<= 2 ;\r\nF_10 ( V_4 , 0x10000 + V_45 -> V_13 , V_25 | V_43 ) ;\r\n} else\r\nF_10 ( V_4 , 0x10000 + V_45 -> V_13 , V_45 -> V_25 ) ;\r\nV_45 ++ ;\r\n}\r\nV_25 = F_11 ( V_4 , 0x10120 ) ;\r\nif ( V_25 == 0x5061 ) {\r\nV_25 = F_11 ( V_4 , 0x10004 ) ;\r\nif ( V_25 & 0x40 )\r\nF_16 ( V_4 , 16 ) ;\r\nelse\r\nF_16 ( V_4 , 32 ) ;\r\n}\r\nswitch ( V_4 -> V_10 ) {\r\ncase V_46 :\r\nV_43 = F_11 ( V_4 , 0x10140 ) ;\r\nF_10 ( V_4 , 0x10140 , V_43 | 0x40 ) ;\r\nbreak;\r\ncase V_54 :\r\ncase V_48 :\r\ncase V_55 :\r\ncase V_56 :\r\nV_43 = F_11 ( V_4 , 0x1200c ) ;\r\nF_10 ( V_4 , 0x1200c , V_43 & 0xfffffffd ) ;\r\nV_43 = F_11 ( V_4 , 0x12040 ) ;\r\nF_10 ( V_4 , 0x12040 , V_43 | 0x40 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\ndo {\r\nV_42 = F_18 ( V_4 , V_8 , 0xd0 , 0xff ) ;\r\n} while ( ( V_42 & 0x40 ) == 0 );\r\n}\r\nvoid F_20 ( struct V_1 * V_2 )\r\n{\r\nT_2 V_14 ;\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nF_21 ( V_4 -> V_2 -> V_19 , 0x04 , & V_14 ) ;\r\nV_14 |= 0x3 ;\r\nF_22 ( V_4 -> V_2 -> V_19 , 0x04 , V_14 ) ;\r\nF_1 ( V_2 ) ;\r\nF_23 ( V_4 ) ;\r\nF_3 ( V_2 ) ;\r\nF_7 ( V_2 ) ;\r\nif ( V_4 -> V_57 == V_58 ) {\r\nif ( V_4 -> V_10 == V_18 )\r\nF_24 ( V_2 ) ;\r\nelse if ( V_4 -> V_10 == V_16 || V_4 -> V_10 == V_17 )\r\nF_25 ( V_2 ) ;\r\nelse\r\nF_17 ( V_2 ) ;\r\nF_26 ( V_2 ) ;\r\n} else {\r\nif ( V_4 -> V_59 != V_60 )\r\nF_4 ( V_4 , V_8 , 0xa3 , 0xcf , 0x80 ) ;\r\n}\r\n}\r\nstatic bool F_27 ( struct V_3 * V_4 , T_2 V_27 , T_1 V_61 )\r\n{\r\nT_2 V_25 , V_28 ;\r\nF_12 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1e6e0070 , ( V_27 << 3 ) | V_61 ) ;\r\nV_28 = 0 ;\r\ndo {\r\nV_25 = F_9 ( V_4 , 0x1e6e0070 ) & 0x3000 ;\r\nif ( V_25 & 0x2000 )\r\nreturn false ;\r\nif ( ++ V_28 > V_62 ) {\r\nF_12 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nreturn false ;\r\n}\r\n} while ( ! V_25 );\r\nF_12 ( V_4 , 0x1e6e0070 , 0x0 ) ;\r\nreturn true ;\r\n}\r\nstatic T_2 F_28 ( struct V_3 * V_4 , T_2 V_27 , T_1 V_61 )\r\n{\r\nT_2 V_25 , V_28 ;\r\nF_12 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1e6e0070 , ( V_27 << 3 ) | V_61 ) ;\r\nV_28 = 0 ;\r\ndo {\r\nV_25 = F_9 ( V_4 , 0x1e6e0070 ) & 0x1000 ;\r\nif ( ++ V_28 > V_62 ) {\r\nF_12 ( V_4 , 0x1e6e0070 , 0x0 ) ;\r\nreturn 0xffffffff ;\r\n}\r\n} while ( ! V_25 );\r\nV_25 = F_9 ( V_4 , 0x1e6e0078 ) ;\r\nV_25 = ( V_25 | ( V_25 >> 16 ) ) & 0xffff ;\r\nF_12 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nreturn V_25 ;\r\n}\r\nstatic bool F_29 ( struct V_3 * V_4 , T_2 V_27 )\r\n{\r\nreturn F_27 ( V_4 , V_27 , 0xc1 ) ;\r\n}\r\nstatic T_2 F_30 ( struct V_3 * V_4 , T_2 V_27 )\r\n{\r\nreturn F_28 ( V_4 , V_27 , 0x41 ) ;\r\n}\r\nstatic bool F_31 ( struct V_3 * V_4 , T_2 V_27 )\r\n{\r\nreturn F_27 ( V_4 , V_27 , 0xc5 ) ;\r\n}\r\nstatic T_2 F_32 ( struct V_3 * V_4 , T_2 V_27 )\r\n{\r\nreturn F_28 ( V_4 , V_27 , 0x05 ) ;\r\n}\r\nstatic bool F_33 ( struct V_3 * V_4 , T_2 V_27 )\r\n{\r\nreturn F_27 ( V_4 , V_27 , 0x85 ) ;\r\n}\r\nstatic int F_34 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_25 ;\r\nint V_12 ;\r\nV_25 = F_32 ( V_4 , 0 ) ;\r\nif ( ( V_25 & 0xff ) && ( V_25 & 0xff00 ) )\r\nreturn 0 ;\r\nfor ( V_12 = 0 ; V_12 < 8 ; V_12 ++ ) {\r\nV_25 = F_30 ( V_4 , V_12 ) ;\r\nif ( ( V_25 & 0xff ) && ( V_25 & 0xff00 ) )\r\nreturn 0 ;\r\n}\r\nif ( ! V_25 )\r\nreturn 3 ;\r\nelse if ( V_25 & 0xff )\r\nreturn 2 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_35 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_25 , V_63 , V_31 , V_32 ;\r\nV_63 = 3 ;\r\nfor ( V_31 = 0 ; V_31 < V_64 ; V_31 ++ ) {\r\nF_12 ( V_4 , 0x1e6e007c , V_65 [ V_31 ] ) ;\r\nfor ( V_32 = 0 ; V_32 < V_66 ; V_32 ++ ) {\r\nif ( ( V_25 = F_34 ( V_4 ) ) != 0 ) {\r\nV_63 &= V_25 ;\r\nif ( ! V_63 )\r\nreturn 0 ;\r\nbreak;\r\n}\r\n}\r\nif ( V_32 == V_66 )\r\nreturn 0 ;\r\n}\r\nreturn V_63 ;\r\n}\r\nstatic T_2 F_36 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_25 ;\r\nV_25 = F_30 ( V_4 , 0 ) ;\r\nif ( V_25 == 0xffff )\r\nreturn 0 ;\r\nV_25 |= F_32 ( V_4 , 0 ) ;\r\nif ( V_25 == 0xffff )\r\nreturn 0 ;\r\nreturn ~ V_25 & 0xffff ;\r\n}\r\nstatic T_2 F_37 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_25 , V_63 , V_31 , V_32 ;\r\nV_63 = 0xffff ;\r\nfor ( V_31 = 0 ; V_31 < V_64 ; V_31 ++ ) {\r\nF_12 ( V_4 , 0x1e6e007c , V_65 [ V_31 ] ) ;\r\nfor ( V_32 = 0 ; V_32 < V_66 ; V_32 ++ ) {\r\nif ( ( V_25 = F_36 ( V_4 ) ) != 0 ) {\r\nV_63 &= V_25 ;\r\nif ( ! V_63 )\r\nreturn 0 ;\r\nbreak;\r\n}\r\n}\r\nif ( V_32 == V_66 )\r\nreturn 0 ;\r\n}\r\nreturn V_63 ;\r\n}\r\nstatic bool F_38 ( struct V_3 * V_4 )\r\n{\r\nif ( ! F_29 ( V_4 , 0 ) )\r\nreturn false ;\r\nif ( ! F_31 ( V_4 , 0 ) )\r\nreturn false ;\r\nreturn true ;\r\n}\r\nstatic bool F_39 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_31 , V_32 ;\r\nfor ( V_31 = 0 ; V_31 < V_64 ; V_31 ++ ) {\r\nF_12 ( V_4 , 0x1e6e007c , V_65 [ V_31 ] ) ;\r\nfor ( V_32 = 0 ; V_32 < 2 ; V_32 ++ ) {\r\nif ( F_38 ( V_4 ) )\r\nbreak;\r\n}\r\nif ( V_32 == 2 )\r\nreturn false ;\r\n}\r\nreturn true ;\r\n}\r\nstatic bool F_40 ( struct V_3 * V_4 , struct V_67 * V_68 )\r\n{\r\nT_2 V_69 [ 2 ] , V_70 [ 16 ] , V_71 [ 16 ] , V_38 , V_25 , V_72 , V_73 , V_39 , V_74 = 0 ;\r\nbool V_75 = false ;\r\nV_76:\r\nfor ( V_72 = 0 ; V_72 < 16 ; V_72 ++ ) {\r\nV_70 [ V_72 ] = 0xff ;\r\nV_71 [ V_72 ] = 0x0 ;\r\n}\r\nV_39 = 0 ;\r\nfor ( V_38 = 0 ; V_38 < 76 ; V_38 ++ ) {\r\nF_12 ( V_4 , 0x1E6E0068 , 0x00001400 | ( V_38 << 16 ) | ( V_38 << 24 ) ) ;\r\nF_12 ( V_4 , 0x1E6E0074 , V_77 ) ;\r\nV_25 = F_37 ( V_4 ) ;\r\nif ( V_25 != 0 ) {\r\nV_73 = 0x00010001 ;\r\nfor ( V_72 = 0 ; V_72 < 16 ; V_72 ++ ) {\r\nif ( V_25 & V_73 ) {\r\nif ( V_70 [ V_72 ] > V_38 ) {\r\nV_70 [ V_72 ] = V_38 ;\r\n}\r\nif ( V_71 [ V_72 ] < V_38 ) {\r\nV_71 [ V_72 ] = V_38 ;\r\n}\r\n}\r\nV_73 <<= 1 ;\r\n}\r\nV_39 ++ ;\r\n} else if ( V_39 >= V_78 ) {\r\nbreak;\r\n}\r\n}\r\nV_69 [ 0 ] = 0x0 ;\r\nV_39 = 0 ;\r\nfor ( V_72 = 0 ; V_72 < 16 ; V_72 ++ ) {\r\nif ( ( V_71 [ V_72 ] > V_70 [ V_72 ] ) && ( ( V_71 [ V_72 ] - V_70 [ V_72 ] ) >= V_78 ) ) {\r\nV_69 [ 0 ] += V_70 [ V_72 ] ;\r\nV_39 ++ ;\r\n}\r\n}\r\nif ( V_74 ++ > 10 )\r\ngoto V_79;\r\nif ( V_39 != 16 ) {\r\ngoto V_76;\r\n}\r\nV_75 = true ;\r\nV_79:\r\nV_69 [ 0 ] = V_69 [ 0 ] >> 4 ;\r\nV_69 [ 1 ] = V_69 [ 0 ] ;\r\nV_25 = 0 ;\r\nfor ( V_72 = 0 ; V_72 < 8 ; V_72 ++ ) {\r\nV_25 >>= 3 ;\r\nif ( ( V_71 [ V_72 ] > V_70 [ V_72 ] ) && ( ( V_71 [ V_72 ] - V_70 [ V_72 ] ) >= V_78 ) ) {\r\nV_38 = V_70 [ V_72 ] ;\r\nif ( V_69 [ 0 ] >= V_38 ) {\r\nV_38 = ( ( V_69 [ 0 ] - V_38 ) * 19 ) >> 5 ;\r\nif ( V_38 > 3 ) {\r\nV_38 = 3 ;\r\n}\r\n} else {\r\nV_38 = ( ( V_38 - V_69 [ 0 ] ) * 19 ) >> 5 ;\r\nif ( V_38 > 4 ) {\r\nV_38 = 4 ;\r\n}\r\nV_38 = ( 8 - V_38 ) & 0x7 ;\r\n}\r\nV_25 |= V_38 << 21 ;\r\n}\r\n}\r\nF_12 ( V_4 , 0x1E6E0080 , V_25 ) ;\r\nV_25 = 0 ;\r\nfor ( V_72 = 8 ; V_72 < 16 ; V_72 ++ ) {\r\nV_25 >>= 3 ;\r\nif ( ( V_71 [ V_72 ] > V_70 [ V_72 ] ) && ( ( V_71 [ V_72 ] - V_70 [ V_72 ] ) >= V_78 ) ) {\r\nV_38 = V_70 [ V_72 ] ;\r\nif ( V_69 [ 1 ] >= V_38 ) {\r\nV_38 = ( ( V_69 [ 1 ] - V_38 ) * 19 ) >> 5 ;\r\nif ( V_38 > 3 ) {\r\nV_38 = 3 ;\r\n} else {\r\nV_38 = ( V_38 - 1 ) & 0x7 ;\r\n}\r\n} else {\r\nV_38 = ( ( V_38 - V_69 [ 1 ] ) * 19 ) >> 5 ;\r\nV_38 += 1 ;\r\nif ( V_38 > 4 ) {\r\nV_38 = 4 ;\r\n}\r\nV_38 = ( 8 - V_38 ) & 0x7 ;\r\n}\r\nV_25 |= V_38 << 21 ;\r\n}\r\n}\r\nF_12 ( V_4 , 0x1E6E0084 , V_25 ) ;\r\nreturn V_75 ;\r\n}\r\nstatic void F_41 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_38 , V_80 , V_81 ;\r\nT_2 V_82 , V_83 , V_39 [ 2 ] , V_84 ;\r\nT_2 V_85 , V_86 , V_87 , V_88 ;\r\nT_4 V_89 [ 32 ] [ 2 ] [ 2 ] ;\r\nchar V_90 [ 2 ] [ 76 ] ;\r\nV_83 = F_9 ( V_4 , 0x1E6E000C ) ;\r\nV_82 = F_9 ( V_4 , 0x1E6E0018 ) ;\r\nV_82 &= 0x0000ffff ;\r\nF_12 ( V_4 , 0x1E6E0018 , V_82 ) ;\r\nfor ( V_38 = 0 ; V_38 < 76 ; V_38 ++ ) {\r\nV_90 [ 0 ] [ V_38 ] = 0x0 ;\r\nV_90 [ 1 ] [ V_38 ] = 0x0 ;\r\n}\r\nfor ( V_81 = 0 ; V_81 < 32 ; V_81 ++ ) {\r\nV_89 [ V_81 ] [ 0 ] [ 0 ] = 0xff ;\r\nV_89 [ V_81 ] [ 0 ] [ 1 ] = 0x0 ;\r\nV_89 [ V_81 ] [ 1 ] [ 0 ] = 0xff ;\r\nV_89 [ V_81 ] [ 1 ] [ 1 ] = 0x0 ;\r\n}\r\nfor ( V_81 = 0 ; V_81 < 32 ; V_81 ++ ) {\r\nV_39 [ 0 ] = V_39 [ 1 ] = 0 ;\r\nfor ( V_80 = 0 ; V_80 < 2 ; V_80 ++ ) {\r\nF_12 ( V_4 , 0x1E6E000C , 0 ) ;\r\nF_12 ( V_4 , 0x1E6E0018 , V_82 | ( V_81 << 16 ) | ( V_80 << 23 ) ) ;\r\nF_12 ( V_4 , 0x1E6E000C , V_83 ) ;\r\nfor ( V_38 = 0 ; V_38 < 76 ; V_38 ++ ) {\r\nF_12 ( V_4 , 0x1E6E0068 , 0x00001300 | ( V_38 << 16 ) | ( V_38 << 24 ) ) ;\r\nF_12 ( V_4 , 0x1E6E0070 , 0 ) ;\r\nF_12 ( V_4 , 0x1E6E0074 , V_91 ) ;\r\nif ( F_39 ( V_4 ) ) {\r\nif ( V_38 == 0 )\r\nbreak;\r\nV_39 [ V_80 ] ++ ;\r\nV_90 [ V_80 ] [ V_38 ] = 'P' ;\r\nif ( V_38 < V_89 [ V_81 ] [ V_80 ] [ 0 ] )\r\nV_89 [ V_81 ] [ V_80 ] [ 0 ] = ( T_4 ) V_38 ;\r\nif ( V_38 > V_89 [ V_81 ] [ V_80 ] [ 1 ] )\r\nV_89 [ V_81 ] [ V_80 ] [ 1 ] = ( T_4 ) V_38 ;\r\n} else if ( V_39 [ V_80 ] >= 5 )\r\nbreak;\r\nelse {\r\nV_89 [ V_81 ] [ V_80 ] [ 0 ] = 0xff ;\r\nV_89 [ V_81 ] [ V_80 ] [ 1 ] = 0x0 ;\r\n}\r\n}\r\n}\r\nif ( V_39 [ 0 ] == 0 && V_39 [ 1 ] == 0 )\r\nV_81 ++ ;\r\n}\r\nV_85 = V_86 = V_87 = V_88 = 0 ;\r\nfor ( V_81 = 0 ; V_81 < 32 ; V_81 ++ ) {\r\nfor ( V_80 = 0 ; V_80 < 2 ; V_80 ++ ) {\r\nif ( V_89 [ V_81 ] [ V_80 ] [ 0 ] > V_89 [ V_81 ] [ V_80 ] [ 1 ] )\r\ncontinue;\r\nV_84 = V_89 [ V_81 ] [ V_80 ] [ 1 ] - V_89 [ V_81 ] [ V_80 ] [ 0 ] ;\r\nif ( ( V_84 + 2 ) < V_87 )\r\ncontinue;\r\nV_39 [ 0 ] = V_39 [ 1 ] = 0 ;\r\nfor ( V_38 = V_89 [ V_81 ] [ V_80 ] [ 0 ] ; V_38 > 0 && V_90 [ V_80 ] [ V_38 ] != 0 ; V_38 -- , V_39 [ 0 ] ++ ) ;\r\nfor ( V_38 = V_89 [ V_81 ] [ V_80 ] [ 1 ] ; V_38 < 76 && V_90 [ V_80 ] [ V_38 ] != 0 ; V_38 ++ , V_39 [ 1 ] ++ ) ;\r\nif ( V_39 [ 0 ] > V_39 [ 1 ] )\r\nV_39 [ 0 ] = V_39 [ 1 ] ;\r\nV_39 [ 1 ] = 0 ;\r\nif ( V_39 [ 0 ] > V_88 )\r\nV_39 [ 1 ] = V_39 [ 0 ] - V_88 ;\r\nif ( V_84 > ( V_87 + 1 ) && ( V_39 [ 1 ] > 0 || V_39 [ 0 ] > 8 ) ) {\r\nV_87 = V_84 ;\r\nV_85 = V_81 ;\r\nV_86 = V_80 ;\r\nV_88 = V_39 [ 0 ] ;\r\n} else if ( V_39 [ 1 ] > 1 && V_88 < 8 ) {\r\nif ( V_84 > V_87 )\r\nV_87 = V_84 ;\r\nV_85 = V_81 ;\r\nV_86 = V_80 ;\r\nV_88 = V_39 [ 0 ] ;\r\n}\r\n}\r\n}\r\nV_82 = V_82 | ( V_85 << 16 ) | ( V_86 << 23 ) ;\r\nF_12 ( V_4 , 0x1E6E0018 , V_82 ) ;\r\n}\r\nstatic bool F_42 ( struct V_3 * V_4 , struct V_67 * V_68 )\r\n{\r\nT_2 V_70 [ 2 ] , V_71 [ 2 ] , V_38 , V_25 , V_39 , V_74 = 0 ;\r\nbool V_75 = false ;\r\nF_41 ( V_4 ) ;\r\nif ( F_40 ( V_4 , V_68 ) == false )\r\nreturn V_75 ;\r\nV_92:\r\nV_70 [ 0 ] = V_70 [ 1 ] = 0xff ;\r\nV_71 [ 0 ] = V_71 [ 1 ] = 0x0 ;\r\nV_39 = 0 ;\r\nfor ( V_38 = 0 ; V_38 < 76 ; V_38 ++ ) {\r\nF_12 ( V_4 , 0x1E6E0068 , 0x00001300 | ( V_38 << 16 ) | ( V_38 << 24 ) ) ;\r\nF_12 ( V_4 , 0x1E6E0074 , V_93 ) ;\r\nV_25 = F_35 ( V_4 ) ;\r\nif ( V_25 != 0 ) {\r\nif ( V_25 & 0x1 ) {\r\nif ( V_70 [ 0 ] > V_38 ) {\r\nV_70 [ 0 ] = V_38 ;\r\n}\r\nif ( V_71 [ 0 ] < V_38 ) {\r\nV_71 [ 0 ] = V_38 ;\r\n}\r\n}\r\nif ( V_25 & 0x2 ) {\r\nif ( V_70 [ 1 ] > V_38 ) {\r\nV_70 [ 1 ] = V_38 ;\r\n}\r\nif ( V_71 [ 1 ] < V_38 ) {\r\nV_71 [ 1 ] = V_38 ;\r\n}\r\n}\r\nV_39 ++ ;\r\n} else if ( V_39 >= V_94 ) {\r\nbreak;\r\n}\r\n}\r\nif ( V_74 ++ > 10 )\r\ngoto V_95;\r\nif ( V_71 [ 0 ] == 0 || ( V_71 [ 0 ] - V_70 [ 0 ] ) < V_94 ) {\r\ngoto V_92;\r\n}\r\nif ( V_71 [ 1 ] == 0 || ( V_71 [ 1 ] - V_70 [ 1 ] ) < V_94 ) {\r\ngoto V_92;\r\n}\r\nV_75 = true ;\r\nV_95:\r\nV_38 = ( V_70 [ 1 ] + V_71 [ 1 ] ) >> 1 ;\r\nV_38 <<= 8 ;\r\nV_38 += ( V_70 [ 0 ] + V_71 [ 0 ] ) >> 1 ;\r\nF_12 ( V_4 , 0x1E6E0068 , F_9 ( V_4 , 0x1E720058 ) | ( V_38 << 16 ) ) ;\r\nreturn V_75 ;\r\n}\r\nstatic void F_43 ( struct V_3 * V_4 , struct V_67 * V_68 )\r\n{\r\nT_2 V_96 , V_97 , V_98 ;\r\nF_12 ( V_4 , 0x1E6E2000 , 0x1688A8A8 ) ;\r\nV_96 = ( F_9 ( V_4 , 0x1E6E2070 ) >> 25 ) & 0x3 ;\r\nV_97 = 0x00020000 + ( V_96 << 16 ) ;\r\nV_97 |= 0x00300000 + ( ( V_96 & 0x2 ) << 19 ) ;\r\nV_98 = 0x00000010 + ( V_96 << 4 ) ;\r\nV_98 |= ( ( V_96 & 0x2 ) << 18 ) ;\r\nV_68 -> V_99 = 0x00034C4C ;\r\nV_68 -> V_100 = 0x00001800 ;\r\nV_68 -> V_101 = 0x000000F0 ;\r\nV_68 -> V_102 = V_68 -> V_103 ;\r\nV_68 -> V_104 = 0 ;\r\nswitch ( V_68 -> V_103 ) {\r\ncase 336 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x0190 ) ;\r\nV_68 -> V_105 = 0 ;\r\nV_68 -> V_106 = 0x22202725 ;\r\nV_68 -> V_107 = 0xAA007613 | V_97 ;\r\nV_68 -> V_108 = 0x000000BA ;\r\nV_68 -> V_109 = 0x04001400 | V_98 ;\r\nV_68 -> V_110 = 0x00000000 ;\r\nV_68 -> V_111 = 0x00000023 ;\r\nV_68 -> V_112 = 0x00000074 ;\r\nV_68 -> V_113 = 0x00004DC0 ;\r\nV_68 -> V_114 = 96 ;\r\nV_68 -> V_115 = 3 ;\r\nswitch ( V_68 -> V_116 ) {\r\ndefault:\r\ncase V_117 :\r\ncase V_52 :\r\nV_68 -> V_107 = 0xAA007613 | V_97 ;\r\nbreak;\r\ncase V_118 :\r\nV_68 -> V_107 = 0xAA00761C | V_97 ;\r\nbreak;\r\ncase V_119 :\r\nV_68 -> V_107 = 0xAA007636 | V_97 ;\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\ncase 396 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x03F1 ) ;\r\nV_68 -> V_105 = 1 ;\r\nV_68 -> V_106 = 0x33302825 ;\r\nV_68 -> V_107 = 0xCC009617 | V_97 ;\r\nV_68 -> V_108 = 0x000000E2 ;\r\nV_68 -> V_109 = 0x04001600 | V_98 ;\r\nV_68 -> V_110 = 0x00000000 ;\r\nV_68 -> V_111 = 0x00000034 ;\r\nV_68 -> V_101 = 0x000000FA ;\r\nV_68 -> V_112 = 0x00000089 ;\r\nV_68 -> V_113 = 0x00005040 ;\r\nV_68 -> V_114 = 96 ;\r\nV_68 -> V_115 = 4 ;\r\nswitch ( V_68 -> V_116 ) {\r\ndefault:\r\ncase V_117 :\r\ncase V_52 :\r\nV_68 -> V_107 = 0xCC009617 | V_97 ;\r\nbreak;\r\ncase V_118 :\r\nV_68 -> V_107 = 0xCC009622 | V_97 ;\r\nbreak;\r\ncase V_119 :\r\nV_68 -> V_107 = 0xCC00963F | V_97 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 408 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x01F0 ) ;\r\nV_68 -> V_105 = 1 ;\r\nV_68 -> V_106 = 0x33302825 ;\r\nV_68 -> V_107 = 0xCC009617 | V_97 ;\r\nV_68 -> V_108 = 0x000000E2 ;\r\nV_68 -> V_109 = 0x04001600 | V_98 ;\r\nV_68 -> V_110 = 0x00000000 ;\r\nV_68 -> V_111 = 0x00000023 ;\r\nV_68 -> V_101 = 0x000000FA ;\r\nV_68 -> V_112 = 0x00000089 ;\r\nV_68 -> V_113 = 0x000050C0 ;\r\nV_68 -> V_114 = 96 ;\r\nV_68 -> V_115 = 4 ;\r\nswitch ( V_68 -> V_116 ) {\r\ndefault:\r\ncase V_117 :\r\ncase V_52 :\r\nV_68 -> V_107 = 0xCC009617 | V_97 ;\r\nbreak;\r\ncase V_118 :\r\nV_68 -> V_107 = 0xCC009622 | V_97 ;\r\nbreak;\r\ncase V_119 :\r\nV_68 -> V_107 = 0xCC00963F | V_97 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 456 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x0230 ) ;\r\nV_68 -> V_105 = 0 ;\r\nV_68 -> V_106 = 0x33302926 ;\r\nV_68 -> V_107 = 0xCD44961A ;\r\nV_68 -> V_108 = 0x000000FC ;\r\nV_68 -> V_109 = 0x00081830 ;\r\nV_68 -> V_110 = 0x00000000 ;\r\nV_68 -> V_111 = 0x00000045 ;\r\nV_68 -> V_112 = 0x00000097 ;\r\nV_68 -> V_113 = 0x000052C0 ;\r\nV_68 -> V_114 = 88 ;\r\nV_68 -> V_115 = 4 ;\r\nbreak;\r\ncase 504 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x0270 ) ;\r\nV_68 -> V_105 = 1 ;\r\nV_68 -> V_106 = 0x33302926 ;\r\nV_68 -> V_107 = 0xDE44A61D ;\r\nV_68 -> V_108 = 0x00000117 ;\r\nV_68 -> V_109 = 0x00081A30 ;\r\nV_68 -> V_110 = 0x00000000 ;\r\nV_68 -> V_111 = 0x070000BB ;\r\nV_68 -> V_112 = 0x000000A0 ;\r\nV_68 -> V_113 = 0x000054C0 ;\r\nV_68 -> V_114 = 79 ;\r\nV_68 -> V_115 = 4 ;\r\nbreak;\r\ncase 528 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x0290 ) ;\r\nV_68 -> V_105 = 1 ;\r\nV_68 -> V_104 = 1 ;\r\nV_68 -> V_106 = 0x33302926 ;\r\nV_68 -> V_107 = 0xEF44B61E ;\r\nV_68 -> V_108 = 0x00000125 ;\r\nV_68 -> V_109 = 0x00081A30 ;\r\nV_68 -> V_110 = 0x00000040 ;\r\nV_68 -> V_101 = 0x000000F5 ;\r\nV_68 -> V_111 = 0x00000023 ;\r\nV_68 -> V_112 = 0x00000088 ;\r\nV_68 -> V_113 = 0x000055C0 ;\r\nV_68 -> V_114 = 76 ;\r\nV_68 -> V_115 = 3 ;\r\nbreak;\r\ncase 576 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x0140 ) ;\r\nV_68 -> V_99 = 0x00136868 ;\r\nV_68 -> V_100 = 0x00004534 ;\r\nV_68 -> V_105 = 1 ;\r\nV_68 -> V_104 = 1 ;\r\nV_68 -> V_106 = 0x33302A37 ;\r\nV_68 -> V_107 = 0xEF56B61E ;\r\nV_68 -> V_108 = 0x0000013F ;\r\nV_68 -> V_109 = 0x00101A50 ;\r\nV_68 -> V_110 = 0x00000040 ;\r\nV_68 -> V_101 = 0x000000FA ;\r\nV_68 -> V_111 = 0x00000023 ;\r\nV_68 -> V_112 = 0x00000078 ;\r\nV_68 -> V_113 = 0x000057C0 ;\r\nV_68 -> V_114 = 136 ;\r\nV_68 -> V_115 = 3 ;\r\nbreak;\r\ncase 600 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x02E1 ) ;\r\nV_68 -> V_99 = 0x00136868 ;\r\nV_68 -> V_100 = 0x00004534 ;\r\nV_68 -> V_105 = 1 ;\r\nV_68 -> V_104 = 1 ;\r\nV_68 -> V_106 = 0x32302A37 ;\r\nV_68 -> V_107 = 0xDF56B61F ;\r\nV_68 -> V_108 = 0x0000014D ;\r\nV_68 -> V_109 = 0x00101A50 ;\r\nV_68 -> V_110 = 0x00000004 ;\r\nV_68 -> V_101 = 0x000000F5 ;\r\nV_68 -> V_111 = 0x00000023 ;\r\nV_68 -> V_112 = 0x00000078 ;\r\nV_68 -> V_113 = 0x000058C0 ;\r\nV_68 -> V_114 = 132 ;\r\nV_68 -> V_115 = 3 ;\r\nbreak;\r\ncase 624 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x0160 ) ;\r\nV_68 -> V_99 = 0x00136868 ;\r\nV_68 -> V_100 = 0x00004534 ;\r\nV_68 -> V_105 = 1 ;\r\nV_68 -> V_104 = 1 ;\r\nV_68 -> V_106 = 0x32302A37 ;\r\nV_68 -> V_107 = 0xEF56B621 ;\r\nV_68 -> V_108 = 0x0000015A ;\r\nV_68 -> V_109 = 0x02101A50 ;\r\nV_68 -> V_110 = 0x00000004 ;\r\nV_68 -> V_101 = 0x000000F5 ;\r\nV_68 -> V_111 = 0x00000034 ;\r\nV_68 -> V_112 = 0x00000078 ;\r\nV_68 -> V_113 = 0x000059C0 ;\r\nV_68 -> V_114 = 128 ;\r\nV_68 -> V_115 = 3 ;\r\nbreak;\r\n}\r\nswitch ( V_68 -> V_116 ) {\r\ncase V_117 :\r\nV_68 -> V_120 = 0x130 ;\r\nbreak;\r\ndefault:\r\ncase V_52 :\r\nV_68 -> V_120 = 0x131 ;\r\nbreak;\r\ncase V_118 :\r\nV_68 -> V_120 = 0x132 ;\r\nbreak;\r\ncase V_119 :\r\nV_68 -> V_120 = 0x133 ;\r\nbreak;\r\n}\r\nswitch ( V_68 -> V_121 ) {\r\ndefault:\r\ncase V_122 :\r\nV_68 -> V_120 |= 0x00 ;\r\nbreak;\r\ncase V_123 :\r\nV_68 -> V_120 |= 0x04 ;\r\nbreak;\r\ncase V_124 :\r\nV_68 -> V_120 |= 0x08 ;\r\nbreak;\r\ncase V_125 :\r\nV_68 -> V_120 |= 0x0c ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_44 ( struct V_3 * V_4 , struct V_67 * V_68 )\r\n{\r\nT_2 V_25 , V_63 , V_74 = 0 ;\r\nV_126:\r\nF_12 ( V_4 , 0x1E6E0000 , 0xFC600309 ) ;\r\nF_12 ( V_4 , 0x1E6E0018 , 0x00000100 ) ;\r\nF_12 ( V_4 , 0x1E6E0024 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0034 , 0x00000000 ) ;\r\nF_19 ( 10 ) ;\r\nF_12 ( V_4 , 0x1E6E0064 , V_68 -> V_99 ) ;\r\nF_12 ( V_4 , 0x1E6E0068 , V_68 -> V_100 ) ;\r\nF_19 ( 10 ) ;\r\nF_12 ( V_4 , 0x1E6E0064 , V_68 -> V_99 | 0xC0000 ) ;\r\nF_19 ( 10 ) ;\r\nF_12 ( V_4 , 0x1E6E0004 , V_68 -> V_120 ) ;\r\nF_12 ( V_4 , 0x1E6E0008 , 0x90040f ) ;\r\nF_12 ( V_4 , 0x1E6E0010 , V_68 -> V_106 ) ;\r\nF_12 ( V_4 , 0x1E6E0014 , V_68 -> V_107 ) ;\r\nF_12 ( V_4 , 0x1E6E0020 , V_68 -> V_108 ) ;\r\nF_12 ( V_4 , 0x1E6E0080 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0084 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0088 , V_68 -> V_112 ) ;\r\nF_12 ( V_4 , 0x1E6E0018 , 0x4000A170 ) ;\r\nF_12 ( V_4 , 0x1E6E0018 , 0x00002370 ) ;\r\nF_12 ( V_4 , 0x1E6E0038 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0040 , 0xFF444444 ) ;\r\nF_12 ( V_4 , 0x1E6E0044 , 0x22222222 ) ;\r\nF_12 ( V_4 , 0x1E6E0048 , 0x22222222 ) ;\r\nF_12 ( V_4 , 0x1E6E004C , 0x00000002 ) ;\r\nF_12 ( V_4 , 0x1E6E0050 , 0x80000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0050 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0054 , 0 ) ;\r\nF_12 ( V_4 , 0x1E6E0060 , V_68 -> V_101 ) ;\r\nF_12 ( V_4 , 0x1E6E006C , V_68 -> V_111 ) ;\r\nF_12 ( V_4 , 0x1E6E0070 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0074 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0078 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E007C , 0x00000000 ) ;\r\ndo {\r\nV_25 = F_9 ( V_4 , 0x1E6E001C ) ;\r\n} while ( ! ( V_25 & 0x08000000 ) );\r\nV_25 = F_9 ( V_4 , 0x1E6E001C ) ;\r\nV_25 = ( V_25 >> 8 ) & 0xff ;\r\nwhile ( ( V_25 & 0x08 ) || ( ( V_25 & 0x7 ) < 2 ) || ( V_25 < 4 ) ) {\r\nV_63 = ( F_9 ( V_4 , 0x1E6E0064 ) & 0xfff3ffff ) + 4 ;\r\nif ( ( V_63 & 0xff ) > V_68 -> V_114 ) {\r\nbreak;\r\n}\r\nF_12 ( V_4 , 0x1E6E0064 , V_63 ) ;\r\nif ( V_63 & 0x00100000 ) {\r\nV_63 = ( ( V_63 & 0xff ) >> 3 ) + 3 ;\r\n} else {\r\nV_63 = ( ( V_63 & 0xff ) >> 2 ) + 5 ;\r\n}\r\nV_25 = F_9 ( V_4 , 0x1E6E0068 ) & 0xffff00ff ;\r\nV_63 += V_25 & 0xff ;\r\nV_25 = V_25 | ( V_63 << 8 ) ;\r\nF_12 ( V_4 , 0x1E6E0068 , V_25 ) ;\r\nF_19 ( 10 ) ;\r\nF_12 ( V_4 , 0x1E6E0064 , F_9 ( V_4 , 0x1E6E0064 ) | 0xC0000 ) ;\r\nF_19 ( 10 ) ;\r\nV_25 = F_9 ( V_4 , 0x1E6E0018 ) & 0xfffff1ff ;\r\nF_12 ( V_4 , 0x1E6E0018 , V_25 ) ;\r\nV_25 = V_25 | 0x200 ;\r\nF_12 ( V_4 , 0x1E6E0018 , V_25 ) ;\r\ndo {\r\nV_25 = F_9 ( V_4 , 0x1E6E001C ) ;\r\n} while ( ! ( V_25 & 0x08000000 ) );\r\nV_25 = F_9 ( V_4 , 0x1E6E001C ) ;\r\nV_25 = ( V_25 >> 8 ) & 0xff ;\r\n}\r\nF_12 ( V_4 , 0x1E720058 , F_9 ( V_4 , 0x1E6E0068 ) & 0xffff ) ;\r\nV_25 = F_9 ( V_4 , 0x1E6E0018 ) | 0xC00 ;\r\nF_12 ( V_4 , 0x1E6E0018 , V_25 ) ;\r\nF_12 ( V_4 , 0x1E6E0034 , 0x00000001 ) ;\r\nF_12 ( V_4 , 0x1E6E000C , 0x00000040 ) ;\r\nF_19 ( 50 ) ;\r\nF_12 ( V_4 , 0x1E6E002C , V_68 -> V_109 | 0x100 ) ;\r\nF_12 ( V_4 , 0x1E6E0030 , V_68 -> V_110 ) ;\r\nF_12 ( V_4 , 0x1E6E0028 , 0x00000005 ) ;\r\nF_12 ( V_4 , 0x1E6E0028 , 0x00000007 ) ;\r\nF_12 ( V_4 , 0x1E6E0028 , 0x00000003 ) ;\r\nF_12 ( V_4 , 0x1E6E0028 , 0x00000001 ) ;\r\nF_12 ( V_4 , 0x1E6E002C , V_68 -> V_109 ) ;\r\nF_12 ( V_4 , 0x1E6E000C , 0x00005C08 ) ;\r\nF_12 ( V_4 , 0x1E6E0028 , 0x00000001 ) ;\r\nF_12 ( V_4 , 0x1E6E000C , 0x00005C01 ) ;\r\nV_25 = 0 ;\r\nif ( V_68 -> V_105 ) {\r\nV_25 = 0x300 ;\r\n}\r\nif ( V_68 -> V_104 ) {\r\nV_25 = V_25 | 0x3000 | ( ( V_68 -> V_107 & 0x60000 ) >> 3 ) ;\r\n}\r\nF_12 ( V_4 , 0x1E6E0034 , V_25 | 0x3 ) ;\r\nif ( ( F_42 ( V_4 , V_68 ) == false ) && ( V_74 ++ < 10 ) )\r\ngoto V_126;\r\nF_12 ( V_4 , 0x1E6E0120 , V_68 -> V_113 ) ;\r\n#ifdef F_45\r\nF_12 ( V_4 , 0x1E6E007C , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0070 , 0x221 ) ;\r\ndo {\r\nV_25 = F_9 ( V_4 , 0x1E6E0070 ) ;\r\n} while ( ! ( V_25 & 0x00001000 ) );\r\nF_12 ( V_4 , 0x1E6E0070 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0050 , 0x80000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0050 , 0x00000000 ) ;\r\n#endif\r\n}\r\nstatic void F_46 ( struct V_3 * V_4 , struct V_67 * V_68 )\r\n{\r\nT_2 V_96 , V_97 , V_98 ;\r\nF_12 ( V_4 , 0x1E6E2000 , 0x1688A8A8 ) ;\r\nV_96 = ( F_9 ( V_4 , 0x1E6E2070 ) >> 25 ) & 0x3 ;\r\nV_97 = ( V_96 << 20 ) | ( V_96 << 16 ) ;\r\nV_97 += 0x00110000 ;\r\nV_98 = 0x00000040 | ( V_96 << 4 ) ;\r\nV_68 -> V_99 = 0x00034C4C ;\r\nV_68 -> V_100 = 0x00001800 ;\r\nV_68 -> V_101 = 0x000000F0 ;\r\nV_68 -> V_102 = V_68 -> V_103 ;\r\nV_68 -> V_104 = 0 ;\r\nswitch ( V_68 -> V_103 ) {\r\ncase 264 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x0130 ) ;\r\nV_68 -> V_105 = 0 ;\r\nV_68 -> V_106 = 0x11101513 ;\r\nV_68 -> V_107 = 0x78117011 ;\r\nV_68 -> V_108 = 0x00000092 ;\r\nV_68 -> V_109 = 0x00000842 ;\r\nV_68 -> V_110 = 0x00000000 ;\r\nV_68 -> V_101 = 0x000000F0 ;\r\nV_68 -> V_111 = 0x00000034 ;\r\nV_68 -> V_112 = 0x0000005A ;\r\nV_68 -> V_113 = 0x00004AC0 ;\r\nV_68 -> V_114 = 138 ;\r\nV_68 -> V_115 = 3 ;\r\nbreak;\r\ncase 336 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x0190 ) ;\r\nV_68 -> V_105 = 1 ;\r\nV_68 -> V_106 = 0x22202613 ;\r\nV_68 -> V_107 = 0xAA009016 | V_97 ;\r\nV_68 -> V_108 = 0x000000BA ;\r\nV_68 -> V_109 = 0x00000A02 | V_98 ;\r\nV_68 -> V_110 = 0x00000040 ;\r\nV_68 -> V_101 = 0x000000FA ;\r\nV_68 -> V_111 = 0x00000034 ;\r\nV_68 -> V_112 = 0x00000074 ;\r\nV_68 -> V_113 = 0x00004DC0 ;\r\nV_68 -> V_114 = 96 ;\r\nV_68 -> V_115 = 3 ;\r\nswitch ( V_68 -> V_116 ) {\r\ndefault:\r\ncase V_117 :\r\nV_68 -> V_107 = 0xAA009012 | V_97 ;\r\nbreak;\r\ncase V_52 :\r\nV_68 -> V_107 = 0xAA009016 | V_97 ;\r\nbreak;\r\ncase V_118 :\r\nV_68 -> V_107 = 0xAA009023 | V_97 ;\r\nbreak;\r\ncase V_119 :\r\nV_68 -> V_107 = 0xAA00903B | V_97 ;\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\ncase 396 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x03F1 ) ;\r\nV_68 -> V_105 = 1 ;\r\nV_68 -> V_104 = 0 ;\r\nV_68 -> V_106 = 0x33302714 ;\r\nV_68 -> V_107 = 0xCC00B01B | V_97 ;\r\nV_68 -> V_108 = 0x000000E2 ;\r\nV_68 -> V_109 = 0x00000C02 | V_98 ;\r\nV_68 -> V_110 = 0x00000040 ;\r\nV_68 -> V_101 = 0x000000FA ;\r\nV_68 -> V_111 = 0x00000034 ;\r\nV_68 -> V_112 = 0x00000089 ;\r\nV_68 -> V_113 = 0x00005040 ;\r\nV_68 -> V_114 = 96 ;\r\nV_68 -> V_115 = 4 ;\r\nswitch ( V_68 -> V_116 ) {\r\ncase V_117 :\r\nV_68 -> V_107 = 0xCC00B016 | V_97 ;\r\nbreak;\r\ndefault:\r\ncase V_52 :\r\nV_68 -> V_107 = 0xCC00B01B | V_97 ;\r\nbreak;\r\ncase V_118 :\r\nV_68 -> V_107 = 0xCC00B02B | V_97 ;\r\nbreak;\r\ncase V_119 :\r\nV_68 -> V_107 = 0xCC00B03F | V_97 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 408 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x01F0 ) ;\r\nV_68 -> V_105 = 1 ;\r\nV_68 -> V_104 = 0 ;\r\nV_68 -> V_106 = 0x33302714 ;\r\nV_68 -> V_107 = 0xCC00B01B | V_97 ;\r\nV_68 -> V_108 = 0x000000E2 ;\r\nV_68 -> V_109 = 0x00000C02 | V_98 ;\r\nV_68 -> V_110 = 0x00000040 ;\r\nV_68 -> V_101 = 0x000000FA ;\r\nV_68 -> V_111 = 0x00000034 ;\r\nV_68 -> V_112 = 0x00000089 ;\r\nV_68 -> V_113 = 0x000050C0 ;\r\nV_68 -> V_114 = 96 ;\r\nV_68 -> V_115 = 4 ;\r\nswitch ( V_68 -> V_116 ) {\r\ncase V_117 :\r\nV_68 -> V_107 = 0xCC00B016 | V_97 ;\r\nbreak;\r\ndefault:\r\ncase V_52 :\r\nV_68 -> V_107 = 0xCC00B01B | V_97 ;\r\nbreak;\r\ncase V_118 :\r\nV_68 -> V_107 = 0xCC00B02B | V_97 ;\r\nbreak;\r\ncase V_119 :\r\nV_68 -> V_107 = 0xCC00B03F | V_97 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 456 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x0230 ) ;\r\nV_68 -> V_105 = 0 ;\r\nV_68 -> V_106 = 0x33302815 ;\r\nV_68 -> V_107 = 0xCD44B01E ;\r\nV_68 -> V_108 = 0x000000FC ;\r\nV_68 -> V_109 = 0x00000E72 ;\r\nV_68 -> V_110 = 0x00000000 ;\r\nV_68 -> V_101 = 0x00000000 ;\r\nV_68 -> V_111 = 0x00000034 ;\r\nV_68 -> V_112 = 0x00000097 ;\r\nV_68 -> V_113 = 0x000052C0 ;\r\nV_68 -> V_114 = 88 ;\r\nV_68 -> V_115 = 3 ;\r\nbreak;\r\ncase 504 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x0261 ) ;\r\nV_68 -> V_105 = 1 ;\r\nV_68 -> V_104 = 1 ;\r\nV_68 -> V_106 = 0x33302815 ;\r\nV_68 -> V_107 = 0xDE44C022 ;\r\nV_68 -> V_108 = 0x00000117 ;\r\nV_68 -> V_109 = 0x00000E72 ;\r\nV_68 -> V_110 = 0x00000040 ;\r\nV_68 -> V_101 = 0x0000000A ;\r\nV_68 -> V_111 = 0x00000045 ;\r\nV_68 -> V_112 = 0x000000A0 ;\r\nV_68 -> V_113 = 0x000054C0 ;\r\nV_68 -> V_114 = 79 ;\r\nV_68 -> V_115 = 3 ;\r\nbreak;\r\ncase 528 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x0120 ) ;\r\nV_68 -> V_105 = 1 ;\r\nV_68 -> V_104 = 1 ;\r\nV_68 -> V_106 = 0x33302815 ;\r\nV_68 -> V_107 = 0xEF44D024 ;\r\nV_68 -> V_108 = 0x00000125 ;\r\nV_68 -> V_109 = 0x00000E72 ;\r\nV_68 -> V_110 = 0x00000004 ;\r\nV_68 -> V_101 = 0x000000F9 ;\r\nV_68 -> V_111 = 0x00000045 ;\r\nV_68 -> V_112 = 0x000000A7 ;\r\nV_68 -> V_113 = 0x000055C0 ;\r\nV_68 -> V_114 = 76 ;\r\nV_68 -> V_115 = 3 ;\r\nbreak;\r\ncase 552 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x02A1 ) ;\r\nV_68 -> V_105 = 1 ;\r\nV_68 -> V_104 = 1 ;\r\nV_68 -> V_106 = 0x43402915 ;\r\nV_68 -> V_107 = 0xFF44E025 ;\r\nV_68 -> V_108 = 0x00000132 ;\r\nV_68 -> V_109 = 0x00000E72 ;\r\nV_68 -> V_110 = 0x00000040 ;\r\nV_68 -> V_101 = 0x0000000A ;\r\nV_68 -> V_111 = 0x00000045 ;\r\nV_68 -> V_112 = 0x000000AD ;\r\nV_68 -> V_113 = 0x000056C0 ;\r\nV_68 -> V_114 = 76 ;\r\nV_68 -> V_115 = 3 ;\r\nbreak;\r\ncase 576 :\r\nF_12 ( V_4 , 0x1E6E2020 , 0x0140 ) ;\r\nV_68 -> V_105 = 1 ;\r\nV_68 -> V_104 = 1 ;\r\nV_68 -> V_106 = 0x43402915 ;\r\nV_68 -> V_107 = 0xFF44E027 ;\r\nV_68 -> V_108 = 0x0000013F ;\r\nV_68 -> V_109 = 0x00000E72 ;\r\nV_68 -> V_110 = 0x00000004 ;\r\nV_68 -> V_101 = 0x000000F5 ;\r\nV_68 -> V_111 = 0x00000045 ;\r\nV_68 -> V_112 = 0x000000B3 ;\r\nV_68 -> V_113 = 0x000057C0 ;\r\nV_68 -> V_114 = 76 ;\r\nV_68 -> V_115 = 3 ;\r\nbreak;\r\n}\r\nswitch ( V_68 -> V_116 ) {\r\ncase V_117 :\r\nV_68 -> V_120 = 0x100 ;\r\nbreak;\r\ndefault:\r\ncase V_52 :\r\nV_68 -> V_120 = 0x121 ;\r\nbreak;\r\ncase V_118 :\r\nV_68 -> V_120 = 0x122 ;\r\nbreak;\r\ncase V_119 :\r\nV_68 -> V_120 = 0x123 ;\r\nbreak;\r\n}\r\nswitch ( V_68 -> V_121 ) {\r\ndefault:\r\ncase V_122 :\r\nV_68 -> V_120 |= 0x00 ;\r\nbreak;\r\ncase V_123 :\r\nV_68 -> V_120 |= 0x04 ;\r\nbreak;\r\ncase V_124 :\r\nV_68 -> V_120 |= 0x08 ;\r\nbreak;\r\ncase V_125 :\r\nV_68 -> V_120 |= 0x0c ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_47 ( struct V_3 * V_4 , struct V_67 * V_68 )\r\n{\r\nT_2 V_25 , V_63 , V_74 = 0 ;\r\nV_127:\r\nF_12 ( V_4 , 0x1E6E0000 , 0xFC600309 ) ;\r\nF_12 ( V_4 , 0x1E6E0018 , 0x00000100 ) ;\r\nF_12 ( V_4 , 0x1E6E0024 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0064 , V_68 -> V_99 ) ;\r\nF_12 ( V_4 , 0x1E6E0068 , V_68 -> V_100 ) ;\r\nF_19 ( 10 ) ;\r\nF_12 ( V_4 , 0x1E6E0064 , V_68 -> V_99 | 0xC0000 ) ;\r\nF_19 ( 10 ) ;\r\nF_12 ( V_4 , 0x1E6E0004 , V_68 -> V_120 ) ;\r\nF_12 ( V_4 , 0x1E6E0008 , 0x90040f ) ;\r\nF_12 ( V_4 , 0x1E6E0010 , V_68 -> V_106 ) ;\r\nF_12 ( V_4 , 0x1E6E0014 , V_68 -> V_107 ) ;\r\nF_12 ( V_4 , 0x1E6E0020 , V_68 -> V_108 ) ;\r\nF_12 ( V_4 , 0x1E6E0080 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0084 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0088 , V_68 -> V_112 ) ;\r\nF_12 ( V_4 , 0x1E6E0018 , 0x4000A130 ) ;\r\nF_12 ( V_4 , 0x1E6E0018 , 0x00002330 ) ;\r\nF_12 ( V_4 , 0x1E6E0038 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0040 , 0xFF808000 ) ;\r\nF_12 ( V_4 , 0x1E6E0044 , 0x88848466 ) ;\r\nF_12 ( V_4 , 0x1E6E0048 , 0x44440008 ) ;\r\nF_12 ( V_4 , 0x1E6E004C , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0050 , 0x80000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0050 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0054 , 0 ) ;\r\nF_12 ( V_4 , 0x1E6E0060 , V_68 -> V_101 ) ;\r\nF_12 ( V_4 , 0x1E6E006C , V_68 -> V_111 ) ;\r\nF_12 ( V_4 , 0x1E6E0070 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0074 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0078 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E007C , 0x00000000 ) ;\r\ndo {\r\nV_25 = F_9 ( V_4 , 0x1E6E001C ) ;\r\n} while ( ! ( V_25 & 0x08000000 ) );\r\nV_25 = F_9 ( V_4 , 0x1E6E001C ) ;\r\nV_25 = ( V_25 >> 8 ) & 0xff ;\r\nwhile ( ( V_25 & 0x08 ) || ( ( V_25 & 0x7 ) < 2 ) || ( V_25 < 4 ) ) {\r\nV_63 = ( F_9 ( V_4 , 0x1E6E0064 ) & 0xfff3ffff ) + 4 ;\r\nif ( ( V_63 & 0xff ) > V_68 -> V_114 ) {\r\nbreak;\r\n}\r\nF_12 ( V_4 , 0x1E6E0064 , V_63 ) ;\r\nif ( V_63 & 0x00100000 ) {\r\nV_63 = ( ( V_63 & 0xff ) >> 3 ) + 3 ;\r\n} else {\r\nV_63 = ( ( V_63 & 0xff ) >> 2 ) + 5 ;\r\n}\r\nV_25 = F_9 ( V_4 , 0x1E6E0068 ) & 0xffff00ff ;\r\nV_63 += V_25 & 0xff ;\r\nV_25 = V_25 | ( V_63 << 8 ) ;\r\nF_12 ( V_4 , 0x1E6E0068 , V_25 ) ;\r\nF_19 ( 10 ) ;\r\nF_12 ( V_4 , 0x1E6E0064 , F_9 ( V_4 , 0x1E6E0064 ) | 0xC0000 ) ;\r\nF_19 ( 10 ) ;\r\nV_25 = F_9 ( V_4 , 0x1E6E0018 ) & 0xfffff1ff ;\r\nF_12 ( V_4 , 0x1E6E0018 , V_25 ) ;\r\nV_25 = V_25 | 0x200 ;\r\nF_12 ( V_4 , 0x1E6E0018 , V_25 ) ;\r\ndo {\r\nV_25 = F_9 ( V_4 , 0x1E6E001C ) ;\r\n} while ( ! ( V_25 & 0x08000000 ) );\r\nV_25 = F_9 ( V_4 , 0x1E6E001C ) ;\r\nV_25 = ( V_25 >> 8 ) & 0xff ;\r\n}\r\nF_12 ( V_4 , 0x1E720058 , F_9 ( V_4 , 0x1E6E0008 ) & 0xffff ) ;\r\nV_25 = F_9 ( V_4 , 0x1E6E0018 ) | 0xC00 ;\r\nF_12 ( V_4 , 0x1E6E0018 , V_25 ) ;\r\nF_12 ( V_4 , 0x1E6E0034 , 0x00000001 ) ;\r\nF_12 ( V_4 , 0x1E6E000C , 0x00000000 ) ;\r\nF_19 ( 50 ) ;\r\nF_12 ( V_4 , 0x1E6E002C , V_68 -> V_109 | 0x100 ) ;\r\nF_12 ( V_4 , 0x1E6E0030 , V_68 -> V_110 ) ;\r\nF_12 ( V_4 , 0x1E6E0028 , 0x00000005 ) ;\r\nF_12 ( V_4 , 0x1E6E0028 , 0x00000007 ) ;\r\nF_12 ( V_4 , 0x1E6E0028 , 0x00000003 ) ;\r\nF_12 ( V_4 , 0x1E6E0028 , 0x00000001 ) ;\r\nF_12 ( V_4 , 0x1E6E000C , 0x00005C08 ) ;\r\nF_12 ( V_4 , 0x1E6E002C , V_68 -> V_109 ) ;\r\nF_12 ( V_4 , 0x1E6E0028 , 0x00000001 ) ;\r\nF_12 ( V_4 , 0x1E6E0030 , V_68 -> V_110 | 0x380 ) ;\r\nF_12 ( V_4 , 0x1E6E0028 , 0x00000003 ) ;\r\nF_12 ( V_4 , 0x1E6E0030 , V_68 -> V_110 ) ;\r\nF_12 ( V_4 , 0x1E6E0028 , 0x00000003 ) ;\r\nF_12 ( V_4 , 0x1E6E000C , 0x7FFF5C01 ) ;\r\nV_25 = 0 ;\r\nif ( V_68 -> V_105 ) {\r\nV_25 = 0x500 ;\r\n}\r\nif ( V_68 -> V_104 ) {\r\nV_25 = V_25 | 0x3000 | ( ( V_68 -> V_107 & 0x60000 ) >> 3 ) ;\r\n}\r\nF_12 ( V_4 , 0x1E6E0034 , V_25 | 0x3 ) ;\r\nF_12 ( V_4 , 0x1E6E0120 , V_68 -> V_113 ) ;\r\nif ( ( F_42 ( V_4 , V_68 ) == false ) && ( V_74 ++ < 10 ) )\r\ngoto V_127;\r\n#ifdef F_45\r\nF_12 ( V_4 , 0x1E6E007C , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0070 , 0x221 ) ;\r\ndo {\r\nV_25 = F_9 ( V_4 , 0x1E6E0070 ) ;\r\n} while ( ! ( V_25 & 0x00001000 ) );\r\nF_12 ( V_4 , 0x1E6E0070 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0050 , 0x80000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0050 , 0x00000000 ) ;\r\n#endif\r\n}\r\nstatic void F_25 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nstruct V_67 V_68 ;\r\nT_2 V_43 ;\r\nT_1 V_14 ;\r\nV_14 = F_18 ( V_4 , V_8 , 0xd0 , 0xff ) ;\r\nif ( ( V_14 & 0x80 ) == 0 ) {\r\nF_10 ( V_4 , 0xf004 , 0x1e6e0000 ) ;\r\nF_10 ( V_4 , 0xf000 , 0x1 ) ;\r\nF_10 ( V_4 , 0x12000 , 0x1688a8a8 ) ;\r\ndo {\r\n;\r\n} while ( F_11 ( V_4 , 0x12000 ) != 0x1 );\r\nF_10 ( V_4 , 0x10000 , 0xfc600309 ) ;\r\ndo {\r\n;\r\n} while ( F_11 ( V_4 , 0x10000 ) != 0x1 );\r\nV_43 = F_11 ( V_4 , 0x12008 ) ;\r\nV_43 |= 0x73 ;\r\nF_10 ( V_4 , 0x12008 , V_43 ) ;\r\nV_68 . V_103 = 396 ;\r\nV_68 . V_51 = V_128 ;\r\nV_43 = F_9 ( V_4 , 0x1e6e2070 ) ;\r\nif ( V_43 & 0x01000000 )\r\nV_68 . V_51 = V_129 ;\r\nswitch ( V_43 & 0x18000000 ) {\r\ncase 0 :\r\nV_68 . V_116 = V_117 ;\r\nbreak;\r\ndefault:\r\ncase 0x08000000 :\r\nV_68 . V_116 = V_52 ;\r\nbreak;\r\ncase 0x10000000 :\r\nV_68 . V_116 = V_118 ;\r\nbreak;\r\ncase 0x18000000 :\r\nV_68 . V_116 = V_119 ;\r\nbreak;\r\n}\r\nswitch ( V_43 & 0x0c ) {\r\ndefault:\r\ncase 0x00 :\r\nV_68 . V_121 = V_122 ;\r\nbreak;\r\ncase 0x04 :\r\nV_68 . V_121 = V_123 ;\r\nbreak;\r\ncase 0x08 :\r\nV_68 . V_121 = V_124 ;\r\nbreak;\r\ncase 0x0c :\r\nV_68 . V_121 = V_125 ;\r\nbreak;\r\n}\r\nif ( V_68 . V_51 == V_128 ) {\r\nF_43 ( V_4 , & V_68 ) ;\r\nF_44 ( V_4 , & V_68 ) ;\r\n} else {\r\nF_46 ( V_4 , & V_68 ) ;\r\nF_47 ( V_4 , & V_68 ) ;\r\n}\r\nV_43 = F_9 ( V_4 , 0x1e6e2040 ) ;\r\nF_12 ( V_4 , 0x1e6e2040 , V_43 | 0x40 ) ;\r\n}\r\ndo {\r\nV_14 = F_18 ( V_4 , V_8 , 0xd0 , 0xff ) ;\r\n} while ( ( V_14 & 0x40 ) == 0 );\r\n}\r\nstatic bool F_48 ( struct V_3 * V_4 )\r\n{\r\nF_12 ( V_4 , 0x1E6E0074 , 0x0000FFFF ) ;\r\nF_12 ( V_4 , 0x1E6E007C , 0xFF00FF00 ) ;\r\nif ( ! F_29 ( V_4 , 0 ) )\r\nreturn false ;\r\nif ( ! F_33 ( V_4 , 0 ) )\r\nreturn false ;\r\nreturn true ;\r\n}\r\nstatic bool F_49 ( struct V_3 * V_4 )\r\n{\r\nF_12 ( V_4 , 0x1E6E0074 , 0x0000FFFF ) ;\r\nF_12 ( V_4 , 0x1E6E007C , 0xFF00FF00 ) ;\r\nif ( ! F_29 ( V_4 , 0 ) )\r\nreturn false ;\r\nif ( ! F_29 ( V_4 , 1 ) )\r\nreturn false ;\r\nif ( ! F_29 ( V_4 , 2 ) )\r\nreturn false ;\r\nif ( ! F_29 ( V_4 , 3 ) )\r\nreturn false ;\r\nif ( ! F_33 ( V_4 , 0 ) )\r\nreturn false ;\r\nreturn true ;\r\n}\r\nstatic void F_50 ( struct V_3 * V_4 )\r\n{\r\nF_12 ( V_4 , 0x1E6E0034 , 0x00020080 ) ;\r\nF_12 ( V_4 , 0x1E6E0008 , 0x2003000F ) ;\r\nF_12 ( V_4 , 0x1E6E0038 , 0x00000FFF ) ;\r\nF_12 ( V_4 , 0x1E6E0040 , 0x88448844 ) ;\r\nF_12 ( V_4 , 0x1E6E0044 , 0x24422288 ) ;\r\nF_12 ( V_4 , 0x1E6E0048 , 0x22222222 ) ;\r\nF_12 ( V_4 , 0x1E6E004C , 0x22222222 ) ;\r\nF_12 ( V_4 , 0x1E6E0050 , 0x80000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0208 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0218 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0220 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0228 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0230 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E02A8 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E02B0 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0240 , 0x86000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0244 , 0x00008600 ) ;\r\nF_12 ( V_4 , 0x1E6E0248 , 0x80000000 ) ;\r\nF_12 ( V_4 , 0x1E6E024C , 0x80808080 ) ;\r\n}\r\nstatic void F_51 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_25 , V_89 , V_130 ;\r\nV_89 = 0 ;\r\nF_12 ( V_4 , 0x1E6E0060 , 0x00000005 ) ;\r\nwhile ( ! V_89 ) {\r\nfor ( V_130 = 0 ; V_130 < V_62 ; V_130 ++ ) {\r\nV_25 = F_9 ( V_4 , 0x1E6E0060 ) & 0x1 ;\r\nif ( ! V_25 )\r\nbreak;\r\n}\r\nif ( V_130 != V_62 ) {\r\nV_25 = F_9 ( V_4 , 0x1E6E0300 ) & 0x000A0000 ;\r\nif ( ! V_25 )\r\nV_89 = 1 ;\r\n}\r\nif ( ! V_89 ) {\r\nF_12 ( V_4 , 0x1E6E0060 , 0x00000000 ) ;\r\nF_19 ( 10 ) ;\r\nF_12 ( V_4 , 0x1E6E0060 , 0x00000005 ) ;\r\n}\r\n}\r\nF_12 ( V_4 , 0x1E6E0060 , 0x00000006 ) ;\r\n}\r\nstatic void F_52 ( struct V_3 * V_4 , T_2 V_131 )\r\n{\r\nT_2 V_132 , V_133 ;\r\nV_132 = F_9 ( V_4 , 0x1E6E0004 ) & 0xfffffffc ;\r\nV_133 = F_9 ( V_4 , 0x1E6E0014 ) & 0xffffff00 ;\r\nF_12 ( V_4 , 0xA0100000 , 0x41424344 ) ;\r\nF_12 ( V_4 , 0x90100000 , 0x35363738 ) ;\r\nF_12 ( V_4 , 0x88100000 , 0x292A2B2C ) ;\r\nF_12 ( V_4 , 0x80100000 , 0x1D1E1F10 ) ;\r\nif ( F_9 ( V_4 , 0xA0100000 ) == 0x41424344 ) {\r\nV_132 |= 0x03 ;\r\nV_133 |= ( V_131 >> 24 ) & 0xFF ;\r\n} else if ( F_9 ( V_4 , 0x90100000 ) == 0x35363738 ) {\r\nV_132 |= 0x02 ;\r\nV_133 |= ( V_131 >> 16 ) & 0xFF ;\r\n} else if ( F_9 ( V_4 , 0x88100000 ) == 0x292A2B2C ) {\r\nV_132 |= 0x01 ;\r\nV_133 |= ( V_131 >> 8 ) & 0xFF ;\r\n} else {\r\nV_133 |= V_131 & 0xFF ;\r\n}\r\nF_12 ( V_4 , 0x1E6E0004 , V_132 ) ;\r\nF_12 ( V_4 , 0x1E6E0014 , V_133 ) ;\r\n}\r\nstatic void F_53 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_132 , V_25 ;\r\nV_132 = F_9 ( V_4 , 0x1E6E0004 ) ;\r\nF_12 ( V_4 , 0x1E6E0004 , V_132 | 0x1000 ) ;\r\ndo\r\nV_25 = F_9 ( V_4 , 0x1E6E0004 ) ;\r\nwhile ( ! ( V_25 & 0x80000 ) );\r\nF_12 ( V_4 , 0x1E6E0004 , V_132 | 0x400 ) ;\r\n}\r\nstatic void F_54 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_134 , V_25 , V_68 ;\r\nF_12 ( V_4 , 0x1E6E0000 , 0xFC600309 ) ;\r\nF_12 ( V_4 , 0x1E6E0034 , 0x00020080 ) ;\r\nfor ( V_134 = 0x1e6e0004 ; V_134 < 0x1e6e0090 ; ) {\r\nF_12 ( V_4 , V_134 , 0x0 ) ;\r\nV_134 += 4 ;\r\n}\r\nF_12 ( V_4 , 0x1E6E0034 , 0x00020000 ) ;\r\nF_12 ( V_4 , 0x1E6E2000 , 0x1688A8A8 ) ;\r\nV_25 = F_9 ( V_4 , 0x1E6E2070 ) & 0x00800000 ;\r\nif ( V_25 ) {\r\nV_68 = 0x930023E0 ;\r\nF_12 ( V_4 , 0x1E6E2160 , 0x00011320 ) ;\r\n} else {\r\nV_68 = 0x93002400 ;\r\n}\r\nF_12 ( V_4 , 0x1E6E2020 , V_68 ) ;\r\nF_19 ( 100 ) ;\r\n}\r\nstatic void F_55 ( struct V_3 * V_4 )\r\n{\r\nF_12 ( V_4 , 0x1E78505C , 0x00000004 ) ;\r\nF_12 ( V_4 , 0x1E785044 , 0x00000001 ) ;\r\nF_12 ( V_4 , 0x1E785048 , 0x00004755 ) ;\r\nF_12 ( V_4 , 0x1E78504C , 0x00000013 ) ;\r\nF_56 ( 100 ) ;\r\nF_12 ( V_4 , 0x1E785054 , 0x00000077 ) ;\r\nF_12 ( V_4 , 0x1E6E0000 , 0xFC600309 ) ;\r\n}\r\nstatic void F_57 ( struct V_3 * V_4 , const T_2 * V_135 )\r\n{\r\nF_12 ( V_4 , 0x1E6E0004 , 0x00000303 ) ;\r\nF_12 ( V_4 , 0x1E6E0010 , V_135 [ V_136 ] ) ;\r\nF_12 ( V_4 , 0x1E6E0014 , V_135 [ V_137 ] ) ;\r\nF_12 ( V_4 , 0x1E6E0018 , V_135 [ V_138 ] ) ;\r\nF_12 ( V_4 , 0x1E6E0020 , V_135 [ V_139 ] ) ;\r\nF_12 ( V_4 , 0x1E6E0024 , V_135 [ V_140 ] ) ;\r\nF_12 ( V_4 , 0x1E6E002C , V_135 [ V_141 ] | 0x100 ) ;\r\nF_12 ( V_4 , 0x1E6E0030 , V_135 [ V_142 ] ) ;\r\nF_12 ( V_4 , 0x1E6E0200 , 0x02492AAE ) ;\r\nF_12 ( V_4 , 0x1E6E0204 , 0x00001001 ) ;\r\nF_12 ( V_4 , 0x1E6E020C , 0x55E00B0B ) ;\r\nF_12 ( V_4 , 0x1E6E0210 , 0x20000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0214 , V_135 [ V_143 ] ) ;\r\nF_12 ( V_4 , 0x1E6E02E0 , V_135 [ V_144 ] ) ;\r\nF_12 ( V_4 , 0x1E6E02E4 , V_135 [ V_145 ] ) ;\r\nF_12 ( V_4 , 0x1E6E02E8 , V_135 [ V_146 ] ) ;\r\nF_12 ( V_4 , 0x1E6E02EC , V_135 [ V_147 ] ) ;\r\nF_12 ( V_4 , 0x1E6E02F0 , V_135 [ V_148 ] ) ;\r\nF_12 ( V_4 , 0x1E6E02F4 , V_135 [ V_149 ] ) ;\r\nF_12 ( V_4 , 0x1E6E02F8 , V_135 [ V_150 ] ) ;\r\nF_12 ( V_4 , 0x1E6E0290 , 0x00100008 ) ;\r\nF_12 ( V_4 , 0x1E6E02C0 , 0x00000006 ) ;\r\nF_12 ( V_4 , 0x1E6E0034 , 0x00020091 ) ;\r\nF_51 ( V_4 ) ;\r\nF_12 ( V_4 , 0x1E6E0120 , V_135 [ V_151 ] ) ;\r\nF_12 ( V_4 , 0x1E6E000C , 0x42AA5C81 ) ;\r\nF_12 ( V_4 , 0x1E6E0034 , 0x0001AF93 ) ;\r\nF_52 ( V_4 , V_135 [ V_152 ] ) ;\r\nF_53 ( V_4 ) ;\r\nF_12 ( V_4 , 0x1E6E001C , 0x00000008 ) ;\r\nF_12 ( V_4 , 0x1E6E0038 , 0xFFFFFF00 ) ;\r\n}\r\nstatic void F_58 ( struct V_3 * V_4 , const T_2 * V_135 )\r\n{\r\nT_2 V_25 , V_63 , V_89 , V_153 ;\r\nT_2 V_154 , V_155 ;\r\nT_2 V_156 = 0 , V_157 = 0 ;\r\nT_2 V_158 = 0 , V_159 = 0 ;\r\nF_12 ( V_4 , 0x1E6E0004 , 0x00000313 ) ;\r\nF_12 ( V_4 , 0x1E6E0010 , V_135 [ V_136 ] ) ;\r\nF_12 ( V_4 , 0x1E6E0014 , V_135 [ V_137 ] ) ;\r\nF_12 ( V_4 , 0x1E6E0018 , V_135 [ V_138 ] ) ;\r\nF_12 ( V_4 , 0x1E6E0020 , V_135 [ V_139 ] ) ;\r\nF_12 ( V_4 , 0x1E6E0024 , V_135 [ V_140 ] ) ;\r\nF_12 ( V_4 , 0x1E6E002C , V_135 [ V_141 ] | 0x100 ) ;\r\nF_12 ( V_4 , 0x1E6E0030 , V_135 [ V_142 ] ) ;\r\nF_12 ( V_4 , 0x1E6E0200 , 0x42492AAE ) ;\r\nF_12 ( V_4 , 0x1E6E0204 , 0x09002000 ) ;\r\nF_12 ( V_4 , 0x1E6E020C , 0x55E00B0B ) ;\r\nF_12 ( V_4 , 0x1E6E0210 , 0x20000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0214 , V_135 [ V_143 ] ) ;\r\nF_12 ( V_4 , 0x1E6E02E0 , V_135 [ V_144 ] ) ;\r\nF_12 ( V_4 , 0x1E6E02E4 , V_135 [ V_145 ] ) ;\r\nF_12 ( V_4 , 0x1E6E02E8 , V_135 [ V_146 ] ) ;\r\nF_12 ( V_4 , 0x1E6E02EC , V_135 [ V_147 ] ) ;\r\nF_12 ( V_4 , 0x1E6E02F0 , V_135 [ V_148 ] ) ;\r\nF_12 ( V_4 , 0x1E6E02F4 , V_135 [ V_149 ] ) ;\r\nF_12 ( V_4 , 0x1E6E02F8 , V_135 [ V_150 ] ) ;\r\nF_12 ( V_4 , 0x1E6E0290 , 0x00100008 ) ;\r\nF_12 ( V_4 , 0x1E6E02C4 , 0x3C183C3C ) ;\r\nF_12 ( V_4 , 0x1E6E02C8 , 0x00631E0E ) ;\r\nF_12 ( V_4 , 0x1E6E0034 , 0x0001A991 ) ;\r\nV_89 = 0 ;\r\nfor ( V_153 = 0 ; V_153 < 4 && V_89 == 0 ; V_153 ++ ) {\r\nV_159 = 0x0 ;\r\nV_89 = 0 ;\r\nF_12 ( V_4 , 0x1E6E02C0 , 0x00001C06 ) ;\r\nfor ( V_155 = 0x40 ; V_155 < 0x80 ; V_155 ++ ) {\r\nF_12 ( V_4 , 0x1E6E000C , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0060 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E02CC , V_155 | ( V_155 << 8 ) ) ;\r\nF_51 ( V_4 ) ;\r\nF_12 ( V_4 , 0x1E6E000C , 0x00005C01 ) ;\r\nif ( F_48 ( V_4 ) ) {\r\nV_89 ++ ;\r\nV_25 = F_9 ( V_4 , 0x1E6E03D0 ) ;\r\nV_63 = V_25 >> 8 ;\r\nV_25 = V_25 & 0xff ;\r\nif ( V_25 > V_63 )\r\nV_25 = V_63 ;\r\nif ( V_159 < V_25 ) {\r\nV_159 = V_25 ;\r\nV_157 = V_155 ;\r\n}\r\n} else if ( V_89 > 0 )\r\nbreak;\r\n}\r\n}\r\nF_12 ( V_4 , 0x1E6E02CC , V_157 | ( V_157 << 8 ) ) ;\r\nV_89 = 0 ;\r\nfor ( V_153 = 0 ; V_153 < 4 && V_89 == 0 ; V_153 ++ ) {\r\nV_156 = 0xFF ;\r\nV_158 = 0x0 ;\r\nV_89 = 0 ;\r\nfor ( V_154 = 0x00 ; V_154 < 0x40 ; V_154 ++ ) {\r\nF_12 ( V_4 , 0x1E6E000C , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0060 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E02C0 , 0x00000006 | ( V_154 << 8 ) ) ;\r\nF_51 ( V_4 ) ;\r\nF_12 ( V_4 , 0x1E6E000C , 0x00005C01 ) ;\r\nif ( F_48 ( V_4 ) ) {\r\nV_89 ++ ;\r\nif ( V_156 > V_154 )\r\nV_156 = V_154 ;\r\nif ( V_158 < V_154 )\r\nV_158 = V_154 ;\r\n} else if ( V_89 != 0 )\r\nbreak;\r\n}\r\n}\r\nF_12 ( V_4 , 0x1E6E000C , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1E6E0060 , 0x00000000 ) ;\r\nV_154 = ( V_156 + V_158 + 1 ) >> 1 ;\r\nF_12 ( V_4 , 0x1E6E02C0 , 0x00000006 | ( V_154 << 8 ) ) ;\r\nF_51 ( V_4 ) ;\r\nF_12 ( V_4 , 0x1E6E0120 , V_135 [ V_151 ] ) ;\r\nF_12 ( V_4 , 0x1E6E000C , 0x42AA5C81 ) ;\r\nF_12 ( V_4 , 0x1E6E0034 , 0x0001AF93 ) ;\r\nF_52 ( V_4 , V_135 [ V_152 ] ) ;\r\nF_53 ( V_4 ) ;\r\nF_12 ( V_4 , 0x1E6E001C , 0x00000008 ) ;\r\nF_12 ( V_4 , 0x1E6E0038 , 0xFFFFFF00 ) ;\r\n}\r\nstatic bool F_59 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_25 ;\r\nT_2 V_160 = 5 ;\r\ndo {\r\nif ( V_160 -- == 0 )\r\nreturn false ;\r\nF_54 ( V_4 ) ;\r\nF_55 ( V_4 ) ;\r\nF_50 ( V_4 ) ;\r\nV_25 = F_9 ( V_4 , 0x1E6E2070 ) ;\r\nif ( V_25 & 0x01000000 )\r\nF_58 ( V_4 , V_161 ) ;\r\nelse\r\nF_57 ( V_4 , V_162 ) ;\r\n} while ( ! F_49 ( V_4 ) );\r\nF_12 ( V_4 , 0x1E6E2040 , F_9 ( V_4 , 0x1E6E2040 ) | 0x41 ) ;\r\nV_25 = F_9 ( V_4 , 0x1E6E200C ) & 0xF9FFFFFF ;\r\nF_12 ( V_4 , 0x1E6E200C , V_25 | 0x10000000 ) ;\r\nreturn true ;\r\n}\r\nvoid F_24 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nT_2 V_43 ;\r\nT_1 V_14 ;\r\nV_14 = F_18 ( V_4 , V_8 , 0xd0 , 0xff ) ;\r\nif ( ( V_14 & 0x80 ) == 0 ) {\r\nF_12 ( V_4 , 0x1e600000 , 0xAEED1A03 ) ;\r\nF_12 ( V_4 , 0x1e600084 , 0x00010000 ) ;\r\nF_12 ( V_4 , 0x1e600088 , 0x00000000 ) ;\r\nF_12 ( V_4 , 0x1e6e2000 , 0x1688A8A8 ) ;\r\nF_10 ( V_4 , 0xf004 , 0x1e6e0000 ) ;\r\nF_10 ( V_4 , 0xf000 , 0x1 ) ;\r\nF_10 ( V_4 , 0x12000 , 0x1688a8a8 ) ;\r\nwhile ( F_11 ( V_4 , 0x12000 ) != 0x1 )\r\n;\r\nF_10 ( V_4 , 0x10000 , 0xfc600309 ) ;\r\nwhile ( F_11 ( V_4 , 0x10000 ) != 0x1 )\r\n;\r\nV_43 = F_11 ( V_4 , 0x12008 ) ;\r\nV_43 |= 0x73 ;\r\nF_10 ( V_4 , 0x12008 , V_43 ) ;\r\nF_12 ( V_4 , 0x1e6e2090 , 0x20000000 ) ;\r\nV_43 = F_9 ( V_4 , 0x1e6e2094 ) ;\r\nV_43 |= 0x00004000 ;\r\nF_12 ( V_4 , 0x1e6e2094 , V_43 ) ;\r\nV_43 = F_9 ( V_4 , 0x1e6e2070 ) ;\r\nif ( V_43 & 0x00800000 ) {\r\nF_12 ( V_4 , 0x1e6e207c , 0x00800000 ) ;\r\nF_56 ( 100 ) ;\r\nF_12 ( V_4 , 0x1e6e2070 , 0x00800000 ) ;\r\n}\r\nif ( ! F_59 ( V_4 ) )\r\nF_60 ( L_1 ) ;\r\nV_43 = F_9 ( V_4 , 0x1e6e2040 ) ;\r\nF_12 ( V_4 , 0x1e6e2040 , V_43 | 0x40 ) ;\r\n}\r\ndo {\r\nV_14 = F_18 ( V_4 , V_8 , 0xd0 , 0xff ) ;\r\n} while ( ( V_14 & 0x40 ) == 0 );\r\n}
