{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 13:13:18 2022 " "Info: Processing started: Tue Jun 21 13:13:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off control_unit -c control_unit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off control_unit -c control_unit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 8 -1 0 } } { "f:/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register pres_state.fet_dec_ex pres_state.fet_dec_ex 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"pres_state.fet_dec_ex\" and destination register \"pres_state.fet_dec_ex\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.962 ns + Longest register register " "Info: + Longest register to register delay is 0.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pres_state.fet_dec_ex 1 REG LCFF_X47_Y28_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N1; Fanout = 13; REG Node = 'pres_state.fet_dec_ex'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pres_state.fet_dec_ex } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.150 ns) 0.484 ns Selector1~1 2 COMB LCCOMB_X47_Y28_N30 1 " "Info: 2: + IC(0.334 ns) + CELL(0.150 ns) = 0.484 ns; Loc. = LCCOMB_X47_Y28_N30; Fanout = 1; COMB Node = 'Selector1~1'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { pres_state.fet_dec_ex Selector1~1 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 0.878 ns Selector1~2 3 COMB LCCOMB_X47_Y28_N0 1 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 0.878 ns; Loc. = LCCOMB_X47_Y28_N0; Fanout = 1; COMB Node = 'Selector1~2'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Selector1~1 Selector1~2 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.962 ns pres_state.fet_dec_ex 4 REG LCFF_X47_Y28_N1 13 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 0.962 ns; Loc. = LCFF_X47_Y28_N1; Fanout = 13; REG Node = 'pres_state.fet_dec_ex'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector1~2 pres_state.fet_dec_ex } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.384 ns ( 39.92 % ) " "Info: Total cell delay = 0.384 ns ( 39.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.578 ns ( 60.08 % ) " "Info: Total interconnect delay = 0.578 ns ( 60.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { pres_state.fet_dec_ex Selector1~1 Selector1~2 pres_state.fet_dec_ex } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.962 ns" { pres_state.fet_dec_ex {} Selector1~1 {} Selector1~2 {} pres_state.fet_dec_ex {} } { 0.000ns 0.334ns 0.244ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.653 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns pres_state.fet_dec_ex 3 REG LCFF_X47_Y28_N1 13 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X47_Y28_N1; Fanout = 13; REG Node = 'pres_state.fet_dec_ex'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clk~clkctrl pres_state.fet_dec_ex } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk clk~clkctrl pres_state.fet_dec_ex } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fet_dec_ex {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.653 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns pres_state.fet_dec_ex 3 REG LCFF_X47_Y28_N1 13 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X47_Y28_N1; Fanout = 13; REG Node = 'pres_state.fet_dec_ex'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clk~clkctrl pres_state.fet_dec_ex } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk clk~clkctrl pres_state.fet_dec_ex } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fet_dec_ex {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk clk~clkctrl pres_state.fet_dec_ex } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fet_dec_ex {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { pres_state.fet_dec_ex Selector1~1 Selector1~2 pres_state.fet_dec_ex } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.962 ns" { pres_state.fet_dec_ex {} Selector1~1 {} Selector1~2 {} pres_state.fet_dec_ex {} } { 0.000ns 0.334ns 0.244ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk clk~clkctrl pres_state.fet_dec_ex } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fet_dec_ex {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pres_state.fet_dec_ex } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { pres_state.fet_dec_ex {} } {  } {  } "" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pres_state.fetch_only instr\[10\] clk 10.807 ns register " "Info: tsu for register \"pres_state.fetch_only\" (data pin = \"instr\[10\]\", clock pin = \"clk\") is 10.807 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.496 ns + Longest pin register " "Info: + Longest pin to register delay is 13.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns instr\[10\] 1 PIN PIN_B17 42 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B17; Fanout = 42; PIN Node = 'instr\[10\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[10] } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.732 ns) + CELL(0.371 ns) 6.953 ns Equal2~0 2 COMB LCCOMB_X46_Y28_N8 4 " "Info: 2: + IC(5.732 ns) + CELL(0.371 ns) = 6.953 ns; Loc. = LCCOMB_X46_Y28_N8; Fanout = 4; COMB Node = 'Equal2~0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.103 ns" { instr[10] Equal2~0 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.393 ns) 7.615 ns Equal12~3 3 COMB LCCOMB_X46_Y28_N0 24 " "Info: 3: + IC(0.269 ns) + CELL(0.393 ns) = 7.615 ns; Loc. = LCCOMB_X46_Y28_N0; Fanout = 24; COMB Node = 'Equal12~3'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { Equal2~0 Equal12~3 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.150 ns) 9.065 ns wr_dc_en~19 4 COMB LCCOMB_X45_Y27_N30 2 " "Info: 4: + IC(1.300 ns) + CELL(0.150 ns) = 9.065 ns; Loc. = LCCOMB_X45_Y27_N30; Fanout = 2; COMB Node = 'wr_dc_en~19'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { Equal12~3 wr_dc_en~19 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.376 ns) 9.854 ns wr_en~15 5 COMB LCCOMB_X44_Y27_N28 7 " "Info: 5: + IC(0.413 ns) + CELL(0.376 ns) = 9.854 ns; Loc. = LCCOMB_X44_Y27_N28; Fanout = 7; COMB Node = 'wr_en~15'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { wr_dc_en~19 wr_en~15 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.420 ns) 11.286 ns load_pc~9 6 COMB LCCOMB_X44_Y28_N10 1 " "Info: 6: + IC(1.012 ns) + CELL(0.420 ns) = 11.286 ns; Loc. = LCCOMB_X44_Y28_N10; Fanout = 1; COMB Node = 'load_pc~9'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { wr_en~15 load_pc~9 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 11.675 ns next_state~10 7 COMB LCCOMB_X44_Y28_N4 2 " "Info: 7: + IC(0.239 ns) + CELL(0.150 ns) = 11.675 ns; Loc. = LCCOMB_X44_Y28_N4; Fanout = 2; COMB Node = 'next_state~10'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { load_pc~9 next_state~10 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.150 ns) 12.283 ns next_state~13 8 COMB LCCOMB_X43_Y28_N0 1 " "Info: 8: + IC(0.458 ns) + CELL(0.150 ns) = 12.283 ns; Loc. = LCCOMB_X43_Y28_N0; Fanout = 1; COMB Node = 'next_state~13'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { next_state~10 next_state~13 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.438 ns) 13.412 ns Selector0~0 9 COMB LCCOMB_X47_Y28_N22 1 " "Info: 9: + IC(0.691 ns) + CELL(0.438 ns) = 13.412 ns; Loc. = LCCOMB_X47_Y28_N22; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { next_state~13 Selector0~0 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.496 ns pres_state.fetch_only 10 REG LCFF_X47_Y28_N23 2 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 13.496 ns; Loc. = LCFF_X47_Y28_N23; Fanout = 2; REG Node = 'pres_state.fetch_only'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector0~0 pres_state.fetch_only } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.382 ns ( 25.06 % ) " "Info: Total cell delay = 3.382 ns ( 25.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.114 ns ( 74.94 % ) " "Info: Total interconnect delay = 10.114 ns ( 74.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.496 ns" { instr[10] Equal2~0 Equal12~3 wr_dc_en~19 wr_en~15 load_pc~9 next_state~10 next_state~13 Selector0~0 pres_state.fetch_only } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.496 ns" { instr[10] {} instr[10]~combout {} Equal2~0 {} Equal12~3 {} wr_dc_en~19 {} wr_en~15 {} load_pc~9 {} next_state~10 {} next_state~13 {} Selector0~0 {} pres_state.fetch_only {} } { 0.000ns 0.000ns 5.732ns 0.269ns 1.300ns 0.413ns 1.012ns 0.239ns 0.458ns 0.691ns 0.000ns } { 0.000ns 0.850ns 0.371ns 0.393ns 0.150ns 0.376ns 0.420ns 0.150ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.653 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns pres_state.fetch_only 3 REG LCFF_X47_Y28_N23 2 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X47_Y28_N23; Fanout = 2; REG Node = 'pres_state.fetch_only'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clk~clkctrl pres_state.fetch_only } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk clk~clkctrl pres_state.fetch_only } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_only {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.496 ns" { instr[10] Equal2~0 Equal12~3 wr_dc_en~19 wr_en~15 load_pc~9 next_state~10 next_state~13 Selector0~0 pres_state.fetch_only } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.496 ns" { instr[10] {} instr[10]~combout {} Equal2~0 {} Equal12~3 {} wr_dc_en~19 {} wr_en~15 {} load_pc~9 {} next_state~10 {} next_state~13 {} Selector0~0 {} pres_state.fetch_only {} } { 0.000ns 0.000ns 5.732ns 0.269ns 1.300ns 0.413ns 1.012ns 0.239ns 0.458ns 0.691ns 0.000ns } { 0.000ns 0.850ns 0.371ns 0.393ns 0.150ns 0.376ns 0.420ns 0.150ns 0.150ns 0.438ns 0.084ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk clk~clkctrl pres_state.fetch_only } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_only {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk wr_c_en pres_state.fet_dec_ex 9.456 ns register " "Info: tco from clock \"clk\" to destination pin \"wr_c_en\" through register \"pres_state.fet_dec_ex\" is 9.456 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.653 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns pres_state.fet_dec_ex 3 REG LCFF_X47_Y28_N1 13 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X47_Y28_N1; Fanout = 13; REG Node = 'pres_state.fet_dec_ex'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clk~clkctrl pres_state.fet_dec_ex } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk clk~clkctrl pres_state.fet_dec_ex } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fet_dec_ex {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.553 ns + Longest register pin " "Info: + Longest register to pin delay is 6.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pres_state.fet_dec_ex 1 REG LCFF_X47_Y28_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N1; Fanout = 13; REG Node = 'pres_state.fet_dec_ex'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pres_state.fet_dec_ex } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.416 ns) 1.255 ns wr_c_en~4 2 COMB LCCOMB_X46_Y27_N12 1 " "Info: 2: + IC(0.839 ns) + CELL(0.416 ns) = 1.255 ns; Loc. = LCCOMB_X46_Y27_N12; Fanout = 1; COMB Node = 'wr_c_en~4'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { pres_state.fet_dec_ex wr_c_en~4 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.510 ns) + CELL(2.788 ns) 6.553 ns wr_c_en 3 PIN PIN_AC17 0 " "Info: 3: + IC(2.510 ns) + CELL(2.788 ns) = 6.553 ns; Loc. = PIN_AC17; Fanout = 0; PIN Node = 'wr_c_en'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { wr_c_en~4 wr_c_en } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.204 ns ( 48.89 % ) " "Info: Total cell delay = 3.204 ns ( 48.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.349 ns ( 51.11 % ) " "Info: Total interconnect delay = 3.349 ns ( 51.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { pres_state.fet_dec_ex wr_c_en~4 wr_c_en } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.553 ns" { pres_state.fet_dec_ex {} wr_c_en~4 {} wr_c_en {} } { 0.000ns 0.839ns 2.510ns } { 0.000ns 0.416ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk clk~clkctrl pres_state.fet_dec_ex } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fet_dec_ex {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { pres_state.fet_dec_ex wr_c_en~4 wr_c_en } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.553 ns" { pres_state.fet_dec_ex {} wr_c_en~4 {} wr_c_en {} } { 0.000ns 0.839ns 2.510ns } { 0.000ns 0.416ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "instr\[10\] rd_en 17.928 ns Longest " "Info: Longest tpd from source pin \"instr\[10\]\" to destination pin \"rd_en\" is 17.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns instr\[10\] 1 PIN PIN_B17 42 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B17; Fanout = 42; PIN Node = 'instr\[10\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[10] } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.732 ns) + CELL(0.371 ns) 6.953 ns Equal2~0 2 COMB LCCOMB_X46_Y28_N8 4 " "Info: 2: + IC(5.732 ns) + CELL(0.371 ns) = 6.953 ns; Loc. = LCCOMB_X46_Y28_N8; Fanout = 4; COMB Node = 'Equal2~0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.103 ns" { instr[10] Equal2~0 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.393 ns) 7.615 ns Equal12~3 3 COMB LCCOMB_X46_Y28_N0 24 " "Info: 3: + IC(0.269 ns) + CELL(0.393 ns) = 7.615 ns; Loc. = LCCOMB_X46_Y28_N0; Fanout = 24; COMB Node = 'Equal12~3'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { Equal2~0 Equal12~3 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.150 ns) 9.065 ns wr_dc_en~19 4 COMB LCCOMB_X45_Y27_N30 2 " "Info: 4: + IC(1.300 ns) + CELL(0.150 ns) = 9.065 ns; Loc. = LCCOMB_X45_Y27_N30; Fanout = 2; COMB Node = 'wr_dc_en~19'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { Equal12~3 wr_dc_en~19 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.376 ns) 9.854 ns wr_en~15 5 COMB LCCOMB_X44_Y27_N28 7 " "Info: 5: + IC(0.413 ns) + CELL(0.376 ns) = 9.854 ns; Loc. = LCCOMB_X44_Y27_N28; Fanout = 7; COMB Node = 'wr_en~15'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { wr_dc_en~19 wr_en~15 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.378 ns) 10.957 ns rd_en~24 6 COMB LCCOMB_X45_Y28_N28 1 " "Info: 6: + IC(0.725 ns) + CELL(0.378 ns) = 10.957 ns; Loc. = LCCOMB_X45_Y28_N28; Fanout = 1; COMB Node = 'rd_en~24'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { wr_en~15 rd_en~24 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.438 ns) 12.079 ns rd_en~25 7 COMB LCCOMB_X43_Y28_N28 1 " "Info: 7: + IC(0.684 ns) + CELL(0.438 ns) = 12.079 ns; Loc. = LCCOMB_X43_Y28_N28; Fanout = 1; COMB Node = 'rd_en~25'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { rd_en~24 rd_en~25 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 12.474 ns rd_en~29 8 COMB LCCOMB_X43_Y28_N6 1 " "Info: 8: + IC(0.245 ns) + CELL(0.150 ns) = 12.474 ns; Loc. = LCCOMB_X43_Y28_N6; Fanout = 1; COMB Node = 'rd_en~29'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { rd_en~25 rd_en~29 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.676 ns) + CELL(2.778 ns) 17.928 ns rd_en 9 PIN PIN_W16 0 " "Info: 9: + IC(2.676 ns) + CELL(2.778 ns) = 17.928 ns; Loc. = PIN_W16; Fanout = 0; PIN Node = 'rd_en'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { rd_en~29 rd_en } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.884 ns ( 32.82 % ) " "Info: Total cell delay = 5.884 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.044 ns ( 67.18 % ) " "Info: Total interconnect delay = 12.044 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.928 ns" { instr[10] Equal2~0 Equal12~3 wr_dc_en~19 wr_en~15 rd_en~24 rd_en~25 rd_en~29 rd_en } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.928 ns" { instr[10] {} instr[10]~combout {} Equal2~0 {} Equal12~3 {} wr_dc_en~19 {} wr_en~15 {} rd_en~24 {} rd_en~25 {} rd_en~29 {} rd_en {} } { 0.000ns 0.000ns 5.732ns 0.269ns 1.300ns 0.413ns 0.725ns 0.684ns 0.245ns 2.676ns } { 0.000ns 0.850ns 0.371ns 0.393ns 0.150ns 0.376ns 0.378ns 0.438ns 0.150ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pres_state.fet_dec_ex instr\[9\] clk -2.096 ns register " "Info: th for register \"pres_state.fet_dec_ex\" (data pin = \"instr\[9\]\", clock pin = \"clk\") is -2.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.653 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns pres_state.fet_dec_ex 3 REG LCFF_X47_Y28_N1 13 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X47_Y28_N1; Fanout = 13; REG Node = 'pres_state.fet_dec_ex'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clk~clkctrl pres_state.fet_dec_ex } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk clk~clkctrl pres_state.fet_dec_ex } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fet_dec_ex {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.015 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns instr\[9\] 1 PIN PIN_C13 42 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 42; PIN Node = 'instr\[9\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[9] } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.070 ns) + CELL(0.150 ns) 3.199 ns Equal12~4 2 COMB LCCOMB_X46_Y28_N18 3 " "Info: 2: + IC(2.070 ns) + CELL(0.150 ns) = 3.199 ns; Loc. = LCCOMB_X46_Y28_N18; Fanout = 3; COMB Node = 'Equal12~4'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.220 ns" { instr[9] Equal12~4 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.388 ns) 4.045 ns Equal31~0 3 COMB LCCOMB_X47_Y28_N8 1 " "Info: 3: + IC(0.458 ns) + CELL(0.388 ns) = 4.045 ns; Loc. = LCCOMB_X47_Y28_N8; Fanout = 1; COMB Node = 'Equal31~0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { Equal12~4 Equal31~0 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.437 ns) 4.931 ns Selector1~2 4 COMB LCCOMB_X47_Y28_N0 1 " "Info: 4: + IC(0.449 ns) + CELL(0.437 ns) = 4.931 ns; Loc. = LCCOMB_X47_Y28_N0; Fanout = 1; COMB Node = 'Selector1~2'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { Equal31~0 Selector1~2 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.015 ns pres_state.fet_dec_ex 5 REG LCFF_X47_Y28_N1 13 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 5.015 ns; Loc. = LCFF_X47_Y28_N1; Fanout = 13; REG Node = 'pres_state.fet_dec_ex'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector1~2 pres_state.fet_dec_ex } "NODE_NAME" } } { "control_unit.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.038 ns ( 40.64 % ) " "Info: Total cell delay = 2.038 ns ( 40.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.977 ns ( 59.36 % ) " "Info: Total interconnect delay = 2.977 ns ( 59.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { instr[9] Equal12~4 Equal31~0 Selector1~2 pres_state.fet_dec_ex } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { instr[9] {} instr[9]~combout {} Equal12~4 {} Equal31~0 {} Selector1~2 {} pres_state.fet_dec_ex {} } { 0.000ns 0.000ns 2.070ns 0.458ns 0.449ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.388ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk clk~clkctrl pres_state.fet_dec_ex } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fet_dec_ex {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { instr[9] Equal12~4 Equal31~0 Selector1~2 pres_state.fet_dec_ex } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { instr[9] {} instr[9]~combout {} Equal12~4 {} Equal31~0 {} Selector1~2 {} pres_state.fet_dec_ex {} } { 0.000ns 0.000ns 2.070ns 0.458ns 0.449ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.388ns 0.437ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 13:13:18 2022 " "Info: Processing ended: Tue Jun 21 13:13:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
