

================================================================
== Vitis HLS Report for 'histoframe_accel'
================================================================
* Date:           Fri Sep  6 14:01:34 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.842 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+---------+---------+
        |                                           |                                          |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                  Instance                 |                  Module                  |   min   |   max   |    min   |    max   | min |   max   |   Type  |
        +-------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+---------+---------+
        |entry_proc5_U0                             |entry_proc5                               |        0|        0|      0 ns|      0 ns|    0|        0|       no|
        |Block_entry1_proc_U0                       |Block_entry1_proc                         |        0|        0|      0 ns|      0 ns|    0|        0|       no|
        |Array2xfMat_128_0_720_2560_1_U0            |Array2xfMat_128_0_720_2560_1_s            |       80|  1843279|  0.267 us|  6.144 ms|   80|  1843279|       no|
        |histoframe_0_9_720_2560_720_1280_1_2_2_U0  |histoframe_0_9_720_2560_720_1280_1_2_2_s  |        ?|        ?|         ?|         ?|    ?|        ?|       no|
        |xfMat2Array_128_9_720_1280_1_1_U0          |xfMat2Array_128_9_720_1280_1_1_s          |       82|   921612|  0.273 us|  3.072 ms|   82|   921612|       no|
        +-------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      36|    -|
|FIFO             |        -|     -|     891|     602|    -|
|Instance         |        0|     9|    6172|   12835|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      10|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     9|    7073|   13536|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       3|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |                  Instance                 |                  Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |Array2xfMat_128_0_720_2560_1_U0            |Array2xfMat_128_0_720_2560_1_s            |        0|   4|  2000|  5273|    0|
    |Block_entry1_proc_U0                       |Block_entry1_proc                         |        0|   0|   130|    47|    0|
    |control_s_axi_U                            |control_s_axi                             |        0|   0|   328|   552|    0|
    |entry_proc5_U0                             |entry_proc5                               |        0|   0|     2|    20|    0|
    |gmem1_m_axi_U                              |gmem1_m_axi                               |        0|   0|   811|  1481|    0|
    |gmem2_m_axi_U                              |gmem2_m_axi                               |        0|   0|   811|  1481|    0|
    |histoframe_0_9_720_2560_720_1280_1_2_2_U0  |histoframe_0_9_720_2560_720_1280_1_2_2_s  |        0|   3|   426|   429|    0|
    |xfMat2Array_128_9_720_1280_1_1_U0          |xfMat2Array_128_9_720_1280_1_1_s          |        0|   2|  1664|  3552|    0|
    +-------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |Total                                      |                                          |        0|   9|  6172| 12835|    0|
    +-------------------------------------------+------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |dat_out_c_U                |        0|  99|   0|    -|     5|   64|      320|
    |in_mat_cols_c10_channel_U  |        0|  99|   0|    -|     2|   32|       64|
    |in_mat_cols_c_U            |        0|  99|   0|    -|     2|   32|       64|
    |in_mat_data_U              |        0|  99|   0|    -|     2|    8|       16|
    |in_mat_rows_c9_channel_U   |        0|  99|   0|    -|     2|   32|       64|
    |in_mat_rows_c_U            |        0|  99|   0|    -|     2|   32|       64|
    |out_mat_cols_channel_U     |        0|  99|   0|    -|     4|   32|      128|
    |out_mat_data_U             |        0|  99|   0|    -|     2|   24|       48|
    |out_mat_rows_channel_U     |        0|  99|   0|    -|     4|   32|      128|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |        0| 891|   0|    0|    25|  288|      896|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------------+----------+----+---+----+------------+------------+
    |                   Variable Name                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------+----------+----+---+----+------------+------------+
    |Array2xfMat_128_0_720_2560_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Block_entry1_proc_U0_ap_continue                  |       and|   0|  0|   2|           1|           1|
    |Block_entry1_proc_U0_ap_start                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_in_mat_cols_c10_channel           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_in_mat_rows_c9_channel            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_mat_cols_channel              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_mat_rows_channel              |       and|   0|  0|   2|           1|           1|
    |ap_idle                                           |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                     |       and|   0|  0|   2|           1|           1|
    |entry_proc5_U0_ap_start                           |       and|   0|  0|   2|           1|           1|
    |xfMat2Array_128_9_720_1280_1_1_U0_ap_start        |       and|   0|  0|   2|           1|           1|
    |ap_sync_Array2xfMat_128_0_720_2560_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry1_proc_U0_ap_ready             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_in_mat_cols_c10_channel     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_in_mat_rows_c9_channel      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_mat_cols_channel        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_mat_rows_channel        |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc5_U0_ap_ready                   |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                             |          |   0|  0|  36|          18|          18|
    +--------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                         | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Array2xfMat_128_0_720_2560_1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Block_entry1_proc_U0_ap_ready             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_in_mat_cols_c10_channel     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_in_mat_rows_c9_channel      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_out_mat_cols_channel        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_out_mat_rows_channel        |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc5_U0_ap_ready                   |   9|          2|    1|          2|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                 |  63|         14|    7|         14|
    +------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                                          |  1|   0|    1|          0|
    |ap_rst_reg_1                                          |  1|   0|    1|          0|
    |ap_rst_reg_2                                          |  1|   0|    1|          0|
    |ap_sync_reg_Array2xfMat_128_0_720_2560_1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Block_entry1_proc_U0_ap_ready             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_in_mat_cols_c10_channel     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_in_mat_rows_c9_channel      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_mat_cols_channel        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_mat_rows_channel        |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc5_U0_ap_ready                   |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 10|   0|   10|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |   Source Object  |    C Type    |
+-----------------------+-----+-----+---------------+------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|           control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|           control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|           control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|           control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|           control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|           control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|           control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  histoframe_accel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  histoframe_accel|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  histoframe_accel|  return value|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  128|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   16|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  128|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|             gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  128|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   16|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  128|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|          m_axi|             gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|          m_axi|             gmem2|       pointer|
+-----------------------+-----+-----+---------------+------------------+--------------+

