# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ax4_stream_debugging.ip_user_files/bd/design_2/sim/design_2.vhd" \
"../../../../ax4_stream_debugging.gen/sources_1/bd/design_2/ipshared/5a94/hdl/axi4_stream_adder_four_reset_sync.vhd" \
"../../../../ax4_stream_debugging.gen/sources_1/bd/design_2/ipshared/5a94/hdl/axi4_stream_adder_four_src_four_value_adder_pac.vhd" \
"../../../../ax4_stream_debugging.gen/sources_1/bd/design_2/ipshared/5a94/hdl/axi4_stream_adder_four_src_rising_edge.vhd" \
"../../../../ax4_stream_debugging.gen/sources_1/bd/design_2/ipshared/5a94/hdl/axi4_stream_adder_four_src_four_value_adder.vhd" \
"../../../../ax4_stream_debugging.gen/sources_1/bd/design_2/ipshared/5a94/hdl/axi4_stream_adder_four_dut.vhd" \
"../../../../ax4_stream_debugging.gen/sources_1/bd/design_2/ipshared/5a94/hdl/axi4_stream_adder_four_SimpleDualPortRAM_generic.vhd" \
"../../../../ax4_stream_debugging.gen/sources_1/bd/design_2/ipshared/5a94/hdl/axi4_stream_adder_four_fifo_data.vhd" \
"../../../../ax4_stream_debugging.gen/sources_1/bd/design_2/ipshared/5a94/hdl/axi4_stream_adder_four_SimpleDualPortRAM_singlebit.vhd" \
"../../../../ax4_stream_debugging.gen/sources_1/bd/design_2/ipshared/5a94/hdl/axi4_stream_adder_four_fifo_TLAST.vhd" \
"../../../../ax4_stream_debugging.gen/sources_1/bd/design_2/ipshared/5a94/hdl/axi4_stream_adder_four_axi4_stream_slave.vhd" \
"../../../../ax4_stream_debugging.gen/sources_1/bd/design_2/ipshared/5a94/hdl/axi4_stream_adder_four.vhd" \
"../../../../ax4_stream_debugging.ip_user_files/bd/design_2/ip/design_2_axi4_stream_adder_fo_0_2/sim/design_2_axi4_stream_adder_fo_0_2.vhd" \
"../../../../ax4_stream_debugging.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd" \
"../../../../ax4_stream_debugging.srcs/sim_1/new/design_2_tb.vhd" \

# Do not sort compile order
nosort
