+incdir+../src/mor1kx/rtl/verilog
+incdir+../src/verilog_utils
+incdir+../src/wb_bfm
+incdir+../src/wb_common
+incdir+../src/logsys_spartan_6/rtl/verilog
+incdir+../src/logsys_spartan_6/rtl/verilog/include
../src/gpio/gpio.v
../src/mor1kx/rtl/verilog/mor1kx_branch_prediction.v
../src/mor1kx/rtl/verilog/mor1kx_bus_if_avalon.v
../src/mor1kx/rtl/verilog/mor1kx_bus_if_wb32.v
../src/mor1kx/rtl/verilog/mor1kx_cache_lru.v
../src/mor1kx/rtl/verilog/mor1kx_cfgrs.v
../src/mor1kx/rtl/verilog/mor1kx_cpu_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_cpu_espresso.v
../src/mor1kx/rtl/verilog/mor1kx_cpu_prontoespresso.v
../src/mor1kx/rtl/verilog/mor1kx_cpu.v
../src/mor1kx/rtl/verilog/mor1kx_ctrl_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_ctrl_espresso.v
../src/mor1kx/rtl/verilog/mor1kx_ctrl_prontoespresso.v
../src/mor1kx/rtl/verilog/mor1kx_dcache.v
../src/mor1kx/rtl/verilog/mor1kx_decode_execute_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_decode.v
../src/mor1kx/rtl/verilog/mor1kx_dmmu.v
../src/mor1kx/rtl/verilog/mor1kx_execute_alu.v
../src/mor1kx/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_fetch_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_fetch_espresso.v
../src/mor1kx/rtl/verilog/mor1kx_fetch_prontoespresso.v
../src/mor1kx/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v
../src/mor1kx/rtl/verilog/mor1kx_icache.v
../src/mor1kx/rtl/verilog/mor1kx_immu.v
../src/mor1kx/rtl/verilog/mor1kx_lsu_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_lsu_espresso.v
../src/mor1kx/rtl/verilog/mor1kx_pic.v
../src/mor1kx/rtl/verilog/mor1kx_rf_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_rf_espresso.v
../src/mor1kx/rtl/verilog/mor1kx_simple_dpram_sclk.v
../src/mor1kx/rtl/verilog/mor1kx_store_buffer.v
../src/mor1kx/rtl/verilog/mor1kx_ticktimer.v
../src/mor1kx/rtl/verilog/mor1kx_true_dpram_sclk.v
../src/mor1kx/rtl/verilog/mor1kx.v
../src/mor1kx/rtl/verilog/mor1kx_wb_mux_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_wb_mux_espresso.v
../src/mor1kx/rtl/verilog/pfpu32/pfpu32_addsub.v
../src/mor1kx/rtl/verilog/pfpu32/pfpu32_cmp.v
../src/mor1kx/rtl/verilog/pfpu32/pfpu32_f2i.v
../src/mor1kx/rtl/verilog/pfpu32/pfpu32_i2f.v
../src/mor1kx/rtl/verilog/pfpu32/pfpu32_muldiv.v
../src/mor1kx/rtl/verilog/pfpu32/pfpu32_rnd.v
../src/mor1kx/rtl/verilog/pfpu32/pfpu32_top.v
../src/verilog-arbiter/src/arbiter.v
../src/wb_intercon/wb_arbiter.v
../src/wb_intercon/wb_data_resize.v
../src/wb_intercon/wb_mux.v
../src/wb_ram/rtl/verilog/wb_ram.v
../src/wb_ram/rtl/verilog/wb_ram_generic.v
../src/logsys_spartan_6/rtl/verilog/orpsoc_top.v
../src/logsys_spartan_6/rtl/verilog/clkgen.v
../src/logsys_spartan_6/rtl/verilog/rom.v
../src/logsys_spartan_6/rtl/verilog/wb_intercon.v
+incdir+../src/wb_bfm
+incdir+../src/logsys_spartan_6/bench
../src/mor1kx/bench/verilog/mor1kx_monitor.v
../src/vlog_tb_utils/vlog_functions.v
../src/vlog_tb_utils/vlog_tb_utils.v
../src/wb_bfm/wb_bfm_master.v
../src/wb_bfm/wb_bfm_slave.v
../src/wb_bfm/wb_bfm_memory.v
../src/wb_bfm/wb_bfm_transactor.v
../src/logsys_spartan_6/bench/tb_orpsoc_top.v
