Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/runner/accel-sim/util/job_launching/../../sim_run_11.0/gpgpu-sim-builds/gpgpu-sim_git-commit-61396d8_modified_0.0:/home/runner/accel-sim/gpu-simulator/gpgpu-sim/lib/gcc-7.5.0/cuda-11000/release:
doing: cd /home/runner/accel-sim/util/job_launching/../../sim_run_11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/ORIN-PTX
doing: export OPENCL_CURRENT_TEST_PATH=/home/runner/accel-sim/util/job_launching/../../sim_run_11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/ORIN-PTX
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/runner/accel-sim/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda-11.0//bin:/usr/local/cuda-11.0//bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/runner/accel-sim/gpu-app-collection/src/..//bin/11.0/release/lud-rodinia-2.0-ft -v -b -i ./data/64.dat


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-61396d8_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   87 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      1 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       1 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 1,1,1,1,1,1,1,1,1,1,2,1,1 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     1 # Number of SP units (default=1)
-gpgpu_num_dp_units                     1 # Number of DP units (default=0)
-gpgpu_num_int_units                    1 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    1 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                   32 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                   32 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains     930:930:930:1600 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block fd38931cffcdbea70d6416f6275afba6  /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/lud-rodinia-2.0-ft
Extracting PTX file and ptxas options    1: lud-rodinia-2.1.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    2: lud-rodinia-2.2.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    3: lud-rodinia-2.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: lud-rodinia-2.4.sm_75.ptx -arch=sm_75
Extracting PTX file and ptxas options    5: lud-rodinia-2.5.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    6: lud-rodinia-2.6.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    7: lud-rodinia-2.7.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    8: lud-rodinia-2.8.sm_75.ptx -arch=sm_75
launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 930000000.000000:930000000.000000:930000000.000000:1600000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000107526881720:0.00000000107526881720:0.00000000107526881720:0.00000000062500000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/lud-rodinia-2.0-ft
self exe links to: /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/lud-rodinia-2.0-ft
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/lud-rodinia-2.0-ft
Running md5sum using "md5sum /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/lud-rodinia-2.0-ft "
self exe links to: /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/lud-rodinia-2.0-ft
Extracting specific PTX file named lud-rodinia-2.1.sm_60.ptx 
Extracting specific PTX file named lud-rodinia-2.2.sm_62.ptx 
Extracting specific PTX file named lud-rodinia-2.3.sm_70.ptx 
Extracting specific PTX file named lud-rodinia-2.4.sm_75.ptx 
Extracting specific PTX file named lud-rodinia-2.5.sm_60.ptx 
Extracting specific PTX file named lud-rodinia-2.6.sm_62.ptx 
Extracting specific PTX file named lud-rodinia-2.7.sm_70.ptx 
Extracting specific PTX file named lud-rodinia-2.8.sm_75.ptx 
self exe links to: /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/lud-rodinia-2.0-ft
self exe links to: /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/lud-rodinia-2.0-ft
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x5c4697a020d0, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lud-rodinia-2.1.sm_60.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.1.sm_60.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.5.sm_60.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_diagonalPfiiE6shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE3dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.5.sm_60.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.2.sm_62.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.2.sm_62.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.6.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-2.5.sm_60.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.5.sm_60.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.5.sm_60.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.5.sm_60.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.5.sm_60.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-2.5.sm_60.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-2.5.sm_60.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-2.5.sm_60.ptx:291 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-2.5.sm_60.ptx:1510 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-2.5.sm_60.ptx:1512 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.6.sm_62.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.3.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.3.sm_70.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.7.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-2.5.sm_60.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.5.sm_60.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.5.sm_60.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.5.sm_60.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.5.sm_60.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-2.5.sm_60.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-2.5.sm_60.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-2.5.sm_60.ptx:291 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-2.5.sm_60.ptx:1510 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-2.5.sm_60.ptx:1512 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.7.sm_70.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.4.sm_75.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.4.sm_75.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.8.sm_75.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-2.5.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.5.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-2.5.sm_60.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.5.sm_60.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.5.sm_60.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.5.sm_60.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.5.sm_60.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-2.5.sm_60.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at lud-rodinia-2.5.sm_60.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-2.5.sm_60.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-2.5.sm_60.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-2.5.sm_60.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-2.5.sm_60.ptx:291 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.5.sm_60.ptx:1506 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.5.sm_60.ptx:1507 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.5.sm_60.ptx:1508 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-2.5.sm_60.ptx:1510 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-2.5.sm_60.ptx:1512 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.8.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.1.sm_60.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.5.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=23, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=32, lmem=0, smem=3072, cmem=348
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=348
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.2.sm_62.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.6.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=23, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=32, lmem=0, smem=3072, cmem=348
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=348
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.3.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.7.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=30, lmem=0, smem=2048, cmem=368
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=32, lmem=0, smem=3072, cmem=368
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.4.sm_75.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.8.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=33, lmem=0, smem=2048, cmem=368
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=64, lmem=0, smem=3072, cmem=368
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=44, lmem=0, smem=1024, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x5c4697a01fe0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x5c4697a01ef0, fat_cubin_handle = 2
Reading matrix from file ./data/64.dat
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda06bd4c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5c4697a01ef0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9050 (lud-rodinia-2.8.sm_75.ptx:130) @%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x91d0 (lud-rodinia-2.8.sm_75.ptx:191) add.s32 %r87, %r87, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9080 (lud-rodinia-2.8.sm_75.ptx:137) @%p2 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90f0 (lud-rodinia-2.8.sm_75.ptx:156) shl.b32 %r58, %r87, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x90e8 (lud-rodinia-2.8.sm_75.ptx:153) @%p3 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90f0 (lud-rodinia-2.8.sm_75.ptx:156) shl.b32 %r58, %r87, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9138 (lud-rodinia-2.8.sm_75.ptx:165) @%p4 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x91c8 (lud-rodinia-2.8.sm_75.ptx:188) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x91c0 (lud-rodinia-2.8.sm_75.ptx:185) @%p5 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x91c8 (lud-rodinia-2.8.sm_75.ptx:188) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x91e0 (lud-rodinia-2.8.sm_75.ptx:193) @%p6 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x91e8 (lud-rodinia-2.8.sm_75.ptx:195) add.s32 %r70, %r27, 1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/ORIN-PTX
/home/runner/accel-sim/_Z12lud_diagonalPfii
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 19724
gpu_sim_insn = 2898
gpu_ipc =       0.1469
gpu_tot_sim_cycle = 19724
gpu_tot_sim_insn = 2898
gpu_tot_ipc =       0.1469
gpu_tot_issued_cta = 1
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=483

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2898, 
gpgpu_n_tot_thrd_icount = 92736
gpgpu_n_tot_w_icount = 2898
gpgpu_n_stall_shd_mem = 93
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 512
gpgpu_n_store_insn = 480
gpgpu_n_shmem_insn = 16952
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 93
gmemld 48
gmemst 45
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:218	W0_Scoreboard:16607	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:317	W18:297	W19:277	W20:257	W21:237	W22:217	W23:197	W24:177	W25:157	W26:137	W27:117	W28:97	W29:77	W30:57	W31:34	W32:246
single_issue_nums: WS0:2898	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 19723 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 12115 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	4 	8 	15 	29 	8 	0 	0 	0 	0 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33933 n_nop=33933 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33933i bk1: 0a 33933i bk2: 0a 33933i bk3: 0a 33933i bk4: 0a 33933i bk5: 0a 33933i bk6: 0a 33933i bk7: 0a 33933i bk8: 0a 33933i bk9: 0a 33933i bk10: 0a 33933i bk11: 0a 33933i bk12: 0a 33933i bk13: 0a 33933i bk14: 0a 33933i bk15: 0a 33933i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33933 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33933 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33933 
n_nop = 33933 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=124
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 19724
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 19724
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 483 (inst/sec)
gpgpu_simulation_rate = 3287 (cycle/sec)
gpgpu_silicon_slowdown = 282932x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda06bd4c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5c4697a01fe0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x94d8 (lud-rodinia-2.8.sm_75.ptx:309) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b60 (lud-rodinia-2.8.sm_75.ptx:524) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x94e0 (lud-rodinia-2.8.sm_75.ptx:310) bra.uni BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x98d0 (lud-rodinia-2.8.sm_75.ptx:440) add.s32 %r16, %r9, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x98c8 (lud-rodinia-2.8.sm_75.ptx:437) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b60 (lud-rodinia-2.8.sm_75.ptx:524) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9b78 (lud-rodinia-2.8.sm_75.ptx:527) @%p3 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb990 (lud-rodinia-2.8.sm_75.ptx:1496) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9b80 (lud-rodinia-2.8.sm_75.ptx:528) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa18 (lud-rodinia-2.8.sm_75.ptx:999) mov.u32 %r87, _ZZ13lud_perimeterPfiiE8peri_col;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xaa10 (lud-rodinia-2.8.sm_75.ptx:996) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb990 (lud-rodinia-2.8.sm_75.ptx:1496) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: regs cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/ORIN-PTX
/home/runner/accel-sim/_Z13lud_perimeterPfii
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
kernel_stream_id = 101458314019744
gpu_sim_cycle = 14568
gpu_sim_insn = 1192
gpu_ipc =       0.0818
gpu_tot_sim_cycle = 34292
gpu_tot_sim_insn = 4090
gpu_tot_ipc =       0.1193
gpu_tot_issued_cta = 2
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=454

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4090, 
gpgpu_n_tot_thrd_icount = 130880
gpgpu_n_tot_w_icount = 4090
gpgpu_n_stall_shd_mem = 172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1280
gpgpu_n_store_insn = 976
gpgpu_n_shmem_insn = 23080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 172
gmemld 96
gmemst 76
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:230	W0_Scoreboard:29970	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1170	W17:317	W18:297	W19:277	W20:257	W21:237	W22:217	W23:197	W24:177	W25:157	W26:137	W27:117	W28:97	W29:77	W30:57	W31:34	W32:268
single_issue_nums: WS0:4090	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 34290 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 18148 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:282 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	4 	8 	15 	29 	8 	0 	0 	0 	0 	186 	32 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58995 n_nop=58995 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58995i bk1: 0a 58995i bk2: 0a 58995i bk3: 0a 58995i bk4: 0a 58995i bk5: 0a 58995i bk6: 0a 58995i bk7: 0a 58995i bk8: 0a 58995i bk9: 0a 58995i bk10: 0a 58995i bk11: 0a 58995i bk12: 0a 58995i bk13: 0a 58995i bk14: 0a 58995i bk15: 0a 58995i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58995 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58995 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58995 
n_nop = 58995 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=282
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 34292
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 34292
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 454 (inst/sec)
gpgpu_simulation_rate = 3810 (cycle/sec)
gpgpu_silicon_slowdown = 244094x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda06bd4c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5c4697a020d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/ORIN-PTX
/home/runner/accel-sim/_Z12lud_internalPfii
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 787
gpu_sim_insn = 93
gpu_ipc =       0.1182
gpu_tot_sim_cycle = 35079
gpu_tot_sim_insn = 4183
gpu_tot_ipc =       0.1192
gpu_tot_issued_cta = 3
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=464

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4183, 
gpgpu_n_tot_thrd_icount = 133856
gpgpu_n_tot_w_icount = 4183
gpgpu_n_stall_shd_mem = 184
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1376
gpgpu_n_store_insn = 1008
gpgpu_n_shmem_insn = 24168
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 184
gmemld 105
gmemst 79
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:237	W0_Scoreboard:30656	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1170	W17:317	W18:297	W19:277	W20:257	W21:237	W22:217	W23:197	W24:177	W25:157	W26:137	W27:117	W28:97	W29:77	W30:57	W31:34	W32:361
single_issue_nums: WS0:4183	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 35078 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 19313 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	4 	8 	15 	29 	8 	0 	0 	0 	0 	186 	48 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60348 n_nop=60348 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60348i bk1: 0a 60348i bk2: 0a 60348i bk3: 0a 60348i bk4: 0a 60348i bk5: 0a 60348i bk6: 0a 60348i bk7: 0a 60348i bk8: 0a 60348i bk9: 0a 60348i bk10: 0a 60348i bk11: 0a 60348i bk12: 0a 60348i bk13: 0a 60348i bk14: 0a 60348i bk15: 0a 60348i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60348 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60348 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60348 
n_nop = 60348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=298
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 35079
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 35079
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 464 (inst/sec)
gpgpu_simulation_rate = 3897 (cycle/sec)
gpgpu_silicon_slowdown = 238645x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda06bd4c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5c4697a01ef0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/ORIN-PTX
/home/runner/accel-sim/_Z12lud_diagonalPfii
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
kernel_stream_id = 101458314040816
gpu_sim_cycle = 19724
gpu_sim_insn = 2898
gpu_ipc =       0.1469
gpu_tot_sim_cycle = 54803
gpu_tot_sim_insn = 7081
gpu_tot_ipc =       0.1292
gpu_tot_issued_cta = 4
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=544

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
7081, 
gpgpu_n_tot_thrd_icount = 226592
gpgpu_n_tot_w_icount = 7081
gpgpu_n_stall_shd_mem = 277
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1888
gpgpu_n_store_insn = 1488
gpgpu_n_shmem_insn = 41120
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 277
gmemld 153
gmemst 124
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:455	W0_Scoreboard:47263	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1170	W17:634	W18:594	W19:554	W20:514	W21:474	W22:434	W23:394	W24:354	W25:314	W26:274	W27:234	W28:194	W29:154	W30:114	W31:68	W32:607
single_issue_nums: WS0:7081	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 54802 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 28126 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:422 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	4 	8 	15 	29 	8 	0 	0 	0 	0 	186 	172 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=94281 n_nop=94281 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 94281i bk1: 0a 94281i bk2: 0a 94281i bk3: 0a 94281i bk4: 0a 94281i bk5: 0a 94281i bk6: 0a 94281i bk7: 0a 94281i bk8: 0a 94281i bk9: 0a 94281i bk10: 0a 94281i bk11: 0a 94281i bk12: 0a 94281i bk13: 0a 94281i bk14: 0a 94281i bk15: 0a 94281i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 94281 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 94281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94281 
n_nop = 94281 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=422
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 54803
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 54803
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 544 (inst/sec)
gpgpu_simulation_rate = 4215 (cycle/sec)
gpgpu_silicon_slowdown = 220640x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda06bd4c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5c4697a01fe0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: regs cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/ORIN-PTX
/home/runner/accel-sim/_Z13lud_perimeterPfii
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
kernel_stream_id = 101458314041184
gpu_sim_cycle = 14568
gpu_sim_insn = 1192
gpu_ipc =       0.0818
gpu_tot_sim_cycle = 69371
gpu_tot_sim_insn = 8273
gpu_tot_ipc =       0.1193
gpu_tot_issued_cta = 5
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
8273, 
gpgpu_n_tot_thrd_icount = 264736
gpgpu_n_tot_w_icount = 8273
gpgpu_n_stall_shd_mem = 356
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2656
gpgpu_n_store_insn = 1984
gpgpu_n_shmem_insn = 47248
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 356
gmemld 201
gmemst 155
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:467	W0_Scoreboard:60626	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2340	W17:634	W18:594	W19:554	W20:514	W21:474	W22:434	W23:394	W24:354	W25:314	W26:274	W27:234	W28:194	W29:154	W30:114	W31:68	W32:629
single_issue_nums: WS0:8273	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 69369 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 35657 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	4 	8 	15 	29 	8 	0 	0 	0 	0 	186 	298 	32 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119343 n_nop=119343 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119343i bk1: 0a 119343i bk2: 0a 119343i bk3: 0a 119343i bk4: 0a 119343i bk5: 0a 119343i bk6: 0a 119343i bk7: 0a 119343i bk8: 0a 119343i bk9: 0a 119343i bk10: 0a 119343i bk11: 0a 119343i bk12: 0a 119343i bk13: 0a 119343i bk14: 0a 119343i bk15: 0a 119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119343 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119343 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119343 
n_nop = 119343 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=580
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 69371
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 69371
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 517 (inst/sec)
gpgpu_simulation_rate = 4335 (cycle/sec)
gpgpu_silicon_slowdown = 214532x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda06bd4c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5c4697a020d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/ORIN-PTX
/home/runner/accel-sim/_Z12lud_internalPfii
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
kernel_stream_id = 101458314041552
gpu_sim_cycle = 787
gpu_sim_insn = 93
gpu_ipc =       0.1182
gpu_tot_sim_cycle = 70158
gpu_tot_sim_insn = 8366
gpu_tot_ipc =       0.1192
gpu_tot_issued_cta = 6
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=522

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
8366, 
gpgpu_n_tot_thrd_icount = 267712
gpgpu_n_tot_w_icount = 8366
gpgpu_n_stall_shd_mem = 368
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2752
gpgpu_n_store_insn = 2016
gpgpu_n_shmem_insn = 48336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 368
gmemld 210
gmemst 158
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:474	W0_Scoreboard:61312	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2340	W17:634	W18:594	W19:554	W20:514	W21:474	W22:434	W23:394	W24:354	W25:314	W26:274	W27:234	W28:194	W29:154	W30:114	W31:68	W32:722
single_issue_nums: WS0:8366	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 70157 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 36829 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:596 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	4 	8 	15 	29 	8 	0 	0 	0 	0 	186 	298 	48 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120696 n_nop=120696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120696i bk1: 0a 120696i bk2: 0a 120696i bk3: 0a 120696i bk4: 0a 120696i bk5: 0a 120696i bk6: 0a 120696i bk7: 0a 120696i bk8: 0a 120696i bk9: 0a 120696i bk10: 0a 120696i bk11: 0a 120696i bk12: 0a 120696i bk13: 0a 120696i bk14: 0a 120696i bk15: 0a 120696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120696 
n_nop = 120696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=596
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 70158
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 70158
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 522 (inst/sec)
gpgpu_simulation_rate = 4384 (cycle/sec)
gpgpu_silicon_slowdown = 212135x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda06bd4c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5c4697a01ef0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/ORIN-PTX
/home/runner/accel-sim/_Z12lud_diagonalPfii
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
kernel_stream_id = 101458314041920
gpu_sim_cycle = 19724
gpu_sim_insn = 2898
gpu_ipc =       0.1469
gpu_tot_sim_cycle = 89882
gpu_tot_sim_insn = 11264
gpu_tot_ipc =       0.1253
gpu_tot_issued_cta = 7
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=563

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 7, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
11264, 
gpgpu_n_tot_thrd_icount = 360448
gpgpu_n_tot_w_icount = 11264
gpgpu_n_stall_shd_mem = 461
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3264
gpgpu_n_store_insn = 2496
gpgpu_n_shmem_insn = 65288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 461
gmemld 258
gmemst 203
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:692	W0_Scoreboard:77919	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2340	W17:951	W18:891	W19:831	W20:771	W21:711	W22:651	W23:591	W24:531	W25:471	W26:411	W27:351	W28:291	W29:231	W30:171	W31:102	W32:968
single_issue_nums: WS0:11264	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 89881 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 45450 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:720 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	4 	8 	15 	29 	8 	0 	0 	0 	0 	186 	298 	172 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154629 n_nop=154629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 154629i bk1: 0a 154629i bk2: 0a 154629i bk3: 0a 154629i bk4: 0a 154629i bk5: 0a 154629i bk6: 0a 154629i bk7: 0a 154629i bk8: 0a 154629i bk9: 0a 154629i bk10: 0a 154629i bk11: 0a 154629i bk12: 0a 154629i bk13: 0a 154629i bk14: 0a 154629i bk15: 0a 154629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 154629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 154629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154629 
n_nop = 154629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=720
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 89882
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 89882
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 563 (inst/sec)
gpgpu_simulation_rate = 4494 (cycle/sec)
gpgpu_silicon_slowdown = 206942x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda06bd4c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5c4697a01fe0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: regs cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/ORIN-PTX
/home/runner/accel-sim/_Z13lud_perimeterPfii
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
kernel_stream_id = 101458314042448
gpu_sim_cycle = 14568
gpu_sim_insn = 1192
gpu_ipc =       0.0818
gpu_tot_sim_cycle = 104450
gpu_tot_sim_insn = 12456
gpu_tot_ipc =       0.1193
gpu_tot_issued_cta = 8
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=541

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
12456, 
gpgpu_n_tot_thrd_icount = 398592
gpgpu_n_tot_w_icount = 12456
gpgpu_n_stall_shd_mem = 540
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4032
gpgpu_n_store_insn = 2992
gpgpu_n_shmem_insn = 71416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 540
gmemld 306
gmemst 234
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:704	W0_Scoreboard:91282	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:3510	W17:951	W18:891	W19:831	W20:771	W21:711	W22:651	W23:591	W24:531	W25:471	W26:411	W27:351	W28:291	W29:231	W30:171	W31:102	W32:990
single_issue_nums: WS0:12456	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 104448 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 53186 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:878 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	4 	8 	15 	29 	8 	0 	0 	0 	0 	186 	298 	330 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179691 n_nop=179691 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 179691i bk1: 0a 179691i bk2: 0a 179691i bk3: 0a 179691i bk4: 0a 179691i bk5: 0a 179691i bk6: 0a 179691i bk7: 0a 179691i bk8: 0a 179691i bk9: 0a 179691i bk10: 0a 179691i bk11: 0a 179691i bk12: 0a 179691i bk13: 0a 179691i bk14: 0a 179691i bk15: 0a 179691i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 179691 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 179691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179691 
n_nop = 179691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=878
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 104450
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 104450
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 541 (inst/sec)
gpgpu_simulation_rate = 4541 (cycle/sec)
gpgpu_silicon_slowdown = 204800x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda06bd4c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5c4697a020d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/ORIN-PTX
/home/runner/accel-sim/_Z12lud_internalPfii
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
kernel_stream_id = 101458314042448
gpu_sim_cycle = 787
gpu_sim_insn = 93
gpu_ipc =       0.1182
gpu_tot_sim_cycle = 105237
gpu_tot_sim_insn = 12549
gpu_tot_ipc =       0.1192
gpu_tot_issued_cta = 9
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=545

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 9, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
12549, 
gpgpu_n_tot_thrd_icount = 401568
gpgpu_n_tot_w_icount = 12549
gpgpu_n_stall_shd_mem = 552
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4128
gpgpu_n_store_insn = 3024
gpgpu_n_shmem_insn = 72504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 552
gmemld 315
gmemst 237
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:711	W0_Scoreboard:91968	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:3510	W17:951	W18:891	W19:831	W20:771	W21:711	W22:651	W23:591	W24:531	W25:471	W26:411	W27:351	W28:291	W29:231	W30:171	W31:102	W32:1083
single_issue_nums: WS0:12549	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 105236 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 54360 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:894 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	4 	8 	15 	29 	8 	0 	0 	0 	0 	186 	298 	346 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=181044 n_nop=181044 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 181044i bk1: 0a 181044i bk2: 0a 181044i bk3: 0a 181044i bk4: 0a 181044i bk5: 0a 181044i bk6: 0a 181044i bk7: 0a 181044i bk8: 0a 181044i bk9: 0a 181044i bk10: 0a 181044i bk11: 0a 181044i bk12: 0a 181044i bk13: 0a 181044i bk14: 0a 181044i bk15: 0a 181044i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 181044 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 181044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181044 
n_nop = 181044 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=894
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 105237
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 105237
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 545 (inst/sec)
gpgpu_simulation_rate = 4575 (cycle/sec)
gpgpu_silicon_slowdown = 203278x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda06bd4c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda06bd4c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5c4697a01ef0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/ORIN-PTX
/home/runner/accel-sim/_Z12lud_diagonalPfii
Destroy streams for kernel 10: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
kernel_stream_id = 133482988620224
gpu_sim_cycle = 19724
gpu_sim_insn = 2898
gpu_ipc =       0.1469
gpu_tot_sim_cycle = 124961
gpu_tot_sim_insn = 15447
gpu_tot_ipc =       0.1236
gpu_tot_issued_cta = 10
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=572

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
15447, 
gpgpu_n_tot_thrd_icount = 494304
gpgpu_n_tot_w_icount = 15447
gpgpu_n_stall_shd_mem = 645
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4640
gpgpu_n_store_insn = 3504
gpgpu_n_shmem_insn = 89456
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1248
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 645
gmemld 363
gmemst 282
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:929	W0_Scoreboard:108575	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:3510	W17:1268	W18:1188	W19:1108	W20:1028	W21:948	W22:868	W23:788	W24:708	W25:628	W26:548	W27:468	W28:388	W29:308	W30:228	W31:136	W32:1329
single_issue_nums: WS0:15447	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 124960 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 62903 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:1018 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	4 	8 	15 	29 	8 	0 	0 	0 	0 	186 	298 	470 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=214977 n_nop=214977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 214977i bk1: 0a 214977i bk2: 0a 214977i bk3: 0a 214977i bk4: 0a 214977i bk5: 0a 214977i bk6: 0a 214977i bk7: 0a 214977i bk8: 0a 214977i bk9: 0a 214977i bk10: 0a 214977i bk11: 0a 214977i bk12: 0a 214977i bk13: 0a 214977i bk14: 0a 214977i bk15: 0a 214977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 214977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 214977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214977 
n_nop = 214977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=1018
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 124961
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 124961
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 572 (inst/sec)
gpgpu_simulation_rate = 4628 (cycle/sec)
gpgpu_silicon_slowdown = 200950x
Time consumed(ms): 25464.189000
>>>Verify<<<<
mismatch at (1, 16): (o)0.789357 (n)0.809573
mismatch at (1, 17): (o)0.505662 (n)0.370947
mismatch at (1, 18): (o)0.716558 (n)0.105269
mismatch at (1, 19): (o)0.888872 (n)0.592984
mismatch at (1, 20): (o)0.663152 (n)0.067558
mismatch at (1, 21): (o)0.242660 (n)0.021213
mismatch at (1, 22): (o)0.474293 (n)0.731563
mismatch at (1, 23): (o)0.544649 (n)0.817466
mismatch at (1, 24): (o)0.834577 (n)0.482201
mismatch at (1, 25): (o)1.088009 (n)0.232745
mismatch at (1, 26): (o)0.822026 (n)0.743733
mismatch at (1, 27): (o)0.446992 (n)0.130820
mismatch at (1, 28): (o)0.708911 (n)0.315377
mismatch at (1, 29): (o)0.414646 (n)0.763692
mismatch at (1, 30): (o)0.824383 (n)0.407302
mismatch at (1, 31): (o)0.430598 (n)0.814861
mismatch at (1, 32): (o)0.997581 (n)1.325608
mismatch at (1, 33): (o)0.477907 (n)0.695721
mismatch at (1, 34): (o)0.213692 (n)0.378550
mismatch at (1, 35): (o)0.306551 (n)0.397502
mismatch at (1, 36): (o)0.844620 (n)1.080656
mismatch at (1, 37): (o)0.377879 (n)0.477272
mismatch at (1, 38): (o)1.207767 (n)1.499589
mismatch at (1, 39): (o)0.241864 (n)0.345147
mismatch at (1, 40): (o)0.814424 (n)0.878939
mismatch at (1, 41): (o)0.536880 (n)0.612771
mismatch at (1, 42): (o)0.602271 (n)0.703360
mismatch at (1, 43): (o)1.279455 (n)1.632643
mismatch at (1, 44): (o)0.996753 (n)1.344884
mismatch at (1, 45): (o)0.377382 (n)0.672131
mismatch at (1, 46): (o)0.288642 (n)0.557323
mismatch at (1, 47): (o)0.367986 (n)0.459492
mismatch at (1, 48): (o)0.883044 (n)1.266603
mismatch at (1, 49): (o)0.587077 (n)0.771145
mismatch at (1, 50): (o)1.256858 (n)1.606158
mismatch at (1, 51): (o)0.128072 (n)0.249057
mismatch at (1, 52): (o)0.411614 (n)0.412959
mismatch at (1, 53): (o)0.313029 (n)0.350974
mismatch at (1, 54): (o)0.672721 (n)0.933719
mismatch at (1, 55): (o)1.246190 (n)1.554116
mismatch at (1, 56): (o)0.401038 (n)0.776108
mismatch at (1, 57): (o)1.076625 (n)1.294356
mismatch at (1, 58): (o)0.275059 (n)0.435349
mismatch at (1, 59): (o)0.691825 (n)0.709609
mismatch at (1, 60): (o)0.491271 (n)0.762427
mismatch at (1, 61): (o)1.099442 (n)1.474577
mismatch at (1, 62): (o)1.122424 (n)1.504609
mismatch at (1, 63): (o)1.070729 (n)1.251790
mismatch at (2, 0): (o)0.714691 (n)0.587764
mismatch at (2, 1): (o)0.889800 (n)0.646062
mismatch at (2, 2): (o)0.625591 (n)0.352338
mismatch at (2, 3): (o)1.882962 (n)1.380707
mismatch at (2, 4): (o)0.924671 (n)0.620657
mismatch at (2, 5): (o)0.339097 (n)0.185766
mismatch at (2, 6): (o)1.743049 (n)1.499572
mismatch at (2, 7): (o)1.843004 (n)1.466185
mismatch at (2, 8): (o)1.572260 (n)1.231337
mismatch at (2, 9): (o)1.507017 (n)1.149661
mismatch at (2, 10): (o)1.649837 (n)1.337401
mismatch at (2, 11): (o)1.396173 (n)1.070652
mismatch at (2, 12): (o)1.134166 (n)0.939726
mismatch at (2, 13): (o)1.552691 (n)1.360408
mismatch at (2, 14): (o)1.322047 (n)0.997956
mismatch at (2, 15): (o)1.674235 (n)1.495567
mismatch at (2, 16): (o)1.042345 (n)0.358260
mismatch at (2, 17): (o)0.852872 (n)0.338095
mismatch at (2, 18): (o)1.909394 (n)-2.892265
mismatch at (2, 19): (o)1.681868 (n)2.136074
mismatch at (2, 20): (o)1.356690 (n)0.590289
mismatch at (2, 21): (o)0.793609 (n)0.505553
mismatch at (2, 22): (o)1.056602 (n)3.047159
mismatch at (2, 23): (o)1.264833 (n)2.992908
mismatch at (2, 24): (o)1.230985 (n)1.835461
mismatch at (2, 25): (o)2.016207 (n)1.195701
mismatch at (2, 26): (o)1.525335 (n)3.041288
mismatch at (2, 27): (o)1.088770 (n)1.139563
mismatch at (2, 28): (o)1.008914 (n)1.847968
mismatch at (2, 29): (o)0.440999 (n)3.442888
mismatch at (2, 30): (o)1.189133 (n)2.000693
mismatch at (2, 31): (o)1.248862 (n)3.333864
mismatch at (2, 32): (o)2.119869 (n)3.125047
mismatch at (2, 33): (o)1.025653 (n)1.624664
mismatch at (2, 34): (o)1.358354 (n)1.756823
mismatch at (2, 35): (o)1.271070 (n)1.560885
mismatch at (2, 36): (o)1.364750 (n)2.135074
mismatch at (2, 37): (o)1.117004 (n)1.449623
mismatch at (2, 38): (o)2.114074 (n)3.127120
mismatch at (2, 39): (o)1.163539 (n)1.453235
mismatch at (2, 40): (o)1.639622 (n)2.066645
mismatch at (2, 41): (o)0.990441 (n)1.336536
mismatch at (2, 42): (o)1.575313 (n)1.994454
mismatch at (2, 43): (o)1.773788 (n)2.932243
mismatch at (2, 44): (o)1.543132 (n)2.586929
mismatch at (2, 45): (o)1.108289 (n)1.818974
mismatch at (2, 46): (o)0.674553 (n)1.301847
mismatch at (2, 47): (o)0.812007 (n)1.125684
mismatch at (2, 48): (o)1.961162 (n)3.031375
mismatch at (2, 49): (o)1.599548 (n)2.173717
mismatch at (2, 50): (o)2.493874 (n)3.636420
mismatch at (2, 51): (o)0.544382 (n)0.826142
mismatch at (2, 52): (o)0.408758 (n)0.564049
mismatch at (2, 53): (o)0.777006 (n)0.966592
mismatch at (2, 54): (o)1.809215 (n)2.564105
mismatch at (2, 55): (o)1.639743 (n)2.698223
mismatch at (2, 56): (o)1.004142 (n)1.879121
mismatch at (2, 57): (o)1.350150 (n)2.171093
mismatch at (2, 58): (o)0.955043 (n)1.367431
mismatch at (2, 59): (o)1.028657 (n)1.319721
mismatch at (2, 60): (o)1.002078 (n)1.709329
mismatch at (2, 61): (o)2.144175 (n)3.278350
mismatch at (2, 62): (o)2.277519 (n)3.433870
mismatch at (2, 63): (o)1.137548 (n)1.885303
mismatch at (3, 0): (o)0.723889 (n)0.260103
mismatch at (3, 1): (o)0.878463 (n)0.339533
mismatch at (3, 2): (o)0.573267 (n)-0.081972
mismatch at (3, 3): (o)2.091210 (n)0.940516
mismatch at (3, 4): (o)1.276897 (n)0.734636
mismatch at (3, 5): (o)0.915587 (n)0.577637
mismatch at (3, 6): (o)1.799989 (n)1.311096
mismatch at (3, 7): (o)2.004061 (n)1.037476
mismatch at (3, 8): (o)1.545381 (n)0.864511
mismatch at (3, 9): (o)1.543157 (n)1.010301
mismatch at (3, 10): (o)2.039873 (n)1.247735
mismatch at (3, 11): (o)1.632146 (n)1.240171
mismatch at (3, 12): (o)1.526813 (n)1.242783
mismatch at (3, 13): (o)1.991799 (n)1.530788
mismatch at (3, 14): (o)1.887009 (n)1.185186
mismatch at (3, 15): (o)1.685614 (n)1.294599
mismatch at (3, 16): (o)1.360262 (n)1.022799
mismatch at (3, 17): (o)1.390136 (n)0.864949
mismatch at (3, 18): (o)2.155537 (n)-8.092054
mismatch at (3, 19): (o)2.041721 (n)2.290355
mismatch at (3, 20): (o)1.332215 (n)0.057661
mismatch at (3, 21): (o)0.991732 (n)0.535594
mismatch at (3, 22): (o)1.609522 (n)1.680792
mismatch at (3, 23): (o)1.344365 (n)1.544740
mismatch at (3, 24): (o)1.572543 (n)0.755260
mismatch at (3, 25): (o)2.026846 (n)0.641906
mismatch at (3, 26): (o)2.098067 (n)1.619456
mismatch at (3, 27): (o)1.618767 (n)0.285814
mismatch at (3, 28): (o)1.735840 (n)1.678260
mismatch at (3, 29): (o)0.830094 (n)2.024744
mismatch at (3, 30): (o)1.710564 (n)1.252611
mismatch at (3, 31): (o)2.020771 (n)2.013369
mismatch at (3, 32): (o)2.140944 (n)-3.371939
mismatch at (3, 33): (o)1.454589 (n)-1.163664
mismatch at (3, 34): (o)1.389594 (n)-2.325622
mismatch at (3, 35): (o)1.695455 (n)-1.799243
mismatch at (3, 36): (o)1.370176 (n)-2.089239
mismatch at (3, 37): (o)1.296438 (n)-1.721312
mismatch at (3, 38): (o)2.803438 (n)-2.652642
mismatch at (3, 39): (o)1.193169 (n)-2.001825
mismatch at (3, 40): (o)1.842527 (n)-2.569063
mismatch at (3, 41): (o)1.224847 (n)-1.393229
mismatch at (3, 42): (o)1.828248 (n)-2.437734
mismatch at (3, 43): (o)2.473263 (n)-1.921803
mismatch at (3, 44): (o)2.320570 (n)-1.507290
mismatch at (3, 45): (o)1.093861 (n)-1.731464
mismatch at (3, 46): (o)1.540413 (n)-0.082771
mismatch at (3, 47): (o)0.958445 (n)-1.187275
mismatch at (3, 48): (o)2.483998 (n)-2.561005
mismatch at (3, 49): (o)1.698881 (n)-2.571232
mismatch at (3, 50): (o)3.000165 (n)-3.488551
mismatch at (3, 51): (o)1.197748 (n)-0.229785
mismatch at (3, 52): (o)0.797469 (n)-0.244450
mismatch at (3, 53): (o)0.991224 (n)-1.117738
mismatch at (3, 54): (o)2.542114 (n)-2.239541
mismatch at (3, 55): (o)2.370011 (n)-1.687389
mismatch at (3, 56): (o)1.396674 (n)-1.050611
mismatch at (3, 57): (o)1.747036 (n)-1.607395
mismatch at (3, 58): (o)1.266392 (n)-1.265508
mismatch at (3, 59): (o)1.135446 (n)-1.590562
mismatch at (3, 60): (o)1.851812 (n)-0.648032
mismatch at (3, 61): (o)2.976956 (n)-2.531424
mismatch at (3, 62): (o)3.156217 (n)-2.724018
mismatch at (3, 63): (o)1.099611 (n)-1.673332
mismatch at (4, 0): (o)0.297759 (n)0.742570
mismatch at (4, 1): (o)0.307265 (n)0.938415
mismatch at (4, 2): (o)0.139943 (n)-0.281881
mismatch at (4, 3): (o)0.813383 (n)1.478519
mismatch at (4, 4): (o)0.854454 (n)1.778124
mismatch at (4, 5): (o)0.715114 (n)1.867837
mismatch at (4, 6): (o)1.437411 (n)3.801318
mismatch at (4, 7): (o)1.590978 (n)2.881712
mismatch at (4, 8): (o)1.291577 (n)2.213607
mismatch at (4, 9): (o)1.578597 (n)2.842337
mismatch at (4, 10): (o)1.404771 (n)3.532787
mismatch at (4, 11): (o)1.140833 (n)3.168281
mismatch at (4, 12): (o)1.680583 (n)4.217399
mismatch at (4, 13): (o)1.314692 (n)4.558577
mismatch at (4, 14): (o)1.482294 (n)3.515645
mismatch at (4, 15): (o)1.435445 (n)3.952323
mismatch at (4, 16): (o)1.071273 (n)-0.419481
mismatch at (4, 17): (o)0.940496 (n)0.505392
mismatch at (4, 18): (o)1.273551 (n)-4.932650
mismatch at (4, 19): (o)1.851142 (n)10.602109
mismatch at (4, 20): (o)1.190836 (n)-72.560112
mismatch at (4, 21): (o)0.591375 (n)34.247456
mismatch at (4, 22): (o)1.519992 (n)99.401939
mismatch at (4, 23): (o)0.618716 (n)90.100510
mismatch at (4, 24): (o)1.187361 (n)41.676647
mismatch at (4, 25): (o)0.972804 (n)38.018188
mismatch at (4, 26): (o)1.093181 (n)94.256271
mismatch at (4, 27): (o)1.194747 (n)13.034813
mismatch at (4, 28): (o)0.810912 (n)106.809723
mismatch at (4, 29): (o)0.524035 (n)120.275139
mismatch at (4, 30): (o)1.152357 (n)75.323532
mismatch at (4, 31): (o)1.437381 (n)121.381973
mismatch at (4, 32): (o)1.249557 (n)-9.335751
mismatch at (4, 33): (o)0.661098 (n)-3.360842
mismatch at (4, 34): (o)1.717670 (n)-5.503438
mismatch at (4, 35): (o)1.570916 (n)-4.343825
mismatch at (4, 36): (o)0.894841 (n)-5.702665
mismatch at (4, 37): (o)1.203163 (n)-4.296413
mismatch at (4, 38): (o)1.620101 (n)-7.307731
mismatch at (4, 39): (o)0.653323 (n)-5.567470
mismatch at (4, 40): (o)1.371633 (n)-6.813986
mismatch at (4, 41): (o)1.468613 (n)-3.090739
mismatch at (4, 42): (o)1.384031 (n)-6.407935
mismatch at (4, 43): (o)1.510424 (n)-5.207894
mismatch at (4, 44): (o)1.241513 (n)-4.216939
mismatch at (4, 45): (o)0.720192 (n)-4.695391
mismatch at (4, 46): (o)0.870983 (n)-0.152544
mismatch at (4, 47): (o)1.298319 (n)-2.535180
mismatch at (4, 48): (o)1.660689 (n)-6.817865
mismatch at (4, 49): (o)1.253036 (n)-6.841500
mismatch at (4, 50): (o)2.149462 (n)-9.218096
mismatch at (4, 51): (o)0.776638 (n)-0.478537
mismatch at (4, 52): (o)0.892492 (n)-0.229398
mismatch at (4, 53): (o)1.113194 (n)-2.540553
mismatch at (4, 54): (o)1.395354 (n)-6.202255
mismatch at (4, 55): (o)1.079853 (n)-4.929739
mismatch at (4, 56): (o)1.421238 (n)-2.241092
mismatch at (4, 57): (o)1.055243 (n)-4.405080
mismatch at (4, 58): (o)1.260134 (n)-2.937630
mismatch at (4, 59): (o)1.340652 (n)-3.740825
mismatch at (4, 60): (o)1.456310 (n)-1.323035
mismatch at (4, 61): (o)1.412491 (n)-7.251398
mismatch at (4, 62): (o)1.778033 (n)-7.517186
mismatch at (4, 63): (o)1.272576 (n)-4.044993
mismatch at (5, 0): (o)0.110304 (n)-0.304551
mismatch at (5, 1): (o)0.219031 (n)-0.119665
mismatch at (5, 2): (o)0.325794 (n)-0.193447
mismatch at (5, 3): (o)1.043342 (n)19.999228
mismatch at (5, 4): (o)0.904379 (n)1.835543
mismatch at (5, 5): (o)0.960362 (n)0.797848
mismatch at (5, 6): (o)1.947531 (n)5.903481
mismatch at (5, 7): (o)2.307821 (n)5.865242
mismatch at (5, 8): (o)1.402305 (n)3.937653
mismatch at (5, 9): (o)1.574356 (n)2.824036
mismatch at (5, 10): (o)1.649835 (n)5.396446
mismatch at (5, 11): (o)1.393639 (n)3.498571
mismatch at (5, 12): (o)1.908278 (n)2.871231
mismatch at (5, 13): (o)1.606297 (n)5.916039
mismatch at (5, 14): (o)1.857323 (n)3.736015
mismatch at (5, 15): (o)2.253639 (n)6.330940
mismatch at (5, 16): (o)1.906851 (n)-39.082169
mismatch at (5, 17): (o)1.193672 (n)29.773582
mismatch at (5, 18): (o)1.383886 (n)-285.821655
mismatch at (5, 19): (o)2.275378 (n)755.784302
mismatch at (5, 20): (o)2.088928 (n)-5256.754395
mismatch at (5, 21): (o)0.783979 (n)61.134766
mismatch at (5, 22): (o)2.155637 (n)-947.572266
mismatch at (5, 23): (o)1.331088 (n)-1013.050293
mismatch at (5, 24): (o)1.873684 (n)-766.319092
mismatch at (5, 25): (o)1.228090 (n)-385.075928
mismatch at (5, 26): (o)1.536976 (n)-1019.752930
mismatch at (5, 27): (o)1.495556 (n)-645.014709
mismatch at (5, 28): (o)1.331205 (n)-85.042480
mismatch at (5, 29): (o)1.496781 (n)-1009.170898
mismatch at (5, 30): (o)1.558641 (n)-546.296875
mismatch at (5, 31): (o)1.754731 (n)-891.444824
mismatch at (5, 32): (o)1.625092 (n)-76.625885
mismatch at (5, 33): (o)0.691820 (n)-36.891994
mismatch at (5, 34): (o)2.727366 (n)-113.932014
mismatch at (5, 35): (o)1.962968 (n)-100.253548
mismatch at (5, 36): (o)1.124220 (n)-55.820560
mismatch at (5, 37): (o)1.856302 (n)-77.118896
mismatch at (5, 38): (o)2.604124 (n)-95.338593
mismatch at (5, 39): (o)1.015645 (n)-39.460152
mismatch at (5, 40): (o)2.306538 (n)-85.425438
mismatch at (5, 41): (o)2.492829 (n)-95.774246
mismatch at (5, 42): (o)2.257353 (n)-86.352310
mismatch at (5, 43): (o)2.548150 (n)-89.283768
mismatch at (5, 44): (o)1.432461 (n)-71.506165
mismatch at (5, 45): (o)1.533289 (n)-44.698479
mismatch at (5, 46): (o)1.596433 (n)-48.721577
mismatch at (5, 47): (o)2.272659 (n)-85.683144
mismatch at (5, 48): (o)1.726961 (n)-102.049454
mismatch at (5, 49): (o)2.300427 (n)-78.386253
mismatch at (5, 50): (o)2.575848 (n)-133.597916
mismatch at (5, 51): (o)1.610532 (n)-44.785652
mismatch at (5, 52): (o)1.237998 (n)-56.876045
mismatch at (5, 53): (o)1.998167 (n)-71.978813
mismatch at (5, 54): (o)1.941620 (n)-81.199738
mismatch at (5, 55): (o)2.139494 (n)-58.855042
mismatch at (5, 56): (o)2.145019 (n)-91.299164
mismatch at (5, 57): (o)2.104227 (n)-62.276199
mismatch at (5, 58): (o)1.568397 (n)-81.173332
mismatch at (5, 59): (o)1.796331 (n)-88.185608
mismatch at (5, 60): (o)2.214248 (n)-88.789314
mismatch at (5, 61): (o)2.154850 (n)-79.170822
mismatch at (5, 62): (o)2.578874 (n)-104.023224
mismatch at (5, 63): (o)1.464970 (n)-84.466728
mismatch at (6, 0): (o)0.483416 (n)-28.374325
mismatch at (6, 1): (o)0.641723 (n)-16.486988
mismatch at (6, 2): (o)0.472468 (n)-10.996199
mismatch at (6, 3): (o)1.477604 (n)1453.749268
mismatch at (6, 4): (o)1.078945 (n)123.049408
mismatch at (6, 5): (o)0.862752 (n)-337.072266
mismatch at (6, 6): (o)1.381211 (n)-1638.386719
mismatch at (6, 7): (o)2.375618 (n)-1594.668945
mismatch at (6, 8): (o)1.190898 (n)-950.145020
mismatch at (6, 9): (o)2.040560 (n)-619.801880
mismatch at (6, 10): (o)2.278693 (n)-1687.179688
mismatch at (6, 11): (o)1.522264 (n)-554.795532
mismatch at (6, 12): (o)1.974641 (n)-1092.650879
mismatch at (6, 13): (o)2.024258 (n)-1935.805176
mismatch at (6, 14): (o)1.665247 (n)-1131.181152
mismatch at (6, 15): (o)1.937018 (n)-1796.171875
mismatch at (6, 16): (o)1.840400 (n)-493.427734
mismatch at (6, 17): (o)1.479872 (n)281.026367
mismatch at (6, 18): (o)2.009382 (n)-3144.519531
mismatch at (6, 19): (o)2.461015 (n)8428.179688
mismatch at (6, 20): (o)1.213626 (n)-59908.750000
mismatch at (6, 21): (o)0.720266 (n)176045.609375
mismatch at (6, 22): (o)2.097283 (n)18165.468750
mismatch at (6, 23): (o)0.999379 (n)2809155.000000
mismatch at (6, 24): (o)2.340155 (n)6725142.000000
mismatch at (6, 25): (o)1.453193 (n)412744.968750
mismatch at (6, 26): (o)1.931969 (n)2209864.000000
mismatch at (6, 27): (o)2.025415 (n)9489933.000000
mismatch at (6, 28): (o)2.069574 (n)-17005566.000000
mismatch at (6, 29): (o)1.839505 (n)-2503054.000000
mismatch at (6, 30): (o)2.287398 (n)-3129655.000000
mismatch at (6, 31): (o)1.930625 (n)-4841509.500000
mismatch at (6, 32): (o)2.129439 (n)-5455.907227
mismatch at (6, 33): (o)1.219547 (n)-2631.644287
mismatch at (6, 34): (o)1.250540 (n)-8208.441406
mismatch at (6, 35): (o)2.082572 (n)-7217.106934
mismatch at (6, 36): (o)1.380567 (n)-3985.282471
mismatch at (6, 37): (o)1.277520 (n)-5547.446289
mismatch at (6, 38): (o)2.905447 (n)-6831.135254
mismatch at (6, 39): (o)1.035786 (n)-2804.470459
mismatch at (6, 40): (o)1.445412 (n)-6125.750977
mismatch at (6, 41): (o)1.671983 (n)-6914.545410
mismatch at (6, 42): (o)1.892203 (n)-6195.630859
mismatch at (6, 43): (o)2.867310 (n)-6413.932617
mismatch at (6, 44): (o)2.007856 (n)-5126.821289
mismatch at (6, 45): (o)1.504321 (n)-3196.995117
mismatch at (6, 46): (o)1.787084 (n)-3524.260742
mismatch at (6, 47): (o)1.682023 (n)-6189.630859
mismatch at (6, 48): (o)1.848551 (n)-7315.143555
mismatch at (6, 49): (o)1.293245 (n)-5617.896484
mismatch at (6, 50): (o)2.800576 (n)-9579.471680
mismatch at (6, 51): (o)1.180574 (n)-3240.806885
mismatch at (6, 52): (o)0.866099 (n)-4117.047852
mismatch at (6, 53): (o)1.178884 (n)-5195.611328
mismatch at (6, 54): (o)2.044313 (n)-5814.477051
mismatch at (6, 55): (o)2.999434 (n)-4211.860352
mismatch at (6, 56): (o)1.623141 (n)-6592.879395
mismatch at (6, 57): (o)2.127137 (n)-4470.201172
mismatch at (6, 58): (o)1.722975 (n)-5849.253418
mismatch at (6, 59): (o)1.053853 (n)-6353.530273
mismatch at (6, 60): (o)2.167989 (n)-6415.492188
mismatch at (6, 61): (o)2.803553 (n)-5655.823242
mismatch at (6, 62): (o)2.777658 (n)-7454.095215
mismatch at (6, 63): (o)1.312642 (n)-6077.857422
mismatch at (7, 0): (o)0.565369 (n)-358.236572
mismatch at (7, 1): (o)0.691596 (n)-237.408112
mismatch at (7, 2): (o)0.392847 (n)-151.699570
mismatch at (7, 3): (o)1.056093 (n)16156.764648
mismatch at (7, 4): (o)1.039408 (n)1248.051514
mismatch at (7, 5): (o)0.723187 (n)6001299.500000
mismatch at (7, 6): (o)1.866577 (n)208540.000000
mismatch at (7, 7): (o)3.234390 (n)198515.000000
mismatch at (7, 8): (o)1.834660 (n)110129.500000
mismatch at (7, 9): (o)2.311139 (n)81172.000000
mismatch at (7, 10): (o)2.330844 (n)205191.000000
mismatch at (7, 11): (o)2.315715 (n)59359.000000
mismatch at (7, 12): (o)2.832562 (n)166734.000000
mismatch at (7, 13): (o)1.666069 (n)243868.000000
mismatch at (7, 14): (o)1.875262 (n)147473.000000
mismatch at (7, 15): (o)3.035242 (n)238324.000000
mismatch at (7, 16): (o)2.213350 (n)15810924.000000
mismatch at (7, 17): (o)1.831275 (n)-10322376.000000
mismatch at (7, 18): (o)2.423001 (n)107203104.000000
mismatch at (7, 19): (o)2.643245 (n)-285531232.000000
mismatch at (7, 20): (o)1.917207 (n)2009352576.000000
mismatch at (7, 21): (o)0.979529 (n)-3206660608.000000
mismatch at (7, 22): (o)2.154742 (n)-157217024.000000
mismatch at (7, 23): (o)1.481024 (n)143360.000000
mismatch at (7, 24): (o)3.140565 (n)-840403124224.000000
mismatch at (7, 25): (o)2.354580 (n)119676690432.000000
mismatch at (7, 26): (o)2.209687 (n)112871309312.000000
mismatch at (7, 27): (o)1.976779 (n)-1406948737024.000000
mismatch at (7, 28): (o)1.763174 (n)3149825835008.000000
mismatch at (7, 29): (o)2.540235 (n)968511651840.000000
mismatch at (7, 30): (o)2.360303 (n)848503898112.000000
mismatch at (7, 31): (o)2.088680 (n)1336095801344.000000
mismatch at (7, 32): (o)2.316069 (n)261187.000000
mismatch at (7, 33): (o)1.286261 (n)113252.859375
mismatch at (7, 34): (o)2.538431 (n)407262.406250
mismatch at (7, 35): (o)1.940439 (n)299564.625000
mismatch at (7, 36): (o)1.744558 (n)176600.984375
mismatch at (7, 37): (o)2.366570 (n)285326.000000
mismatch at (7, 38): (o)2.771390 (n)431143.125000
mismatch at (7, 39): (o)1.341826 (n)164820.515625
mismatch at (7, 40): (o)2.563749 (n)360668.312500
mismatch at (7, 41): (o)3.104603 (n)388514.375000
mismatch at (7, 42): (o)1.878814 (n)359361.312500
mismatch at (7, 43): (o)3.453768 (n)425402.625000
mismatch at (7, 44): (o)2.589168 (n)228852.250000
mismatch at (7, 45): (o)2.121732 (n)259604.234375
mismatch at (7, 46): (o)1.944450 (n)271956.468750
mismatch at (7, 47): (o)2.333990 (n)358388.062500
mismatch at (7, 48): (o)1.714046 (n)252679.796875
mismatch at (7, 49): (o)2.022356 (n)362643.093750
mismatch at (7, 50): (o)2.863939 (n)392956.687500
mismatch at (7, 51): (o)1.325654 (n)266722.906250
mismatch at (7, 52): (o)1.376886 (n)185760.468750
mismatch at (7, 53): (o)2.146714 (n)312449.718750
mismatch at (7, 54): (o)2.028614 (n)310975.000000
mismatch at (7, 55): (o)2.643115 (n)381250.156250
mismatch at (7, 56): (o)2.848757 (n)330248.531250
mismatch at (7, 57): (o)3.285894 (n)356389.718750
mismatch at (7, 58): (o)1.912405 (n)239475.265625
mismatch at (7, 59): (o)1.488772 (n)261573.171875
mismatch at (7, 60): (o)3.002839 (n)354222.875000
mismatch at (7, 61): (o)2.937475 (n)363876.250000
mismatch at (7, 62): (o)2.703116 (n)417243.718750
mismatch at (7, 63): (o)2.127542 (n)211287.875000
mismatch at (8, 0): (o)0.230608 (n)11479001.000000
mismatch at (8, 1): (o)0.439786 (n)7201077.000000
mismatch at (8, 2): (o)0.548370 (n)4682114.500000
mismatch at (8, 3): (o)1.434888 (n)-548223808.000000
mismatch at (8, 4): (o)1.068957 (n)-44233512.000000
mismatch at (8, 5): (o)0.995080 (n)-108888768512.000000
mismatch at (8, 6): (o)1.770926 (n)-167177125888.000000
mismatch at (8, 7): (o)2.853769 (n)283443986432.000000
mismatch at (8, 8): (o)2.206090 (n)130844786688.000000
mismatch at (8, 9): (o)1.977931 (n)119641079808.000000
mismatch at (8, 10): (o)2.299694 (n)296543584256.000000
mismatch at (8, 11): (o)2.356219 (n)40569667584.000000
mismatch at (8, 12): (o)2.741440 (n)336997646336.000000
mismatch at (8, 13): (o)2.162116 (n)378663600128.000000
mismatch at (8, 14): (o)2.752359 (n)237221183488.000000
mismatch at (8, 15): (o)3.052096 (n)382274109440.000000
mismatch at (8, 16): (o)2.696985 (n)-2513700913152.000000
mismatch at (8, 17): (o)1.835086 (n)1648205234176.000000
mismatch at (8, 18): (o)2.758490 (n)-17078425747456.000000
mismatch at (8, 19): (o)2.445538 (n)45478586613760.000000
mismatch at (8, 20): (o)2.589309 (n)-319940536041472.000000
mismatch at (8, 21): (o)1.058916 (n)496688204611584.000000
mismatch at (8, 22): (o)2.281367 (n)22606359035904.000000
mismatch at (8, 23): (o)1.705769 (n)438196185858048.000000
mismatch at (8, 24): (o)2.615382 (n)0.000000
mismatch at (8, 25): (o)2.375207 (n)-600557613953390215168.000000
mismatch at (8, 26): (o)2.159938 (n)-1364235324935163084800.000000
mismatch at (8, 27): (o)1.746790 (n)775162101137800167424.000000
mismatch at (8, 28): (o)2.146138 (n)-3593545147243741315072.000000
mismatch at (8, 29): (o)2.582238 (n)-2299476045240498913280.000000
mismatch at (8, 30): (o)2.339331 (n)-1604040605356085215232.000000
mismatch at (8, 31): (o)2.432750 (n)-2563751493499250278400.000000
mismatch at (8, 32): (o)2.344543 (n)-3416707072.000000
mismatch at (8, 33): (o)1.990692 (n)-1383672832.000000
mismatch at (8, 34): (o)2.531886 (n)-5737692672.000000
mismatch at (8, 35): (o)2.932216 (n)-3812748032.000000
mismatch at (8, 36): (o)2.055598 (n)-2268450304.000000
mismatch at (8, 37): (o)2.489558 (n)-3986023168.000000
mismatch at (8, 38): (o)3.380357 (n)-6126834688.000000
mismatch at (8, 39): (o)1.567406 (n)-2321263104.000000
mismatch at (8, 40): (o)3.298474 (n)-5223352832.000000
mismatch at (8, 41): (o)3.209685 (n)-5551331840.000000
mismatch at (8, 42): (o)3.084690 (n)-5110308864.000000
mismatch at (8, 43): (o)3.337492 (n)-6102253056.000000
mismatch at (8, 44): (o)3.186901 (n)-2908360704.000000
mismatch at (8, 45): (o)2.281950 (n)-3892081920.000000
mismatch at (8, 46): (o)2.615980 (n)-4010124288.000000
mismatch at (8, 47): (o)2.670974 (n)-5129921536.000000
mismatch at (8, 48): (o)2.591957 (n)-2984868864.000000
mismatch at (8, 49): (o)2.686826 (n)-5374628864.000000
mismatch at (8, 50): (o)3.485860 (n)-4969778688.000000
mismatch at (8, 51): (o)1.932736 (n)-4069685248.000000
mismatch at (8, 52): (o)2.094589 (n)-2500552960.000000
mismatch at (8, 53): (o)2.669987 (n)-4557195776.000000
mismatch at (8, 54): (o)2.859233 (n)-4272436480.000000
mismatch at (8, 55): (o)3.561797 (n)-5664147968.000000
mismatch at (8, 56): (o)2.219872 (n)-4558452224.000000
mismatch at (8, 57): (o)3.523087 (n)-5318102016.000000
mismatch at (8, 58): (o)2.613197 (n)-3023854336.000000
mismatch at (8, 59): (o)1.899094 (n)-3452246784.000000
mismatch at (8, 60): (o)2.830471 (n)-4930649088.000000
mismatch at (8, 61): (o)3.101148 (n)-5129332736.000000
mismatch at (8, 62): (o)3.704971 (n)-5787354624.000000
mismatch at (8, 63): (o)2.153851 (n)-2542896896.000000
mismatch at (9, 0): (o)0.722140 (n)-1824990035968.000000
mismatch at (9, 1): (o)0.926160 (n)-1142674030592.000000
mismatch at (9, 2): (o)0.620302 (n)-743422230528.000000
mismatch at (9, 3): (o)1.791229 (n)87323890941952.000000
mismatch at (9, 4): (o)1.260241 (n)7055337324544.000000
mismatch at (9, 5): (o)0.905995 (n)16862044825321472.000000
mismatch at (9, 6): (o)2.039469 (n)27537206440624128.000000
mismatch at (9, 7): (o)3.661278 (n)1230982959898013204480.000000
mismatch at (9, 8): (o)2.035132 (n)-19984723346456576.000000
mismatch at (9, 9): (o)3.183936 (n)-26247541578268672.000000
mismatch at (9, 10): (o)3.088853 (n)-63472607248252928.000000
mismatch at (9, 11): (o)2.862871 (n)4222124650659840.000000
mismatch at (9, 12): (o)3.352077 (n)-99642141755572224.000000
mismatch at (9, 13): (o)3.345203 (n)-88383142687145984.000000
mismatch at (9, 14): (o)3.102863 (n)-57561632737329152.000000
mismatch at (9, 15): (o)3.540070 (n)-92886742314516480.000000
mismatch at (9, 16): (o)3.117539 (n)1886278660728603803648.000000
mismatch at (9, 17): (o)2.550831 (n)-1256389454245870436352.000000
mismatch at (9, 18): (o)3.712202 (n)12911369771708474982400.000000
mismatch at (9, 19): (o)3.133639 (n)-34356898707697454546944.000000
mismatch at (9, 20): (o)3.107446 (n)241415854341962646683648.000000
mismatch at (9, 21): (o)1.264360 (n)-336542398880757059682304.000000
mismatch at (9, 22): (o)2.593826 (n)-10379319960411215757312.000000
mismatch at (9, 23): (o)2.922790 (n)-1536706015060374197370880.000000
mismatch at (9, 24): (o)4.344273 (n)368261353954571749171396608.000000
mismatch at (9, 25): (o)3.900613 (n)0.000000
mismatch at (9, 26): (o)3.114342 (n)58549130390813258754456410551085957120.000000
mismatch at (9, 27): (o)3.451946 (n)inf
mismatch at (9, 28): (o)2.827525 (n)-inf
mismatch at (9, 29): (o)4.118096 (n)-inf
mismatch at (9, 30): (o)3.454810 (n)-194757700607506020305186995234706292736.000000
mismatch at (9, 31): (o)2.847758 (n)-inf
mismatch at (9, 32): (o)3.899829 (n)1531255162142720.000000
mismatch at (9, 33): (o)2.807403 (n)771432363589632.000000
mismatch at (9, 34): (o)3.137592 (n)1985067580653568.000000
mismatch at (9, 35): (o)2.728527 (n)1425123567468544.000000
mismatch at (9, 36): (o)2.740459 (n)1106745493553152.000000
mismatch at (9, 37): (o)3.121674 (n)1642882435907584.000000
mismatch at (9, 38): (o)3.836743 (n)2146835376373760.000000
mismatch at (9, 39): (o)2.650339 (n)941008275636224.000000
mismatch at (9, 40): (o)3.239358 (n)1919649323155456.000000
mismatch at (9, 41): (o)3.278940 (n)2205741926580224.000000
mismatch at (9, 42): (o)2.625923 (n)1601096027996160.000000
mismatch at (9, 43): (o)4.834542 (n)2442822242271232.000000
mismatch at (9, 44): (o)3.440576 (n)1572973387448320.000000
mismatch at (9, 45): (o)3.394014 (n)1524567629627392.000000
mismatch at (9, 46): (o)3.418617 (n)1464122004733952.000000
mismatch at (9, 47): (o)2.936856 (n)1803974982238208.000000
mismatch at (9, 48): (o)2.469450 (n)1197950801805312.000000
mismatch at (9, 49): (o)2.568560 (n)1706937846595584.000000
mismatch at (9, 50): (o)4.242277 (n)2003807194054656.000000
mismatch at (9, 51): (o)1.832828 (n)1203704581586944.000000
mismatch at (9, 52): (o)1.726284 (n)982244860624896.000000
mismatch at (9, 53): (o)2.943996 (n)1635749032099840.000000
mismatch at (9, 54): (o)2.998991 (n)1537357908017152.000000
mismatch at (9, 55): (o)4.932480 (n)2023177764995072.000000
mismatch at (9, 56): (o)3.448025 (n)1940485551685632.000000
mismatch at (9, 57): (o)4.177958 (n)2252355206643712.000000
mismatch at (9, 58): (o)3.336491 (n)1293577309126656.000000
mismatch at (9, 59): (o)2.220130 (n)1174596246044672.000000
mismatch at (9, 60): (o)3.672051 (n)2064994774548480.000000
mismatch at (9, 61): (o)4.456244 (n)2067280368238592.000000
mismatch at (9, 62): (o)4.822438 (n)2063528714305536.000000
mismatch at (9, 63): (o)2.161112 (n)1313704733835264.000000
mismatch at (10, 0): (o)0.130229 (n)1369470759501981286400.000000
mismatch at (10, 1): (o)0.335467 (n)851425564646482903040.000000
mismatch at (10, 2): (o)0.483336 (n)555205802755815899136.000000
mismatch at (10, 3): (o)1.157052 (n)-65981121247897549012992.000000
mismatch at (10, 4): (o)0.874266 (n)-5357347008731120926720.000000
mismatch at (10, 5): (o)0.834321 (n)-11413877931669105395367936.000000
mismatch at (10, 6): (o)0.924251 (n)-23305980785920103275298816.000000
mismatch at (10, 7): (o)2.282481 (n)-4316862539825408222770180915200.000000
mismatch at (10, 8): (o)1.236632 (n)-309488050915135016247115246590989697024.000000
mismatch at (10, 9): (o)1.835975 (n)0.000000
mismatch at (10, 10): (o)2.233986 (n)0.000000
mismatch at (10, 14): (o)2.946417 (n)0.000000
mismatch at (10, 32): (o)2.292254 (n)859532238220505323956862976.000000
mismatch at (10, 33): (o)2.108690 (n)730996137171636411516846080.000000
mismatch at (10, 34): (o)2.116291 (n)927949219741534090269032448.000000
mismatch at (10, 35): (o)2.374753 (n)1076495241956918701728989184.000000
mismatch at (10, 36): (o)2.165602 (n)754110424004828543559139328.000000
mismatch at (10, 37): (o)2.933502 (n)912793669958479502014152704.000000
mismatch at (10, 38): (o)3.375460 (n)1240011387283928973030981632.000000
mismatch at (10, 39): (o)2.386448 (n)574932513343892946486820864.000000
mismatch at (10, 40): (o)2.744032 (n)1210257969684656183685677056.000000
mismatch at (10, 41): (o)2.203928 (n)1176700833457384484797153280.000000
mismatch at (10, 42): (o)1.983964 (n)1132597103347362676544110592.000000
mismatch at (10, 43): (o)3.829703 (n)1223177257577143110417252352.000000
mismatch at (10, 44): (o)3.250005 (n)1169371130380160436719845376.000000
mismatch at (10, 45): (o)2.657405 (n)836713394440397724093251584.000000
mismatch at (10, 46): (o)2.404756 (n)959987451061776544677494784.000000
mismatch at (10, 47): (o)2.774098 (n)979538638596667234567847936.000000
mismatch at (10, 48): (o)1.896476 (n)951624877890377351386103808.000000
mismatch at (10, 49): (o)2.185453 (n)985823813237461552994451456.000000
mismatch at (10, 50): (o)2.956950 (n)1278858754563635391970148352.000000
mismatch at (10, 51): (o)1.411260 (n)709314424483208563253051392.000000
mismatch at (10, 52): (o)1.627773 (n)769007645583874903253188608.000000
mismatch at (10, 53): (o)2.263329 (n)979514067533561053445095424.000000
mismatch at (10, 54): (o)2.841098 (n)1049426268342228421173051392.000000
mismatch at (10, 55): (o)4.049264 (n)1307059694181664785451450368.000000
mismatch at (10, 56): (o)2.220897 (n)812685993775556969245966336.000000
mismatch at (10, 57): (o)2.876484 (n)1291848951740341658218135552.000000
mismatch at (10, 58): (o)3.081021 (n)959128423083752038277840896.000000
mismatch at (10, 59): (o)2.537026 (n)696756840348518933409562624.000000
mismatch at (10, 60): (o)2.877723 (n)1037272520328800440833540096.000000
mismatch at (10, 61): (o)3.662987 (n)1137031405474777273399771136.000000
mismatch at (10, 62): (o)3.664791 (n)1359697699756923875502325760.000000
mismatch at (10, 63): (o)2.115239 (n)789687700069100322864234496.000000
mismatch at (11, 0): (o)0.140664 (n)inf
mismatch at (32, 0): (o)0.124056 (n)0.090067
mismatch at (32, 1): (o)0.286240 (n)0.169731
mismatch at (32, 2): (o)0.371258 (n)0.226178
mismatch at (32, 3): (o)0.936968 (n)2.567705
mismatch at (32, 4): (o)1.005864 (n)0.846179
mismatch at (32, 5): (o)0.984031 (n)34.826015
mismatch at (32, 6): (o)0.888041 (n)-738.680725
mismatch at (32, 7): (o)2.069264 (n)5812077.000000
mismatch at (32, 8): (o)1.539946 (n)-1294161543168.000000
mismatch at (32, 9): (o)1.634595 (n)-981668469601386627072.000000
mismatch at (32, 10): (o)2.019197 (n)118222230792222478477126281979437776896.000000
mismatch at (33, 0): (o)0.533001 (n)0.386968
mismatch at (33, 1): (o)0.785070 (n)0.592111
mismatch at (33, 2): (o)0.696558 (n)0.587842
mismatch at (33, 3): (o)1.895000 (n)5.510980
mismatch at (33, 4): (o)1.506788 (n)1.912012
mismatch at (33, 5): (o)1.155013 (n)41.632900
mismatch at (33, 6): (o)1.901937 (n)-1677.965820
mismatch at (33, 7): (o)3.377985 (n)9487470.000000
mismatch at (33, 8): (o)2.542088 (n)-2136356028416.000000
mismatch at (33, 9): (o)3.118229 (n)-1872676101004084641792.000000
mismatch at (33, 10): (o)3.121891 (n)182784000380399860322080159385258033152.000000
mismatch at (34, 0): (o)0.326582 (n)0.237104
mismatch at (34, 1): (o)0.597804 (n)0.398805
mismatch at (34, 2): (o)0.722208 (n)0.467249
mismatch at (34, 3): (o)1.842432 (n)5.121978
mismatch at (34, 4): (o)1.192164 (n)1.672938
mismatch at (34, 5): (o)0.988606 (n)35.665085
mismatch at (34, 6): (o)1.948929 (n)-1739.922607
mismatch at (34, 7): (o)3.369064 (n)9462346.000000
mismatch at (34, 8): (o)1.905817 (n)-1601631944704.000000
mismatch at (34, 9): (o)2.460741 (n)-1477816811224888770560.000000
mismatch at (34, 10): (o)2.796342 (n)163723382848862562872801066569460350976.000000
mismatch at (35, 0): (o)0.267008 (n)0.193852
mismatch at (35, 1): (o)0.480327 (n)0.323458
mismatch at (35, 2): (o)0.583607 (n)0.375811
mismatch at (35, 3): (o)1.650216 (n)4.482622
mismatch at (35, 4): (o)1.145923 (n)1.457502
mismatch at (35, 5): (o)0.977138 (n)35.103920
mismatch at (35, 6): (o)1.515321 (n)-1331.029785
mismatch at (35, 7): (o)3.165421 (n)8890719.000000
mismatch at (35, 8): (o)2.089927 (n)-1756359950336.000000
mismatch at (35, 9): (o)2.460697 (n)-1477790211839589613568.000000
mismatch at (35, 10): (o)2.917862 (n)170838269596137135992487946795333189632.000000
mismatch at (36, 0): (o)0.058976 (n)0.042818
mismatch at (36, 1): (o)0.231154 (n)0.110005
mismatch at (36, 2): (o)0.458459 (n)0.199059
mismatch at (36, 3): (o)1.145036 (n)2.975711
mismatch at (36, 4): (o)0.862220 (n)0.908348
mismatch at (36, 5): (o)0.738600 (n)26.428699
mismatch at (36, 6): (o)1.658276 (n)-1492.541504
mismatch at (36, 7): (o)2.953660 (n)8295681.000000
mismatch at (36, 8): (o)1.541132 (n)-1295152185344.000000
mismatch at (36, 9): (o)2.835885 (n)-1703112338071353294848.000000
mismatch at (36, 10): (o)2.634849 (n)154268118998627425328730124991319769088.000000
mismatch at (37, 0): (o)0.332195 (n)0.241179
mismatch at (37, 1): (o)0.451116 (n)0.357263
mismatch at (37, 2): (o)0.420317 (n)0.340081
mismatch at (37, 3): (o)1.547175 (n)4.171064
mismatch at (37, 4): (o)0.995358 (n)1.389240
mismatch at (37, 5): (o)0.852166 (n)30.680410
mismatch at (37, 6): (o)1.605811 (n)-1429.836182
mismatch at (37, 7): (o)2.194031 (n)6161830.000000
mismatch at (37, 8): (o)1.371568 (n)-1152655163392.000000
mismatch at (37, 9): (o)2.162787 (n)-1298878242717832314880.000000
mismatch at (37, 10): (o)2.293257 (n)134268202795935415370447611021215399936.000000
mismatch at (38, 0): (o)0.435270 (n)0.316013
mismatch at (38, 1): (o)0.629958 (n)0.480100
mismatch at (38, 2): (o)0.563530 (n)0.472235
mismatch at (38, 3): (o)1.491670 (n)4.367045
mismatch at (38, 4): (o)0.833844 (n)1.499125
mismatch at (38, 5): (o)0.567524 (n)20.887434
mismatch at (38, 6): (o)1.628112 (n)-1479.469849
mismatch at (38, 7): (o)2.766087 (n)7768776.000000
mismatch at (38, 8): (o)1.644415 (n)-1381952913408.000000
mismatch at (38, 9): (o)2.175393 (n)-1306448934428930473984.000000
mismatch at (38, 10): (o)2.394697 (n)140207419670534319414010388826294321152.000000
mismatch at (39, 0): (o)0.079963 (n)0.058054
mismatch at (39, 1): (o)0.197361 (n)0.113369
mismatch at (39, 2): (o)0.320494 (n)0.162700
mismatch at (39, 3): (o)0.926761 (n)2.405414
mismatch at (39, 4): (o)0.570599 (n)0.744002
mismatch at (39, 5): (o)0.601355 (n)21.448078
mismatch at (39, 6): (o)1.133467 (n)-1010.135742
mismatch at (39, 7): (o)1.889840 (n)5307763.500000
mismatch at (39, 8): (o)1.471175 (n)-1236367310848.000000
mismatch at (39, 9): (o)1.402814 (n)-842470649368665915392.000000
mismatch at (39, 10): (o)1.673444 (n)97978692426576206479546525600511426560.000000
mismatch at (40, 0): (o)0.035155 (n)0.025523
mismatch at (40, 1): (o)0.172433 (n)0.076255
mismatch at (40, 2): (o)0.390429 (n)0.153527
mismatch at (40, 3): (o)1.243377 (n)3.075280
mismatch at (40, 4): (o)0.822043 (n)0.917106
mismatch at (40, 5): (o)0.875018 (n)31.105923
mismatch at (40, 6): (o)1.495026 (n)-1324.141357
mismatch at (40, 7): (o)2.947263 (n)8277888.500000
mismatch at (40, 8): (o)1.488905 (n)-1251260628992.000000
mismatch at (40, 9): (o)1.986976 (n)-1193293601253944721408.000000
mismatch at (40, 10): (o)2.696704 (n)157889664927817052992948450391945641984.000000
mismatch at (41, 0): (o)0.699082 (n)0.507545
mismatch at (41, 1): (o)0.645072 (n)0.658019
mismatch at (41, 2): (o)0.124368 (n)0.437711
mismatch at (41, 3): (o)1.308479 (n)3.868083
mismatch at (41, 4): (o)1.054646 (n)1.496536
mismatch at (41, 5): (o)0.818371 (n)29.511402
mismatch at (41, 6): (o)2.205524 (n)-2001.957153
mismatch at (41, 7): (o)2.746971 (n)7714513.000000
mismatch at (41, 8): (o)2.092060 (n)-1758155374592.000000
mismatch at (41, 9): (o)2.654955 (n)-1594453426911831916544.000000
mismatch at (41, 10): (o)2.686090 (n)157268232179970769462829130559793397760.000000
mismatch at (42, 0): (o)0.311307 (n)0.226014
mismatch at (42, 1): (o)0.288255 (n)0.293329
mismatch at (42, 2): (o)0.046296 (n)0.194610
mismatch at (42, 3): (o)0.566655 (n)1.683860
mismatch at (42, 4): (o)0.714988 (n)0.671041
mismatch at (42, 5): (o)0.710509 (n)25.117548
mismatch at (42, 6): (o)1.556503 (n)-1400.982178
mismatch at (42, 7): (o)2.331403 (n)6547763.000000
mismatch at (42, 8): (o)1.688448 (n)-1418961223680.000000
mismatch at (42, 9): (o)2.162099 (n)-1298464896714532716544.000000
mismatch at (42, 10): (o)1.926592 (n)112800286350950304810220642897531764736.000000
mismatch at (43, 0): (o)0.379750 (n)0.275705
mismatch at (43, 1): (o)0.565529 (n)0.423772
mismatch at (43, 2): (o)0.552805 (n)0.428797
mismatch at (43, 3): (o)1.442836 (n)4.164038
mismatch at (43, 4): (o)1.063666 (n)1.423605
mismatch at (43, 5): (o)0.707547 (n)25.756168
mismatch at (43, 6): (o)1.994491 (n)-1812.553833
mismatch at (43, 7): (o)3.247993 (n)9122166.000000
mismatch at (43, 8): (o)2.277107 (n)-1913666011136.000000
mismatch at (43, 9): (o)2.324215 (n)-1395824980096423297024.000000
mismatch at (43, 10): (o)2.660042 (n)155743147095848191234476476867469639680.000000
mismatch at (44, 0): (o)0.652005 (n)0.473367
mismatch at (44, 1): (o)0.740374 (n)0.656486
mismatch at (44, 2): (o)0.330719 (n)0.521098
mismatch at (44, 3): (o)1.206327 (n)3.841278
mismatch at (44, 4): (o)1.093415 (n)1.484068
mismatch at (44, 5): (o)0.797357 (n)28.796385
mismatch at (44, 6): (o)1.451876 (n)-1290.023071
mismatch at (44, 7): (o)2.540997 (n)7136662.000000
mismatch at (44, 8): (o)1.548772 (n)-1301575761920.000000
mismatch at (44, 9): (o)2.605703 (n)-1564874910459169341440.000000
mismatch at (44, 10): (o)2.497361 (n)146218314580672528460851396217418022912.000000
mismatch at (45, 0): (o)0.304594 (n)0.221140
mismatch at (45, 1): (o)0.378077 (n)0.316616
mismatch at (45, 2): (o)0.248725 (n)0.274306
mismatch at (45, 3): (o)0.817817 (n)2.425151
mismatch at (45, 4): (o)0.715752 (n)0.879159
mismatch at (45, 5): (o)0.579071 (n)20.778820
mismatch at (45, 6): (o)1.257869 (n)-1130.140259
mismatch at (45, 7): (o)1.961478 (n)5508877.500000
mismatch at (45, 8): (o)1.357018 (n)-1140428898304.000000
mismatch at (45, 9): (o)2.158195 (n)-1296120491633509662720.000000
mismatch at (45, 10): (o)1.735688 (n)101623025642955536795486155737957138432.000000
mismatch at (46, 0): (o)0.453082 (n)0.328945
mismatch at (46, 1): (o)0.615272 (n)0.487270
mismatch at (46, 2): (o)0.457171 (n)0.451611
mismatch at (46, 3): (o)1.168267 (n)3.608044
mismatch at (46, 4): (o)1.088067 (n)1.315391
mismatch at (46, 5): (o)0.850757 (n)30.553509
mismatch at (46, 6): (o)1.904525 (n)-1713.861572
mismatch at (46, 7): (o)3.120657 (n)8764562.000000
mismatch at (46, 8): (o)2.301950 (n)-1934544994304.000000
mismatch at (46, 9): (o)2.938961 (n)-1765015440849467604992.000000
mismatch at (46, 10): (o)2.466060 (n)144385667037320176302190006406593118208.000000
mismatch at (47, 0): (o)0.454298 (n)0.329828
mismatch at (47, 1): (o)0.640982 (n)0.495996
mismatch at (47, 2): (o)0.539233 (n)0.476984
mismatch at (47, 3): (o)1.530283 (n)4.455897
mismatch at (47, 4): (o)1.197317 (n)1.555494
mismatch at (47, 5): (o)0.975317 (n)35.071659
mismatch at (47, 6): (o)1.903787 (n)-1699.427124
mismatch at (47, 7): (o)2.853303 (n)8013537.500000
mismatch at (47, 8): (o)1.847198 (n)-1552371810304.000000
mismatch at (47, 9): (o)2.660038 (n)-1597506023034258980864.000000
mismatch at (47, 10): (o)2.403548 (n)140725645377112421419177453070277672960.000000
mismatch at (48, 0): (o)0.006084 (n)0.004417
mismatch at (48, 1): (o)0.137559 (n)0.046410
mismatch at (48, 2): (o)0.331317 (n)0.124410
mismatch at (48, 3): (o)0.901558 (n)2.260611
mismatch at (48, 4): (o)0.804749 (n)0.678713
mismatch at (48, 5): (o)0.901093 (n)31.802181
mismatch at (48, 6): (o)1.535823 (n)-1361.353882
mismatch at (48, 7): (o)2.199725 (n)6177897.500000
mismatch at (48, 8): (o)1.328118 (n)-1116139683840.000000
mismatch at (48, 9): (o)1.746330 (n)-1048771822574230306816.000000
mismatch at (48, 10): (o)1.841781 (n)107834675843350690076183393022309826560.000000

FAILED
GPGPU-Sim: *** exit detected ***
