Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Sep 12 15:41:27 2023
| Host         : lxy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_RISCV_control_sets_placed.rpt
| Design       : CPU_RISCV
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             131 |           35 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+--------------------------------+------------------+----------------+--------------+
|    Clock Signal    | Enable Signal |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+---------------+--------------------------------+------------------+----------------+--------------+
|  FPGADigit/div/clk |               |                                |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG     |               |                                |                5 |              5 |         1.00 |
|  CLK_IBUF_BUFG     |               | FPGADigit/div/clear            |                4 |             13 |         3.25 |
|  CLK_IBUF_BUFG     |               | divider4/counter[0]_i_1__3_n_0 |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG     |               | divider3/counter[0]_i_1__2_n_0 |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG     |               | divider2/counter[0]_i_1__1_n_0 |                6 |             23 |         3.83 |
|  CLK_IBUF_BUFG     |               | divider1/counter[0]_i_1__0_n_0 |                7 |             26 |         3.71 |
|  mux4_2/CLK_N_BUFG |               | RST_IBUF                       |                8 |             30 |         3.75 |
+--------------------+---------------+--------------------------------+------------------+----------------+--------------+


