# Design and implementation of a compact RISC-V based Machine Learning accelerator on Low End FPGA
This repo is a placeholder for the paper published in Conference XX 2023 including also the instructions to deploy a model and run inference on the implemented RISC-V cpu.

# Citation
If you use this work in academic research, please cite it using the following BibTeX:
> Galetakis, M.; 
```
```

![](https://img.shields.io/github/last-commit/ECSAlab/fomo-object-detection?style=plastic)

# Steps to reproduce our work
...
## Step 1: Intro
...
## Step x: Outro
