<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="csr_8h" kind="file" language="C++">
    <compoundname>csr.h</compoundname>
    <includes refid="globals_8h" local="yes">globals.h</includes>
    <includedby refid="libsteel_8h" local="yes">include/libsteel.h</includedby>
    <incdepgraph>
      <node id="3">
        <label>stdbool.h</label>
      </node>
      <node id="1">
        <label>include/csr.h</label>
        <link refid="csr_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
      </node>
      <node id="4">
        <label>stdint.h</label>
      </node>
      <node id="2">
        <label>globals.h</label>
        <link refid="globals_8h_source"/>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="4" relation="include">
        </childnode>
      </node>
    </incdepgraph>
    <invincdepgraph>
      <node id="1">
        <label>include/csr.h</label>
        <link refid="csr_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
      </node>
      <node id="2">
        <label>include/libsteel.h</label>
        <link refid="libsteel_8h_source"/>
      </node>
    </invincdepgraph>
      <sectiondef kind="define">
      <memberdef kind="define" id="csr_8h_1a51da92996bc910f5ac5b654c8c376945" prot="public" static="no">
        <name>CSR_MARCHID</name>
        <initializer>0xF12</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="18" column="9" bodyfile="include/csr.h" bodystart="18" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a509d84168ac957db68248983ecfcc7ee" prot="public" static="no">
        <name>CSR_MIMPID</name>
        <initializer>0xF13</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="21" column="9" bodyfile="include/csr.h" bodystart="21" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a9e9434c8a5b1f157f1a7b800c26321bb" prot="public" static="no">
        <name>CSR_CYCLE</name>
        <initializer>0xC00</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="24" column="9" bodyfile="include/csr.h" bodystart="24" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a4bbdf33e8b20f4cb020869e7394e388a" prot="public" static="no">
        <name>CSR_TIME</name>
        <initializer>0xC01</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="27" column="9" bodyfile="include/csr.h" bodystart="27" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a053f87dc2e911eb74a904232a0db20f5" prot="public" static="no">
        <name>CSR_INSTRET</name>
        <initializer>0xC02</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="30" column="9" bodyfile="include/csr.h" bodystart="30" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1af68e1fabef0868e0d41d8e69ba55cce9" prot="public" static="no">
        <name>CSR_CYCLEH</name>
        <initializer>0xC80</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="33" column="9" bodyfile="include/csr.h" bodystart="33" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a2e2ce9bac3d1ad2128a4eb9438a1022d" prot="public" static="no">
        <name>CSR_TIMEH</name>
        <initializer>0xC81</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="36" column="9" bodyfile="include/csr.h" bodystart="36" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1af1e2e4353b163d307d974806a0031407" prot="public" static="no">
        <name>CSR_INSTRETH</name>
        <initializer>0xC82</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="39" column="9" bodyfile="include/csr.h" bodystart="39" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a7086e667c65affe87d2c32115193d736" prot="public" static="no">
        <name>CSR_MSTATUS</name>
        <initializer>0x300</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="42" column="9" bodyfile="include/csr.h" bodystart="42" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a0e7112dbb93ee382a823f37862ac3a45" prot="public" static="no">
        <name>CSR_MSTATUSH</name>
        <initializer>0x310</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="45" column="9" bodyfile="include/csr.h" bodystart="45" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1aaa62902f21282250fd975372f9e5e24e" prot="public" static="no">
        <name>CSR_MISA</name>
        <initializer>0x301</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="48" column="9" bodyfile="include/csr.h" bodystart="48" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1ae75a38ea833c5507d942fad1c98132e1" prot="public" static="no">
        <name>CSR_MIE</name>
        <initializer>0x304</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="51" column="9" bodyfile="include/csr.h" bodystart="51" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a22f5cd17199a966b4b840dd56d151216" prot="public" static="no">
        <name>CSR_MTVEC</name>
        <initializer>0x305</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="54" column="9" bodyfile="include/csr.h" bodystart="54" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a26cdef6612f10a48ccfc34739ce70237" prot="public" static="no">
        <name>CSR_MSCRATCH</name>
        <initializer>0x340</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="57" column="9" bodyfile="include/csr.h" bodystart="57" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a53d62065ed74fd3583cca895e6157c5f" prot="public" static="no">
        <name>CSR_MEPC</name>
        <initializer>0x341</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="60" column="9" bodyfile="include/csr.h" bodystart="60" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a2f9201d1d05c9fa66480065eda0b9e7f" prot="public" static="no">
        <name>CSR_MCAUSE</name>
        <initializer>0x342</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="63" column="9" bodyfile="include/csr.h" bodystart="63" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a7e69e2d5c3618dc9274a39e57d54de8d" prot="public" static="no">
        <name>CSR_MTVAL</name>
        <initializer>0x343</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="66" column="9" bodyfile="include/csr.h" bodystart="66" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a38c553936313dfc3d00ff68083f7c7fa" prot="public" static="no">
        <name>CSR_MIP</name>
        <initializer>0x344</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="69" column="9" bodyfile="include/csr.h" bodystart="69" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a5a7abfd3679706088142a50995c1bdb8" prot="public" static="no">
        <name>CSR_MCYCLE</name>
        <initializer>0xB00</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="72" column="9" bodyfile="include/csr.h" bodystart="72" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a204b84adcbccada25ecd7aff3c5a31f5" prot="public" static="no">
        <name>CSR_MINSTRET</name>
        <initializer>0xB02</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="75" column="9" bodyfile="include/csr.h" bodystart="75" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1ae3368bea588a2fcdf2e7d24707ef4dda" prot="public" static="no">
        <name>CSR_MCYCLEH</name>
        <initializer>0xB80</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="78" column="9" bodyfile="include/csr.h" bodystart="78" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1aa59d1f570770dc3be6cd493cbb5a12e4" prot="public" static="no">
        <name>CSR_MINSTRETH</name>
        <initializer>0xB82</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="81" column="9" bodyfile="include/csr.h" bodystart="81" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a7ca7c33f5bd1807ae310a880b384b558" prot="public" static="no">
        <name>MSTATUS_MIE_OFFSET</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="84" column="9" bodyfile="include/csr.h" bodystart="84" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a10a4d6a51d4219dcc02064473a664b5f" prot="public" static="no">
        <name>MSTATUS_MPIE_OFFSET</name>
        <initializer>7U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="87" column="9" bodyfile="include/csr.h" bodystart="87" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a292f1f43d7a9b6e5dde99a33a87a72f8" prot="public" static="no">
        <name>MSTATUS_MIE_MASK</name>
        <initializer>(1U &lt;&lt; MSTATUS_MIE_OFFSET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="90" column="9" bodyfile="include/csr.h" bodystart="90" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a2cfa917119818e4697de094c86cc7391" prot="public" static="no">
        <name>MSTATUS_MPIE_MASK</name>
        <initializer>(1U &lt;&lt; MSTATUS_MPIE_OFFSET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="93" column="9" bodyfile="include/csr.h" bodystart="93" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a5addfd9ea376bdc7b9c1c8b359676115" prot="public" static="no">
        <name>MTVEC_MODE_MASK</name>
        <initializer>(0x0000_0003)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="96" column="9" bodyfile="include/csr.h" bodystart="96" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a2b2cd190ccdb1e83e1509058b246cf72" prot="public" static="no">
        <name>MTVEC_BASE_MASK</name>
        <initializer>(0xffff_fffc)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="99" column="9" bodyfile="include/csr.h" bodystart="99" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a106df27db2314d18faafcd43406fc6b7" prot="public" static="no">
        <name>MIP_MIE_OFFSET_MSI</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="103" column="9" bodyfile="include/csr.h" bodystart="103" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1ab2a2435d8987708288e6353e99c2c905" prot="public" static="no">
        <name>MIP_MIE_OFFSET_MTI</name>
        <initializer>7U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="107" column="9" bodyfile="include/csr.h" bodystart="107" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a5a9ff257d274ceb7629764535501237b" prot="public" static="no">
        <name>MIP_MIE_OFFSET_MEI</name>
        <initializer>11U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="111" column="9" bodyfile="include/csr.h" bodystart="111" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a04c588856ef8af8afacc6fe232d06712" prot="public" static="no">
        <name>MIP_MIE_OFFSET_SSI</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="115" column="9" bodyfile="include/csr.h" bodystart="115" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1adcacfaed9f36d3381546c38716846e50" prot="public" static="no">
        <name>MIP_MIE_OFFSET_STI</name>
        <initializer>5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="119" column="9" bodyfile="include/csr.h" bodystart="119" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a4f678383a3492e504ba71da2873c4bb4" prot="public" static="no">
        <name>MIP_MIE_OFFSET_SEI</name>
        <initializer>9U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="123" column="9" bodyfile="include/csr.h" bodystart="123" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a557d57d6bfe5e08ddf0cdd31d5bc6940" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F0I</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="127" column="9" bodyfile="include/csr.h" bodystart="127" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1ad147556665e9fac4452a17270196c84c" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F1I</name>
        <initializer>17U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="131" column="9" bodyfile="include/csr.h" bodystart="131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1ad6d31d8acc334b5b0246246ba1761b78" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F2I</name>
        <initializer>18U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="135" column="9" bodyfile="include/csr.h" bodystart="135" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1af5076908e8df5aa90fed39db34bbf0a7" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F3I</name>
        <initializer>19U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="139" column="9" bodyfile="include/csr.h" bodystart="139" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a4740b052b344a9230832b0b8207c9363" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F4I</name>
        <initializer>20U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="143" column="9" bodyfile="include/csr.h" bodystart="143" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1aab245ce7c0fc9e6c432a98a5f592bab6" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F5I</name>
        <initializer>21U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="147" column="9" bodyfile="include/csr.h" bodystart="147" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a1837b9b0ab96f40b77d639d897c9219e" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F6I</name>
        <initializer>22U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="151" column="9" bodyfile="include/csr.h" bodystart="151" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a8fef373b2229137c116ebdd0423bedab" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F7I</name>
        <initializer>23U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="155" column="9" bodyfile="include/csr.h" bodystart="155" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a3610a9b9c13fe4e10a73d94e8ab8351b" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F8I</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="159" column="9" bodyfile="include/csr.h" bodystart="159" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a0ed1ba8c3ce1162659a94e6e65964cc2" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F9I</name>
        <initializer>25U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="163" column="9" bodyfile="include/csr.h" bodystart="163" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1ac14f45323bf5456c0e8ff5087862ae21" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F10I</name>
        <initializer>26U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="167" column="9" bodyfile="include/csr.h" bodystart="167" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a3df9d38ce7efcea5591014ffc8d6737a" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F11I</name>
        <initializer>27U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="171" column="9" bodyfile="include/csr.h" bodystart="171" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1adeb7972551bb54459db2562d9e38aae0" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F12I</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="175" column="9" bodyfile="include/csr.h" bodystart="175" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a615606a11a1851c63d5b59d44aca3ca3" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F13I</name>
        <initializer>29U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="179" column="9" bodyfile="include/csr.h" bodystart="179" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1abafe2081f75f807cbbd213cc8381c29b" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F14I</name>
        <initializer>30U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="183" column="9" bodyfile="include/csr.h" bodystart="183" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1ab0330b3eff14116efe010abe48a674b3" prot="public" static="no">
        <name>MIP_MIE_OFFSET_F15I</name>
        <initializer>31U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="187" column="9" bodyfile="include/csr.h" bodystart="187" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1ac7596b9e34839132a34e85aad36ca274" prot="public" static="no">
        <name>MIP_MIE_MASK_MSI</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_MSI)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="191" column="9" bodyfile="include/csr.h" bodystart="191" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a9787210ed45ae6b658126a6654257fa0" prot="public" static="no">
        <name>MIP_MIE_MASK_MTI</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_MTI)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="195" column="9" bodyfile="include/csr.h" bodystart="195" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a745f1bd1165b7bff11d7c585c70df1a6" prot="public" static="no">
        <name>MIP_MIE_MASK_MEI</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_MEI)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="199" column="9" bodyfile="include/csr.h" bodystart="199" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a599e2e33aa4537978967a860ffc61609" prot="public" static="no">
        <name>MIP_MIE_MASK_SSI</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_SSI)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="203" column="9" bodyfile="include/csr.h" bodystart="203" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1ac2c2ea5415a1b602880ca7d57997d6e3" prot="public" static="no">
        <name>MIP_MIE_MASK_STI</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_STI)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="207" column="9" bodyfile="include/csr.h" bodystart="207" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a9f4606cd418a651d4f3e361f5663f239" prot="public" static="no">
        <name>MIP_MIE_MASK_SEI</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_SEI)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="211" column="9" bodyfile="include/csr.h" bodystart="211" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1add573cf43f2d7050203c58ab85504f6c" prot="public" static="no">
        <name>MIP_MIE_MASK_F0I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F0I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="215" column="9" bodyfile="include/csr.h" bodystart="215" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1adcf8ea47d3c9f461a94431eefdf767b5" prot="public" static="no">
        <name>MIP_MIE_MASK_F1I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F1I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="219" column="9" bodyfile="include/csr.h" bodystart="219" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1ab48ece123f6f7a0ec84026d4646641e9" prot="public" static="no">
        <name>MIP_MIE_MASK_F2I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F2I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="223" column="9" bodyfile="include/csr.h" bodystart="223" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a93eae18e7d40f71f6eedd1e0ad5ea28f" prot="public" static="no">
        <name>MIP_MIE_MASK_F3I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F3I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="227" column="9" bodyfile="include/csr.h" bodystart="227" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a51a2cf1fd85097f49ad00a35c59ca1e1" prot="public" static="no">
        <name>MIP_MIE_MASK_F4I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F4I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="231" column="9" bodyfile="include/csr.h" bodystart="231" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a60a379130e82ef0f23fbb52755dfe358" prot="public" static="no">
        <name>MIP_MIE_MASK_F5I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F5I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="235" column="9" bodyfile="include/csr.h" bodystart="235" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a74316b99cd3831f257db69fb7b6dad41" prot="public" static="no">
        <name>MIP_MIE_MASK_F6I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F6I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="239" column="9" bodyfile="include/csr.h" bodystart="239" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a174120479f101f6243a3f4787a0f857f" prot="public" static="no">
        <name>MIP_MIE_MASK_F7I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F7I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="243" column="9" bodyfile="include/csr.h" bodystart="243" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1ad40f3283d3ce718d9e2796e813009ae2" prot="public" static="no">
        <name>MIP_MIE_MASK_F8I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F8I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="247" column="9" bodyfile="include/csr.h" bodystart="247" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a13d90a7e434dc7e92d5491108800ae09" prot="public" static="no">
        <name>MIP_MIE_MASK_F9I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F9I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="251" column="9" bodyfile="include/csr.h" bodystart="251" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1afcb1bda76a9e108d2414c8da485af3d7" prot="public" static="no">
        <name>MIP_MIE_MASK_F10I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F10I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="255" column="9" bodyfile="include/csr.h" bodystart="255" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1aa44437b264ba1f232c003b138c8ea0d5" prot="public" static="no">
        <name>MIP_MIE_MASK_F11I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F11I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="259" column="9" bodyfile="include/csr.h" bodystart="259" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a17122ee6d31534727f3dad6d703a1ded" prot="public" static="no">
        <name>MIP_MIE_MASK_F12I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F12I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="263" column="9" bodyfile="include/csr.h" bodystart="263" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a847405f81019ef266828de003b037cb0" prot="public" static="no">
        <name>MIP_MIE_MASK_F13I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F13I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="267" column="9" bodyfile="include/csr.h" bodystart="267" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a25fe1ded7338afc390aded0203af1e34" prot="public" static="no">
        <name>MIP_MIE_MASK_F14I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F14I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="271" column="9" bodyfile="include/csr.h" bodystart="271" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1ae808e37dbbf861e635ad81541d266210" prot="public" static="no">
        <name>MIP_MIE_MASK_F15I</name>
        <initializer>(1U &lt;&lt; MIP_MIE_OFFSET_F15I)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="275" column="9" bodyfile="include/csr.h" bodystart="275" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1af38f58389ebdd5730f76bc1f152075cf" prot="public" static="no">
        <name>MIP_MIE_MASK_ALL</name>
        <initializer>0xFFFFFFFF</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="278" column="9" bodyfile="include/csr.h" bodystart="278" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1ac6e4a1db6688b6f19ac8bb1ddeb73ae1" prot="public" static="no">
        <name>MCAUSE_IRQ_OFFSET</name>
        <initializer>(__riscv_xlen - 1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="281" column="9" bodyfile="include/csr.h" bodystart="281" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a26cdabc1b71cfcb53b4a9094601bb94f" prot="public" static="no">
        <name>MCAUSE_IRQ_MASK</name>
        <initializer>(1U &lt;&lt; MCAUSE_INTER_OFFSET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="284" column="9" bodyfile="include/csr.h" bodystart="284" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a4cac9bacdb0ca32bd838f25c6a1440b2" prot="public" static="no">
        <name>MCAUSE_EXCP_CODE_MASK</name>
        <initializer>(0x7FFFFFFF)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="287" column="9" bodyfile="include/csr.h" bodystart="287" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1afc0de38a79b655c4ba044aec02e1969b" prot="public" static="no">
        <name>MCAUSE_EXCP_INSTRUCTION_ADDRESS_MISALIGNED</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="290" column="9" bodyfile="include/csr.h" bodystart="290" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a84cc6c48587a03dce9fbd32310caba9b" prot="public" static="no">
        <name>MCAUSE_EXCP_INSTRUCTION_ACCESS_FAULT</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="293" column="9" bodyfile="include/csr.h" bodystart="293" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a96666a116203fed683e05d2677f05d48" prot="public" static="no">
        <name>MCAUSE_EXCP_ILLEGAL_INSTRUCTION</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="296" column="9" bodyfile="include/csr.h" bodystart="296" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1afc8e284c498a123b5f1bf21b50c1faa9" prot="public" static="no">
        <name>MCAUSE_EXCP_BREAKPOINT</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="299" column="9" bodyfile="include/csr.h" bodystart="299" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a420d944f199f04d3c8517773e50bbbd8" prot="public" static="no">
        <name>MCAUSE_EXCP_LOAD_ADDRESS_MISALIGNED</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="302" column="9" bodyfile="include/csr.h" bodystart="302" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a72b6611ed35dbb4cc9890d8d76137e20" prot="public" static="no">
        <name>MCAUSE_EXCP_LOAD_ACCESS_FAULT</name>
        <initializer>5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="305" column="9" bodyfile="include/csr.h" bodystart="305" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1acf098359095ba310fafd11b0fdb8a39c" prot="public" static="no">
        <name>MCAUSE_EXCP_STORE_AMO_ADDRESS_MISALIGNED</name>
        <initializer>6U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="308" column="9" bodyfile="include/csr.h" bodystart="308" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a9fb392da010526f7f9cc7088d04ac237" prot="public" static="no">
        <name>MCAUSE_EXCP_STORE_AMO_ACCESS_FAULT</name>
        <initializer>7U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="311" column="9" bodyfile="include/csr.h" bodystart="311" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1acd01f6fbadfdaab7480fbb6fcff56d7a" prot="public" static="no">
        <name>MCAUSE_EXCP_ENVIRONMENT_CALL_FROM_U_MODE</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="314" column="9" bodyfile="include/csr.h" bodystart="314" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a8c17a1079dca1e0b5be5e47727c06cd8" prot="public" static="no">
        <name>MCAUSE_EXCP_ENVIRONMENT_CALL_FROM_S_MODE</name>
        <initializer>9U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="317" column="9" bodyfile="include/csr.h" bodystart="317" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a15f95c50f7c95a5344b2ef47507bf856" prot="public" static="no">
        <name>MCAUSE_EXCP_ENVIRONMENT_CALL_FROM_M_MODE</name>
        <initializer>11U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="320" column="9" bodyfile="include/csr.h" bodystart="320" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a98535a15844baa991db4eacb5615714f" prot="public" static="no">
        <name>MCAUSE_EXCP_INSTRUCTION_PAGE_FAULT</name>
        <initializer>12U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="323" column="9" bodyfile="include/csr.h" bodystart="323" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1adc0338db84636cc8893396a36b112906" prot="public" static="no">
        <name>MCAUSE_EXCP_LOAD_PAGE_FAULT</name>
        <initializer>13U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="326" column="9" bodyfile="include/csr.h" bodystart="326" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1aee26983ea8df550d871c7996b8cd477b" prot="public" static="no">
        <name>MCAUSE_EXCP_STORE_AMO_PAGE_FAULT</name>
        <initializer>15U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="329" column="9" bodyfile="include/csr.h" bodystart="329" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a91c5cdad3893e04c5e54b65282a32b7b" prot="public" static="no">
        <name>MCAUSE_IRQ_SSI</name>
        <initializer>0x80000001</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="332" column="9" bodyfile="include/csr.h" bodystart="332" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1af99d085441beb62c33dc5578966973fe" prot="public" static="no">
        <name>MCAUSE_IRQ_MSI</name>
        <initializer>0x80000003</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="335" column="9" bodyfile="include/csr.h" bodystart="335" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a0cc9b4cc4a76c449aa527973a5b96b44" prot="public" static="no">
        <name>MCAUSE_IRQ_STI</name>
        <initializer>0x00000005</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="338" column="9" bodyfile="include/csr.h" bodystart="338" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a3dc7b612180efccaf8a6da999fcd6702" prot="public" static="no">
        <name>MCAUSE_IRQ_MTI</name>
        <initializer>0x00000007</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="341" column="9" bodyfile="include/csr.h" bodystart="341" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1ad94be4c734f3fff12cd23e2514754ba5" prot="public" static="no">
        <name>MCAUSE_IRQ_SEI</name>
        <initializer>0x80000009</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="344" column="9" bodyfile="include/csr.h" bodystart="344" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a4556cd54431018b2d368b6efa976fc5a" prot="public" static="no">
        <name>MCAUSE_IRQ_MEI</name>
        <initializer>0x8000000B</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="347" column="9" bodyfile="include/csr.h" bodystart="347" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1ab378e1b90b1afccfbea80d3658ac177e" prot="public" static="no">
        <name>CSR_READ</name>
        <param><defname>csr_address</defname></param>
        <param><defname>uint32_var</defname></param>
        <initializer>  asm volatile(&quot;csrr %0, %1&quot; : &quot;=r&quot;(uint32_var) : &quot;I&quot;(csr_address))</initializer>
        <briefdescription>
<para>Read the value of a Control and Status Register. </para>
        </briefdescription>
        <detaileddescription>
<para>Example usage: <programlisting><codeline><highlight class="normal">uint32_t<sp/>mstatus_value;</highlight></codeline>
<codeline><highlight class="normal">CSR_READ(CSR_MSTATUS,<sp/>mstatus_value);</highlight></codeline>
</programlisting></para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>uint32_var</parametername>
</parameternamelist>
<parameterdescription>
<para>The name of an uint32_t variable where the read value will be saved </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>csr_address</parametername>
</parameternamelist>
<parameterdescription>
<para>The 12-bit address of the CSR to be read. <computeroutput>rvsteel_csr.h</computeroutput> provides named macros with the addresses of all CSRs implemented in RISC-V Steel. The macro names are in the form <computeroutput>CSR_&lt;csr_name&gt;</computeroutput>. Example: CSR_MSTATUS. </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="364" column="9" bodyfile="include/csr.h" bodystart="364" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a0ff1bca6b15ddc7924ede9265f89ef52" prot="public" static="no">
        <name>CSR_WRITE</name>
        <param><defname>csr_address</defname></param>
        <param><defname>uint32_value</defname></param>
        <initializer>  asm volatile(&quot;csrw %0, %1&quot; : : &quot;I&quot;(csr_address), &quot;r&quot;(uint32_value))</initializer>
        <briefdescription>
<para>Write a value to a Control and Status Register. </para>
        </briefdescription>
        <detaileddescription>
<para>Example usage: <programlisting><codeline><highlight class="normal">CSR_WRITE(CSR_MSTATUS,<sp/>0x00000004);</highlight></codeline>
</programlisting></para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>uint32_value</parametername>
</parameternamelist>
<parameterdescription>
<para>The value to be written to the CSR </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>csr_address</parametername>
</parameternamelist>
<parameterdescription>
<para>The 12-bit address of the CSR to be written. <computeroutput>rvsteel_csr.h</computeroutput> provides named macros with the addresses of all CSRs implemented in RISC-V Steel. The macro names are in the form <computeroutput>CSR_&lt;csr_name&gt;</computeroutput>. Example: CSR_MSTATUS. </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="381" column="9" bodyfile="include/csr.h" bodystart="381" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a69b7ff11260dc0aeeeb0d683b58b48ea" prot="public" static="no">
        <name>CSR_READ_WRITE</name>
        <param><defname>csr_address</defname></param>
        <param><defname>uint32_var</defname></param>
        <param><defname>uint32_value</defname></param>
        <initializer>  asm volatile(&quot;csrrw %0, %1, %2&quot; : &quot;=r&quot;(uint32_var) : &quot;I&quot;(csr_address), &quot;r&quot;(uint32_value))</initializer>
        <briefdescription>
<para>Atomic read/write a value to a Control and Status Register. </para>
        </briefdescription>
        <detaileddescription>
<para>Example usage: <programlisting><codeline><highlight class="normal">uint32_var<sp/>mstatus_value;</highlight></codeline>
<codeline><highlight class="normal">CSR_READ_WRITE(CSR_MSTATUS,<sp/>mstatus_value,<sp/>0x00000004);</highlight></codeline>
</programlisting></para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>uint32_var</parametername>
</parameternamelist>
<parameterdescription>
<para>The name of an uint32_t variable where the read value will be saved </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>uint32_value</parametername>
</parameternamelist>
<parameterdescription>
<para>The value to be written to the CSR </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>csr_address</parametername>
</parameternamelist>
<parameterdescription>
<para>The 12-bit address of the CSR to be read/written. <computeroutput>rvsteel_csr.h</computeroutput> provides named macros with the addresses of all CSRs implemented in RISC-V Steel. The macro names are in the form <computeroutput>CSR_&lt;csr_name&gt;</computeroutput>. Example: CSR_MSTATUS. </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="400" column="9" bodyfile="include/csr.h" bodystart="400" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a51b2dd114119d5048707f0a0506bdf9b" prot="public" static="no">
        <name>CSR_SET</name>
        <param><defname>csr_address</defname></param>
        <param><defname>bit_mask</defname></param>
        <initializer>  asm volatile(&quot;csrrs zero, %0, %1&quot; : : &quot;I&quot;(csr_address), &quot;r&quot;(bit_mask))</initializer>
        <briefdescription>
<para>Set specific bits in a Control and Status Register based on the bit mask provided. </para>
        </briefdescription>
        <detaileddescription>
<para>Example usage: <programlisting><codeline><highlight class="normal">CSR_SET(CSR_MSTATUS,<sp/>0x00000004);</highlight></codeline>
</programlisting></para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>bit_mask</parametername>
</parameternamelist>
<parameterdescription>
<para>A 32-bit mask indicating which bits must be set to 1. </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>csr_address</parametername>
</parameternamelist>
<parameterdescription>
<para>The 12-bit address of the CSR to be affected. <computeroutput>rvsteel_csr.h</computeroutput> provides named macros with the addresses of all CSRs implemented in RISC-V Steel. The macro names are in the form <computeroutput>CSR_&lt;csr_name&gt;</computeroutput>. Example: CSR_MSTATUS. </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="417" column="9" bodyfile="include/csr.h" bodystart="417" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a38bbdcfe00d72d47b1741af436f2e0c1" prot="public" static="no">
        <name>CSR_CLEAR</name>
        <param><defname>csr_address</defname></param>
        <param><defname>bit_mask</defname></param>
        <initializer>  asm volatile(&quot;csrrc zero, %0, %1&quot; : : &quot;I&quot;(csr_address), &quot;r&quot;(bit_mask))</initializer>
        <briefdescription>
<para>Clear specific bits in a Control and Status Register based on the bit mask provided. </para>
        </briefdescription>
        <detaileddescription>
<para>Example usage: <programlisting><codeline><highlight class="normal">CSR_CLEAR(CSR_MSTATUS,<sp/>0x00000004);</highlight></codeline>
</programlisting></para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>bit_mask</parametername>
</parameternamelist>
<parameterdescription>
<para>A 32-bit mask indicating which bits must be cleared to 0. </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>csr_address</parametername>
</parameternamelist>
<parameterdescription>
<para>The 12-bit address of the CSR to be affected. <computeroutput>rvsteel_csr.h</computeroutput> provides named macros with the addresses of all CSRs implemented in RISC-V Steel. The macro names are in the form <computeroutput>CSR_&lt;csr_name&gt;</computeroutput>. Example: CSR_MSTATUS. </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="434" column="9" bodyfile="include/csr.h" bodystart="434" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1a42b5a136bb5652dbdf632f46614a637a" prot="public" static="no">
        <name>CSR_READ_SET</name>
        <param><defname>csr_address</defname></param>
        <param><defname>uint32_var</defname></param>
        <param><defname>bit_mask</defname></param>
        <initializer>  asm volatile(&quot;csrrs %0, %1, %2&quot; : &quot;=r&quot;(uint32_var) : &quot;I&quot;(csr_address), &quot;r&quot;(bit_mask))</initializer>
        <briefdescription>
<para>Atomic read/set bits in a Control and Status Register. The bits are set based on the bit mask provided. </para>
        </briefdescription>
        <detaileddescription>
<para>Example usage: <programlisting><codeline><highlight class="normal">uint32_var<sp/>mstatus_value;</highlight></codeline>
<codeline><highlight class="normal">CSR_READ_SET(CSR_MSTATUS,<sp/>mstatus_value,<sp/>0x00000004);</highlight></codeline>
</programlisting></para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>uint32_var</parametername>
</parameternamelist>
<parameterdescription>
<para>The name of an uint32_t variable where the read value will be saved </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>bit_mask</parametername>
</parameternamelist>
<parameterdescription>
<para>A 32-bit mask indicating which bits must be set to 1. </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>csr_address</parametername>
</parameternamelist>
<parameterdescription>
<para>The 12-bit address of the CSR to be read/written. <computeroutput>rvsteel_csr.h</computeroutput> provides named macros with the addresses of all CSRs implemented in RISC-V Steel. The macro names are in the form <computeroutput>CSR_&lt;csr_name&gt;</computeroutput>. Example: CSR_MSTATUS. </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="454" column="9" bodyfile="include/csr.h" bodystart="454" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="csr_8h_1abe7a97ebfb12aeeb77bdff216c3fb8ab" prot="public" static="no">
        <name>CSR_READ_CLEAR</name>
        <param><defname>csr_address</defname></param>
        <param><defname>uint32_var</defname></param>
        <param><defname>bit_mask</defname></param>
        <initializer>  asm volatile(&quot;csrrc %0, %1, %2&quot; : &quot;=r&quot;(uint32_var) : &quot;I&quot;(csr_address), &quot;r&quot;(bit_mask))</initializer>
        <briefdescription>
<para>Atomic read/clear bits in a Control and Status Register. The bits are cleared based on the bit mask provided. </para>
        </briefdescription>
        <detaileddescription>
<para>Example usage: <programlisting><codeline><highlight class="normal">uint32_var<sp/>mstatus_value;</highlight></codeline>
<codeline><highlight class="normal">CSR_READ_CLEAR(CSR_MSTATUS,<sp/>mstatus_value,<sp/>0x00000004);</highlight></codeline>
</programlisting></para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>uint32_var</parametername>
</parameternamelist>
<parameterdescription>
<para>The name of an uint32_t variable where the read value will be saved </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>bit_mask</parametername>
</parameternamelist>
<parameterdescription>
<para>A 32-bit mask indicating which bits must be cleared to 0. </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>csr_address</parametername>
</parameternamelist>
<parameterdescription>
<para>The 12-bit address of the CSR to be read/written. <computeroutput>rvsteel_csr.h</computeroutput> provides named macros with the addresses of all CSRs implemented in RISC-V Steel. The macro names are in the form <computeroutput>CSR_&lt;csr_name&gt;</computeroutput>. Example: CSR_MSTATUS. </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="474" column="9" bodyfile="include/csr.h" bodystart="474" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="func">
      <memberdef kind="function" id="csr_8h_1aac68d0f6b2717a962a1f972f75e022f3" prot="public" static="no" const="no" explicit="no" inline="yes" virt="non-virtual">
        <type>void</type>
        <definition>void csr_global_enable_irq</definition>
        <argsstring>()</argsstring>
        <name>csr_global_enable_irq</name>
        <briefdescription>
<para>Globally enable interrupt requests by setting the global Machine Interrupt Enable (MIE) bit in the Machine Status (MSTATUS) CSR. Note that an interrupt only causes a trap if it is also enabled in the Machine Interrupt Enable (CSR). </para>
        </briefdescription>
        <detaileddescription>
<para>Function <computeroutput>csr_enable_irq(uint32_t mask)</computeroutput> can be used to enable specific interrupt types. For example, to enable Machine External Interrupts, do:</para>
<para><programlisting><codeline><highlight class="normal">csr_global_enable_irq();</highlight></codeline>
<codeline><highlight class="normal">CSR_SET(CSR_MIE,<sp/>MIP_MIE_MASK_MEI);</highlight></codeline>
</programlisting></para>
<para>To enable all interrupts, regardless of its type, do: <programlisting><codeline><highlight class="normal">csr_global_enable_irq();</highlight></codeline>
<codeline><highlight class="normal">CSR_SET(CSR_MIE,<sp/>MIP_MIE_MASK_ALL);</highlight></codeline>
</programlisting> </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="497" column="13" bodyfile="include/csr.h" bodystart="497" bodyend="500"/>
      </memberdef>
      <memberdef kind="function" id="csr_8h_1a2ecc1299961b47b0d0cb41d9400350c1" prot="public" static="no" const="no" explicit="no" inline="yes" virt="non-virtual">
        <type>void</type>
        <definition>void csr_global_disable_irq</definition>
        <argsstring>()</argsstring>
        <name>csr_global_disable_irq</name>
        <briefdescription>
<para>Globally disable all interrupt requests by clearing the global Machine Interrupt Enable (MIE) bit in the Machine Status (MSTATUS) CSR. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="507" column="13" bodyfile="include/csr.h" bodystart="507" bodyend="510"/>
      </memberdef>
      <memberdef kind="function" id="csr_8h_1aa4ad673522be37e6a782b19e656f3ad7" prot="public" static="no" const="no" explicit="no" inline="yes" virt="non-virtual">
        <type>void</type>
        <definition>void csr_enable_vectored_mode_irq</definition>
        <argsstring>()</argsstring>
        <name>csr_enable_vectored_mode_irq</name>
        <briefdescription>
<para>Enable vectored mode for interrupt requests. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="516" column="13" bodyfile="include/csr.h" bodystart="516" bodyend="519"/>
      </memberdef>
      <memberdef kind="function" id="csr_8h_1a1052add46d9a167bf61600db101fc7fa" prot="public" static="no" const="no" explicit="no" inline="yes" virt="non-virtual">
        <type>void</type>
        <definition>void csr_enable_direct_mode_irq</definition>
        <argsstring>()</argsstring>
        <name>csr_enable_direct_mode_irq</name>
        <briefdescription>
<para>Enable direct mode for interrupt requests. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/csr.h" line="525" column="13" bodyfile="include/csr.h" bodystart="525" bodyend="528"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">//<sp/>----------------------------------------------------------------------------</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Copyright<sp/>(c)<sp/>2020-2024<sp/>RISC-V<sp/>Steel<sp/>contributors</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3"><highlight class="normal"></highlight><highlight class="comment">//</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="4"><highlight class="normal"></highlight><highlight class="comment">//<sp/>This<sp/>work<sp/>is<sp/>licensed<sp/>under<sp/>the<sp/>MIT<sp/>License,<sp/>see<sp/>LICENSE<sp/>file<sp/>for<sp/>details.</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="5"><highlight class="normal"></highlight><highlight class="comment">//<sp/>SPDX-License-Identifier:<sp/>MIT</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="6"><highlight class="normal"></highlight><highlight class="comment">//<sp/>----------------------------------------------------------------------------</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="7"><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>__LIBSTEEL_CSR__</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__LIBSTEEL_CSR__</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="10"><highlight class="normal"></highlight></codeline>
<codeline lineno="11"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;globals.h&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="12"><highlight class="normal"></highlight></codeline>
<codeline lineno="13"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>__riscv_xlen<sp/>!=<sp/>32</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="14"><highlight class="normal"></highlight><highlight class="preprocessor">#error<sp/>&quot;Unsupported<sp/>XLEN&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="15"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="16"><highlight class="normal"></highlight></codeline>
<codeline lineno="17"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>Machine<sp/>Architecture<sp/>ID<sp/>CSR<sp/>(MARCHID)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="18"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MARCHID<sp/>0xF12</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="19"><highlight class="normal"></highlight></codeline>
<codeline lineno="20"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>Machine<sp/>Implementation<sp/>ID<sp/>CSR<sp/>(MIMPID)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="21"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MIMPID<sp/>0xF13</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="22"><highlight class="normal"></highlight></codeline>
<codeline lineno="23"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>32<sp/>lowest<sp/>bits<sp/>of<sp/>the<sp/>U-mode<sp/>Cycle<sp/>CSR<sp/>(CYCLE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_CYCLE<sp/>0xC00</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="25"><highlight class="normal"></highlight></codeline>
<codeline lineno="26"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>32<sp/>lowest<sp/>bits<sp/>of<sp/>the<sp/>U-mode<sp/>Time<sp/>CSR<sp/>(TIME)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="27"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_TIME<sp/>0xC01</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="28"><highlight class="normal"></highlight></codeline>
<codeline lineno="29"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>32<sp/>lowest<sp/>bits<sp/>of<sp/>the<sp/>U-mode<sp/>Instruction<sp/>Retired<sp/>Counter<sp/>CSR<sp/>(INSTRET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_INSTRET<sp/>0xC02</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="31"><highlight class="normal"></highlight></codeline>
<codeline lineno="32"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>32<sp/>highest<sp/>bits<sp/>of<sp/>the<sp/>U-mode<sp/>Cycle<sp/>CSR<sp/>(CYCLEH)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="33"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_CYCLEH<sp/>0xC80</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="34"><highlight class="normal"></highlight></codeline>
<codeline lineno="35"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>32<sp/>highest<sp/>bits<sp/>of<sp/>the<sp/>U-mode<sp/>Time<sp/>CSR<sp/>(TIMEH)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="36"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_TIMEH<sp/>0xC81</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="37"><highlight class="normal"></highlight></codeline>
<codeline lineno="38"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>32<sp/>highest<sp/>bits<sp/>of<sp/>the<sp/>U-mode<sp/>Instruction<sp/>Retired<sp/>Counter<sp/>CSR<sp/>(INSTRETH)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="39"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_INSTRETH<sp/>0xC82</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="40"><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>32<sp/>lowest<sp/>bits<sp/>of<sp/>the<sp/>Machine<sp/>Status<sp/>CSR<sp/>(MSTATUS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MSTATUS<sp/>0x300</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43"><highlight class="normal"></highlight></codeline>
<codeline lineno="44"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>32<sp/>highest<sp/>bits<sp/>of<sp/>the<sp/>Machine<sp/>Status<sp/>CSR<sp/>(MSTATUSH)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MSTATUSH<sp/>0x310</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="46"><highlight class="normal"></highlight></codeline>
<codeline lineno="47"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>Machine<sp/>Instruction<sp/>Set<sp/>Architecture<sp/>CSR<sp/>(MISA)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MISA<sp/>0x301</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49"><highlight class="normal"></highlight></codeline>
<codeline lineno="50"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>CSR<sp/>(MIE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="51"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MIE<sp/>0x304</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="52"><highlight class="normal"></highlight></codeline>
<codeline lineno="53"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>Machine<sp/>Trap-Vector<sp/>CSR<sp/>(MTVEC)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="54"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MTVEC<sp/>0x305</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="55"><highlight class="normal"></highlight></codeline>
<codeline lineno="56"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>Machine<sp/>Scratch<sp/>CSR<sp/>(MSCRATCH)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="57"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MSCRATCH<sp/>0x340</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="58"><highlight class="normal"></highlight></codeline>
<codeline lineno="59"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>Machine<sp/>Exception<sp/>Program<sp/>Counter<sp/>CSR<sp/>(MEPC)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="60"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MEPC<sp/>0x341</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="61"><highlight class="normal"></highlight></codeline>
<codeline lineno="62"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>Machine<sp/>Trap<sp/>Cause<sp/>CSR<sp/>(MCAUSE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="63"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MCAUSE<sp/>0x342</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="64"><highlight class="normal"></highlight></codeline>
<codeline lineno="65"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>Machine<sp/>Trap<sp/>Value<sp/>CSR<sp/>(MTVAL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="66"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MTVAL<sp/>0x343</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="67"><highlight class="normal"></highlight></codeline>
<codeline lineno="68"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>CSR<sp/>(MIP)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="69"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MIP<sp/>0x344</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="70"><highlight class="normal"></highlight></codeline>
<codeline lineno="71"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>32<sp/>lowest<sp/>bits<sp/>of<sp/>the<sp/>M-mode<sp/>Cycle<sp/>CSR<sp/>(MCYCLE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="72"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MCYCLE<sp/>0xB00</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="73"><highlight class="normal"></highlight></codeline>
<codeline lineno="74"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>32<sp/>lowest<sp/>bits<sp/>of<sp/>the<sp/>M-mode<sp/>Instruction<sp/>Retired<sp/>Counter<sp/>CSR<sp/>(MINSTRET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="75"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MINSTRET<sp/>0xB02</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="76"><highlight class="normal"></highlight></codeline>
<codeline lineno="77"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>32<sp/>highest<sp/>bits<sp/>of<sp/>the<sp/>M-mode<sp/>Cycle<sp/>CSR<sp/>(MCYCLEH)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="78"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MCYCLEH<sp/>0xB80</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="79"><highlight class="normal"></highlight></codeline>
<codeline lineno="80"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Address<sp/>of<sp/>the<sp/>32<sp/>highest<sp/>bits<sp/>of<sp/>the<sp/>M-mode<sp/>Instruction<sp/>Retired<sp/>Counter<sp/>CSR<sp/>(MINSTRET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="81"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_MINSTRETH<sp/>0xB82</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="82"><highlight class="normal"></highlight></codeline>
<codeline lineno="83"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>bit<sp/>in<sp/>the<sp/>MSTATUS<sp/>CSR</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="84"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MSTATUS_MIE_OFFSET<sp/>3U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="85"><highlight class="normal"></highlight></codeline>
<codeline lineno="86"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>the<sp/>Machine<sp/>Prior<sp/>Interrupt<sp/>Enable<sp/>(MPIE)<sp/>bit<sp/>in<sp/>the<sp/>MSTATUS<sp/>CSR</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="87"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MSTATUS_MPIE_OFFSET<sp/>7U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="88"><highlight class="normal"></highlight></codeline>
<codeline lineno="89"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>bit<sp/>in<sp/>the<sp/>MSTATUS<sp/>CSR</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="90"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MSTATUS_MIE_MASK<sp/>(1U<sp/>&lt;&lt;<sp/>MSTATUS_MIE_OFFSET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="91"><highlight class="normal"></highlight></codeline>
<codeline lineno="92"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>the<sp/>Machine<sp/>Priot<sp/>Interrupt<sp/>Enable<sp/>(MPIE)<sp/>bit<sp/>in<sp/>the<sp/>MSTATUS<sp/>CSR</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="93"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MSTATUS_MPIE_MASK<sp/>(1U<sp/>&lt;&lt;<sp/>MSTATUS_MPIE_OFFSET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="94"><highlight class="normal"></highlight></codeline>
<codeline lineno="95"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>the<sp/>MODE<sp/>field<sp/>of<sp/>the<sp/>MTVEC<sp/>CSR</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="96"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MTVEC_MODE_MASK<sp/>(0x0000_0003)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="97"><highlight class="normal"></highlight></codeline>
<codeline lineno="98"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>the<sp/>base<sp/>field<sp/>of<sp/>the<sp/>MTVEC<sp/>CSR</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="99"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MTVEC_BASE_MASK<sp/>(0xffff_fffc)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="100"><highlight class="normal"></highlight></codeline>
<codeline lineno="101"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>the<sp/>Machine<sp/>Software<sp/>Interrupt<sp/>(MSI)<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="102"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="103"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_MSI<sp/>3U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="104"><highlight class="normal"></highlight></codeline>
<codeline lineno="105"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>the<sp/>Machine<sp/>Timer<sp/>Interrupt<sp/>(MTI)<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="106"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="107"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_MTI<sp/>7U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="108"><highlight class="normal"></highlight></codeline>
<codeline lineno="109"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>the<sp/>Machine<sp/>External<sp/>Interrupt<sp/>(MEI)<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="110"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="111"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_MEI<sp/>11U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="112"><highlight class="normal"></highlight></codeline>
<codeline lineno="113"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>the<sp/>Supervisor<sp/>Software<sp/>Interrupt<sp/>(SSI)<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="114"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="115"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_SSI<sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="116"><highlight class="normal"></highlight></codeline>
<codeline lineno="117"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>the<sp/>Supervisor<sp/>Timer<sp/>Interrupt<sp/>(STI)<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="118"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="119"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_STI<sp/>5U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="120"><highlight class="normal"></highlight></codeline>
<codeline lineno="121"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>the<sp/>Supervisor<sp/>External<sp/>Interrupt<sp/>(SEI)<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="122"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="123"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_SEI<sp/>9U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="124"><highlight class="normal"></highlight></codeline>
<codeline lineno="125"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>0<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="126"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="127"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F0I<sp/>16U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="128"><highlight class="normal"></highlight></codeline>
<codeline lineno="129"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>1<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="130"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="131"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F1I<sp/>17U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="132"><highlight class="normal"></highlight></codeline>
<codeline lineno="133"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>2<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="134"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="135"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F2I<sp/>18U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="136"><highlight class="normal"></highlight></codeline>
<codeline lineno="137"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>3<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="138"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="139"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F3I<sp/>19U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="140"><highlight class="normal"></highlight></codeline>
<codeline lineno="141"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>4<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="142"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="143"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F4I<sp/>20U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="144"><highlight class="normal"></highlight></codeline>
<codeline lineno="145"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>5<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="146"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="147"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F5I<sp/>21U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="148"><highlight class="normal"></highlight></codeline>
<codeline lineno="149"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>6<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="150"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="151"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F6I<sp/>22U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="152"><highlight class="normal"></highlight></codeline>
<codeline lineno="153"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>7<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="154"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="155"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F7I<sp/>23U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="156"><highlight class="normal"></highlight></codeline>
<codeline lineno="157"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>8<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="158"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="159"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F8I<sp/>24U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="160"><highlight class="normal"></highlight></codeline>
<codeline lineno="161"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>9<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="162"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="163"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F9I<sp/>25U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="164"><highlight class="normal"></highlight></codeline>
<codeline lineno="165"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>10<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="166"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="167"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F10I<sp/>26U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="168"><highlight class="normal"></highlight></codeline>
<codeline lineno="169"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>11<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="170"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="171"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F11I<sp/>27U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="172"><highlight class="normal"></highlight></codeline>
<codeline lineno="173"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>12<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="174"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="175"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F12I<sp/>28U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="176"><highlight class="normal"></highlight></codeline>
<codeline lineno="177"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>13<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="178"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="179"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F13I<sp/>29U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="180"><highlight class="normal"></highlight></codeline>
<codeline lineno="181"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>14<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="182"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="183"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F14I<sp/>30U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="184"><highlight class="normal"></highlight></codeline>
<codeline lineno="185"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>15<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="186"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="187"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_OFFSET_F15I<sp/>31U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="188"><highlight class="normal"></highlight></codeline>
<codeline lineno="189"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>the<sp/>Machine<sp/>Software<sp/>Interrupt<sp/>(MSI)<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="190"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="191"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_MSI<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_MSI)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="192"><highlight class="normal"></highlight></codeline>
<codeline lineno="193"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>the<sp/>Machine<sp/>Timer<sp/>Interrupt<sp/>(MTI)<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="194"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="195"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_MTI<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_MTI)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="196"><highlight class="normal"></highlight></codeline>
<codeline lineno="197"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>the<sp/>Machine<sp/>External<sp/>Interrupt<sp/>(MEI)<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="198"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="199"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_MEI<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_MEI)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="200"><highlight class="normal"></highlight></codeline>
<codeline lineno="201"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>the<sp/>Supervisor<sp/>Software<sp/>Interrupt<sp/>(SSI)<sp/>bit<sp/>in<sp/>the<sp/>Machine</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="202"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="203"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_SSI<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_SSI)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="204"><highlight class="normal"></highlight></codeline>
<codeline lineno="205"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>the<sp/>Supervisor<sp/>Timer<sp/>Interrupt<sp/>(STI)<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="206"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="207"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_STI<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_STI)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="208"><highlight class="normal"></highlight></codeline>
<codeline lineno="209"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>the<sp/>Supervisor<sp/>External<sp/>Interrupt<sp/>(SEI)<sp/>bit<sp/>in<sp/>the<sp/>Machine</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="210"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Interrupt<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="211"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_SEI<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_SEI)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="212"><highlight class="normal"></highlight></codeline>
<codeline lineno="213"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>0<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="214"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="215"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F0I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F0I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="216"><highlight class="normal"></highlight></codeline>
<codeline lineno="217"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>1<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="218"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="219"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F1I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F1I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="220"><highlight class="normal"></highlight></codeline>
<codeline lineno="221"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>2<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="222"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="223"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F2I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F2I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="224"><highlight class="normal"></highlight></codeline>
<codeline lineno="225"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>3<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="226"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="227"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F3I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F3I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="228"><highlight class="normal"></highlight></codeline>
<codeline lineno="229"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>4<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="230"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="231"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F4I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F4I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="232"><highlight class="normal"></highlight></codeline>
<codeline lineno="233"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>5<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="234"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="235"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F5I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F5I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="236"><highlight class="normal"></highlight></codeline>
<codeline lineno="237"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>6<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="238"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="239"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F6I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F6I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="240"><highlight class="normal"></highlight></codeline>
<codeline lineno="241"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>7<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="242"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="243"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F7I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F7I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="244"><highlight class="normal"></highlight></codeline>
<codeline lineno="245"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>8<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="246"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="247"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F8I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F8I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="248"><highlight class="normal"></highlight></codeline>
<codeline lineno="249"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>9<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="250"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="251"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F9I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F9I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="252"><highlight class="normal"></highlight></codeline>
<codeline lineno="253"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>10<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="254"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="255"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F10I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F10I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="256"><highlight class="normal"></highlight></codeline>
<codeline lineno="257"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>11<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="258"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="259"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F11I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F11I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="260"><highlight class="normal"></highlight></codeline>
<codeline lineno="261"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>12<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="262"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="263"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F12I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F12I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="264"><highlight class="normal"></highlight></codeline>
<codeline lineno="265"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>13<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="266"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="267"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F13I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F13I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="268"><highlight class="normal"></highlight></codeline>
<codeline lineno="269"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>14<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="270"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="271"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F14I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F14I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="272"><highlight class="normal"></highlight></codeline>
<codeline lineno="273"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>RISC-V<sp/>Steel<sp/>Fast<sp/>Interrupt<sp/>15<sp/>bit<sp/>in<sp/>the<sp/>Machine<sp/>Interrupt</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="274"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Enable<sp/>(MIE)<sp/>and<sp/>Machine<sp/>Interrupt<sp/>Pending<sp/>(MIP)<sp/>CSRs</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="275"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_F15I<sp/>(1U<sp/>&lt;&lt;<sp/>MIP_MIE_OFFSET_F15I)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="276"><highlight class="normal"></highlight></codeline>
<codeline lineno="277"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>enable/disable<sp/>all<sp/>interrupts,<sp/>regardless<sp/>of<sp/>its<sp/>type</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="278"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIP_MIE_MASK_ALL<sp/>0xFFFFFFFF</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="279"><highlight class="normal"></highlight></codeline>
<codeline lineno="280"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Offset<sp/>of<sp/>the<sp/>Interrupt<sp/>(IRQ)<sp/>bit<sp/>in<sp/>the<sp/>MCAUSE<sp/>CSR</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="281"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_IRQ_OFFSET<sp/>(__riscv_xlen<sp/>-<sp/>1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="282"><highlight class="normal"></highlight></codeline>
<codeline lineno="283"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>the<sp/>Interrupt<sp/>(IRQ)<sp/>bit<sp/>in<sp/>the<sp/>MCAUSE<sp/>CSR</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="284"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_IRQ_MASK<sp/>(1U<sp/>&lt;&lt;<sp/>MCAUSE_INTER_OFFSET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="285"><highlight class="normal"></highlight></codeline>
<codeline lineno="286"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Bit<sp/>mask<sp/>used<sp/>to<sp/>read/set/clear<sp/>the<sp/>CODE<sp/>field<sp/>in<sp/>the<sp/>MCAUSE<sp/>CSR</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="287"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_EXCP_CODE_MASK<sp/>(0x7FFFFFFF)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="288"><highlight class="normal"></highlight></codeline>
<codeline lineno="289"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>an<sp/>instruction<sp/>address<sp/>misaligned<sp/>exception</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="290"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_EXCP_INSTRUCTION_ADDRESS_MISALIGNED<sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="291"><highlight class="normal"></highlight></codeline>
<codeline lineno="292"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>an<sp/>instruction<sp/>access<sp/>fault<sp/>exception</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="293"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_EXCP_INSTRUCTION_ACCESS_FAULT<sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="294"><highlight class="normal"></highlight></codeline>
<codeline lineno="295"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>an<sp/>illegal<sp/>instruction<sp/>exception</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="296"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_EXCP_ILLEGAL_INSTRUCTION<sp/>2U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="297"><highlight class="normal"></highlight></codeline>
<codeline lineno="298"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>a<sp/>breakpoint<sp/>exception</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="299"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_EXCP_BREAKPOINT<sp/>3U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="300"><highlight class="normal"></highlight></codeline>
<codeline lineno="301"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>a<sp/>load<sp/>address<sp/>misaligned<sp/>exception</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="302"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_EXCP_LOAD_ADDRESS_MISALIGNED<sp/>4U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="303"><highlight class="normal"></highlight></codeline>
<codeline lineno="304"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>a<sp/>load<sp/>access<sp/>fault<sp/>exception</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="305"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_EXCP_LOAD_ACCESS_FAULT<sp/>5U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="306"><highlight class="normal"></highlight></codeline>
<codeline lineno="307"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>a<sp/>store/AMO<sp/>address<sp/>misaligned<sp/>exception</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="308"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_EXCP_STORE_AMO_ADDRESS_MISALIGNED<sp/>6U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="309"><highlight class="normal"></highlight></codeline>
<codeline lineno="310"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>a<sp/>store/AMO<sp/>access<sp/>fault<sp/>exception</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="311"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_EXCP_STORE_AMO_ACCESS_FAULT<sp/>7U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="312"><highlight class="normal"></highlight></codeline>
<codeline lineno="313"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>an<sp/>environment<sp/>call<sp/>from<sp/>U-mode<sp/>exception</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="314"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_EXCP_ENVIRONMENT_CALL_FROM_U_MODE<sp/>8U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="315"><highlight class="normal"></highlight></codeline>
<codeline lineno="316"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>an<sp/>environment<sp/>call<sp/>from<sp/>S-mode<sp/>exception</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="317"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_EXCP_ENVIRONMENT_CALL_FROM_S_MODE<sp/>9U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="318"><highlight class="normal"></highlight></codeline>
<codeline lineno="319"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>an<sp/>environment<sp/>call<sp/>from<sp/>M-mode<sp/>exception</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="320"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_EXCP_ENVIRONMENT_CALL_FROM_M_MODE<sp/>11U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="321"><highlight class="normal"></highlight></codeline>
<codeline lineno="322"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>an<sp/>instruction<sp/>page<sp/>fault<sp/>exception</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="323"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_EXCP_INSTRUCTION_PAGE_FAULT<sp/>12U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="324"><highlight class="normal"></highlight></codeline>
<codeline lineno="325"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>a<sp/>load<sp/>page<sp/>fault<sp/>exception</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="326"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_EXCP_LOAD_PAGE_FAULT<sp/>13U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="327"><highlight class="normal"></highlight></codeline>
<codeline lineno="328"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>a<sp/>store/AMO<sp/>page<sp/>fault<sp/>exception</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="329"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_EXCP_STORE_AMO_PAGE_FAULT<sp/>15U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="330"><highlight class="normal"></highlight></codeline>
<codeline lineno="331"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>a<sp/>Supervisor<sp/>Software<sp/>Interrupt<sp/>(SSI)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="332"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_IRQ_SSI<sp/>0x80000001</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="333"><highlight class="normal"></highlight></codeline>
<codeline lineno="334"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>a<sp/>Supervisor<sp/>Machine<sp/>Interrupt<sp/>(MSI)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="335"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_IRQ_MSI<sp/>0x80000003</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="336"><highlight class="normal"></highlight></codeline>
<codeline lineno="337"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>a<sp/>Supervisor<sp/>Timer<sp/>Interrupt<sp/>(STI)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="338"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_IRQ_STI<sp/>0x00000005</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="339"><highlight class="normal"></highlight></codeline>
<codeline lineno="340"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>a<sp/>Machine<sp/>Timer<sp/>Interrupt<sp/>(MTI)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="341"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_IRQ_MTI<sp/>0x00000007</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="342"><highlight class="normal"></highlight></codeline>
<codeline lineno="343"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>a<sp/>Supervisor<sp/>External<sp/>Interrupt<sp/>(SEI)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="344"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_IRQ_SEI<sp/>0x80000009</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="345"><highlight class="normal"></highlight></codeline>
<codeline lineno="346"><highlight class="normal"></highlight><highlight class="comment">//<sp/>Value<sp/>of<sp/>the<sp/>MCAUSE<sp/>CSR<sp/>for<sp/>a<sp/>Machine<sp/>External<sp/>Interrupt<sp/>(MEI)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="347"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MCAUSE_IRQ_MEI<sp/>0x8000000B</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="348"><highlight class="normal"></highlight></codeline>
<codeline lineno="364"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_READ(csr_address,<sp/>uint32_var)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="365"><highlight class="preprocessor"><sp/><sp/>asm<sp/>volatile(&quot;csrr<sp/>%0,<sp/>%1&quot;</highlight><highlight class="normal"><sp/>:<sp/>&quot;=r&quot;(uint32_var)<sp/>:<sp/>&quot;I&quot;(csr_address))</highlight></codeline>
<codeline lineno="366"><highlight class="normal"></highlight></codeline>
<codeline lineno="381"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_WRITE(csr_address,<sp/>uint32_value)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="382"><highlight class="preprocessor"><sp/><sp/>asm<sp/>volatile(&quot;csrw<sp/>%0,<sp/>%1&quot;</highlight><highlight class="normal"><sp/>:<sp/>:<sp/>&quot;I&quot;(csr_address),<sp/>&quot;r&quot;(uint32_value))</highlight></codeline>
<codeline lineno="383"><highlight class="normal"></highlight></codeline>
<codeline lineno="400"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_READ_WRITE(csr_address,<sp/>uint32_var,<sp/>uint32_value)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="401"><highlight class="preprocessor"><sp/><sp/>asm<sp/>volatile(&quot;csrrw<sp/>%0,<sp/>%1,<sp/>%2&quot;</highlight><highlight class="normal"><sp/>:<sp/>&quot;=r&quot;(uint32_var)<sp/>:<sp/>&quot;I&quot;(csr_address),<sp/>&quot;r&quot;(uint32_value))</highlight></codeline>
<codeline lineno="402"><highlight class="normal"></highlight></codeline>
<codeline lineno="417"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_SET(csr_address,<sp/>bit_mask)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="418"><highlight class="preprocessor"><sp/><sp/>asm<sp/>volatile(&quot;csrrs<sp/>zero,<sp/>%0,<sp/>%1&quot;</highlight><highlight class="normal"><sp/>:<sp/>:<sp/>&quot;I&quot;(csr_address),<sp/>&quot;r&quot;(bit_mask))</highlight></codeline>
<codeline lineno="419"><highlight class="normal"></highlight></codeline>
<codeline lineno="434"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_CLEAR(csr_address,<sp/>bit_mask)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="435"><highlight class="preprocessor"><sp/><sp/>asm<sp/>volatile(&quot;csrrc<sp/>zero,<sp/>%0,<sp/>%1&quot;</highlight><highlight class="normal"><sp/>:<sp/>:<sp/>&quot;I&quot;(csr_address),<sp/>&quot;r&quot;(bit_mask))</highlight></codeline>
<codeline lineno="436"><highlight class="normal"></highlight></codeline>
<codeline lineno="454"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_READ_SET(csr_address,<sp/>uint32_var,<sp/>bit_mask)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="455"><highlight class="preprocessor"><sp/><sp/>asm<sp/>volatile(&quot;csrrs<sp/>%0,<sp/>%1,<sp/>%2&quot;</highlight><highlight class="normal"><sp/>:<sp/>&quot;=r&quot;(uint32_var)<sp/>:<sp/>&quot;I&quot;(csr_address),<sp/>&quot;r&quot;(bit_mask))</highlight></codeline>
<codeline lineno="456"><highlight class="normal"></highlight></codeline>
<codeline lineno="474"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_READ_CLEAR(csr_address,<sp/>uint32_var,<sp/>bit_mask)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="475"><highlight class="preprocessor"><sp/><sp/>asm<sp/>volatile(&quot;csrrc<sp/>%0,<sp/>%1,<sp/>%2&quot;</highlight><highlight class="normal"><sp/>:<sp/>&quot;=r&quot;(uint32_var)<sp/>:<sp/>&quot;I&quot;(csr_address),<sp/>&quot;r&quot;(bit_mask))</highlight></codeline>
<codeline lineno="476"><highlight class="normal"></highlight></codeline>
<codeline lineno="497"><highlight class="normal"></highlight><highlight class="keyword">inline</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>csr_global_enable_irq()</highlight></codeline>
<codeline lineno="498"><highlight class="normal">{</highlight></codeline>
<codeline lineno="499"><highlight class="normal"><sp/><sp/>CSR_SET(CSR_MSTATUS,<sp/>MSTATUS_MIE_MASK);</highlight></codeline>
<codeline lineno="500"><highlight class="normal">}</highlight></codeline>
<codeline lineno="501"><highlight class="normal"></highlight></codeline>
<codeline lineno="507"><highlight class="normal"></highlight><highlight class="keyword">inline</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>csr_global_disable_irq()</highlight></codeline>
<codeline lineno="508"><highlight class="normal">{</highlight></codeline>
<codeline lineno="509"><highlight class="normal"><sp/><sp/>CSR_CLEAR(CSR_MSTATUS,<sp/>MSTATUS_MIE_MASK);</highlight></codeline>
<codeline lineno="510"><highlight class="normal">}</highlight></codeline>
<codeline lineno="511"><highlight class="normal"></highlight></codeline>
<codeline lineno="516"><highlight class="normal"></highlight><highlight class="keyword">inline</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>csr_enable_vectored_mode_irq()</highlight></codeline>
<codeline lineno="517"><highlight class="normal">{</highlight></codeline>
<codeline lineno="518"><highlight class="normal"><sp/><sp/>CSR_SET(CSR_MTVEC,<sp/>1U);</highlight></codeline>
<codeline lineno="519"><highlight class="normal">}</highlight></codeline>
<codeline lineno="520"><highlight class="normal"></highlight></codeline>
<codeline lineno="525"><highlight class="normal"></highlight><highlight class="keyword">inline</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>csr_enable_direct_mode_irq()</highlight></codeline>
<codeline lineno="526"><highlight class="normal">{</highlight></codeline>
<codeline lineno="527"><highlight class="normal"><sp/><sp/>CSR_CLEAR(CSR_MTVEC,<sp/>1U);</highlight></codeline>
<codeline lineno="528"><highlight class="normal">}</highlight></codeline>
<codeline lineno="529"><highlight class="normal"></highlight></codeline>
<codeline lineno="530"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">//<sp/>__LIBSTEEL_CSR__</highlight><highlight class="normal"></highlight></codeline>
    </programlisting>
    <location file="include/csr.h"/>
  </compounddef>
</doxygen>
