# do {.\run.do}
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 17:09:33 on Jul 23,2025
# vlog -sv AXI4.sv axi_if.sv 
# -- Compiling module AXI4
# -- Compiling interface axi_if
# 
# Top level modules:
# 	AXI4
# End time: 17:09:33 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 17:09:33 on Jul 23,2025
# vlog tx_pkg.sv Top.sv "+define+UVM_REPORT_DISABLE_FILE_LINE" 
# -- Compiling package tx_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) tx_pkg.sv(3): Using implicit +incdir+C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package Top_sv_unit
# -- Importing package tx_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:09:33 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -classdebug -uvmcontrol=all work.top -sv_seed random "+UVM_VERBOSITY=UVM_LOW" "+UVM_TESTNAME=all_burst_seq_test" "+UVM_NO_RELNOTES" "+UVM_NO_MSG=PHASESEQ" "+UVM_NO_MSG=PH_READY_TO_END" 
# Start time: 17:09:33 on Jul 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.axi_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.tx_pkg(fast)
# Loading work.Top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading C:/questasim64_2024.1/uvm-1.1d\win64\uvm_dpi.dll
# Sv_Seed = 1247422645
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wasee  Hostname: PCO  ProcessID: 18240
#           Attempting to use alternate WLF file "./wlft6k1k5j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6k1k5j
# property not supported in batch mode
# property not supported in batch mode
# property not supported in batch mode
# property not supported in batch mode
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# UVM_INFO @ 0: reporter [RNTST] Running test all_burst_seq_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 15650: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 15650: uvm_test_top.env.sb [AXI_SB_REPORT] Total Matches: 425, Total Mismatches: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [AXI_SB_REPORT]     1
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 15650 ps  Iteration: 65  Instance: /top
# End time: 17:09:35 on Jul 23,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
