vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/eee308/image_clock.qip
source_file = 1, C:/intelFPGA_lite/eee308/image_clock.vhd
source_file = 1, C:/intelFPGA_lite/eee308/sync_clk.qip
source_file = 1, C:/intelFPGA_lite/eee308/sync_clk.vhd
source_file = 1, C:/intelFPGA_lite/eee308/eee308.vhd
source_file = 1, C:/intelFPGA_lite/eee308/minutes_hand.qip
source_file = 1, C:/intelFPGA_lite/eee308/minutes_hand.vhd
source_file = 1, C:/intelFPGA_lite/eee308/seconds_hand.qip
source_file = 1, C:/intelFPGA_lite/eee308/seconds_hand.vhd
source_file = 1, C:/intelFPGA_lite/eee308/lines.vhd
source_file = 1, output_files/timer.vhd
source_file = 1, output_files/counter26bit.vhd
source_file = 1, output_files/TflipFlop.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/intelFPGA_lite/eee308/db/sync_clk_altpll.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/intelFPGA_lite/eee308/db/altsyncram_0mr3.tdf
source_file = 1, C:/intelFPGA_lite/eee308/e/download_226x223.mif
source_file = 1, C:/intelFPGA_lite/eee308/db/decode_aj9.tdf
source_file = 1, C:/intelFPGA_lite/eee308/db/mux_c3b.tdf
source_file = 1, C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf
source_file = 1, C:/intelFPGA_lite/eee308/e/hand1e_33x201.mif
source_file = 1, C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf
source_file = 1, C:/intelFPGA_lite/eee308/e/hand3e_40x131.mif
source_file = 1, C:/intelFPGA_lite/eee308/timer.vhd
source_file = 1, C:/intelFPGA_lite/eee308/counter26bit.vhd
source_file = 1, C:/intelFPGA_lite/eee308/tflipflop.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/intelFPGA_lite/eee308/db/add_sub_3vg.tdf
source_file = 1, C:/intelFPGA_lite/eee308/db/add_sub_9kg.tdf
source_file = 1, C:/intelFPGA_lite/eee308/db/add_sub_7vg.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf
design_name = eee308
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, eee308, 1
instance = comp, \r[0]~output\, r[0]~output, eee308, 1
instance = comp, \r[1]~output\, r[1]~output, eee308, 1
instance = comp, \r[2]~output\, r[2]~output, eee308, 1
instance = comp, \r[3]~output\, r[3]~output, eee308, 1
instance = comp, \g[0]~output\, g[0]~output, eee308, 1
instance = comp, \g[1]~output\, g[1]~output, eee308, 1
instance = comp, \g[2]~output\, g[2]~output, eee308, 1
instance = comp, \g[3]~output\, g[3]~output, eee308, 1
instance = comp, \b[0]~output\, b[0]~output, eee308, 1
instance = comp, \b[1]~output\, b[1]~output, eee308, 1
instance = comp, \b[2]~output\, b[2]~output, eee308, 1
instance = comp, \b[3]~output\, b[3]~output, eee308, 1
instance = comp, \hsync~output\, hsync~output, eee308, 1
instance = comp, \vsync~output\, vsync~output, eee308, 1
instance = comp, \clk50MHz~input\, clk50MHz~input, eee308, 1
instance = comp, \clk50MHz~inputclkctrl\, clk50MHz~inputclkctrl, eee308, 1
instance = comp, \disp_clk|altpll_component|auto_generated|pll1\, disp_clk|altpll_component|auto_generated|pll1, eee308, 1
instance = comp, \disp_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, disp_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, eee308, 1
instance = comp, \vposition[0]~32\, vposition[0]~32, eee308, 1
instance = comp, \LessThan1~6\, LessThan1~6, eee308, 1
instance = comp, \LessThan1~1\, LessThan1~1, eee308, 1
instance = comp, \LessThan1~0\, LessThan1~0, eee308, 1
instance = comp, \LessThan1~3\, LessThan1~3, eee308, 1
instance = comp, \LessThan1~2\, LessThan1~2, eee308, 1
instance = comp, \LessThan1~4\, LessThan1~4, eee308, 1
instance = comp, \process_1~0\, process_1~0, eee308, 1
instance = comp, \LessThan16~0\, LessThan16~0, eee308, 1
instance = comp, \LessThan16~1\, LessThan16~1, eee308, 1
instance = comp, \LessThan1~5\, LessThan1~5, eee308, 1
instance = comp, \LessThan1~7\, LessThan1~7, eee308, 1
instance = comp, \LessThan1~8\, LessThan1~8, eee308, 1
instance = comp, \hposition[0]~32\, hposition[0]~32, eee308, 1
instance = comp, \hposition[0]\, hposition[0], eee308, 1
instance = comp, \hposition[1]~34\, hposition[1]~34, eee308, 1
instance = comp, \hposition[1]\, hposition[1], eee308, 1
instance = comp, \hposition[2]~36\, hposition[2]~36, eee308, 1
instance = comp, \hposition[2]\, hposition[2], eee308, 1
instance = comp, \hposition[3]~38\, hposition[3]~38, eee308, 1
instance = comp, \hposition[3]\, hposition[3], eee308, 1
instance = comp, \hposition[4]~40\, hposition[4]~40, eee308, 1
instance = comp, \hposition[4]\, hposition[4], eee308, 1
instance = comp, \hposition[5]~42\, hposition[5]~42, eee308, 1
instance = comp, \hposition[5]\, hposition[5], eee308, 1
instance = comp, \hposition[6]~44\, hposition[6]~44, eee308, 1
instance = comp, \hposition[6]\, hposition[6], eee308, 1
instance = comp, \hposition[7]~46\, hposition[7]~46, eee308, 1
instance = comp, \hposition[7]\, hposition[7], eee308, 1
instance = comp, \hposition[8]~48\, hposition[8]~48, eee308, 1
instance = comp, \hposition[8]\, hposition[8], eee308, 1
instance = comp, \hposition[9]~50\, hposition[9]~50, eee308, 1
instance = comp, \hposition[9]\, hposition[9], eee308, 1
instance = comp, \LessThan7~0\, LessThan7~0, eee308, 1
instance = comp, \hposition[10]~52\, hposition[10]~52, eee308, 1
instance = comp, \hposition[10]\, hposition[10], eee308, 1
instance = comp, \hposition[11]~54\, hposition[11]~54, eee308, 1
instance = comp, \hposition[11]\, hposition[11], eee308, 1
instance = comp, \hposition[12]~56\, hposition[12]~56, eee308, 1
instance = comp, \hposition[12]\, hposition[12], eee308, 1
instance = comp, \hposition[13]~58\, hposition[13]~58, eee308, 1
instance = comp, \hposition[13]\, hposition[13], eee308, 1
instance = comp, \hposition[14]~60\, hposition[14]~60, eee308, 1
instance = comp, \hposition[14]\, hposition[14], eee308, 1
instance = comp, \hposition[15]~62\, hposition[15]~62, eee308, 1
instance = comp, \hposition[15]\, hposition[15], eee308, 1
instance = comp, \hposition[16]~64\, hposition[16]~64, eee308, 1
instance = comp, \hposition[16]\, hposition[16], eee308, 1
instance = comp, \hposition[17]~66\, hposition[17]~66, eee308, 1
instance = comp, \hposition[17]\, hposition[17], eee308, 1
instance = comp, \hposition[18]~68\, hposition[18]~68, eee308, 1
instance = comp, \hposition[18]\, hposition[18], eee308, 1
instance = comp, \hposition[19]~70\, hposition[19]~70, eee308, 1
instance = comp, \hposition[19]\, hposition[19], eee308, 1
instance = comp, \hposition[20]~72\, hposition[20]~72, eee308, 1
instance = comp, \hposition[20]\, hposition[20], eee308, 1
instance = comp, \hposition[21]~74\, hposition[21]~74, eee308, 1
instance = comp, \hposition[21]\, hposition[21], eee308, 1
instance = comp, \hposition[22]~76\, hposition[22]~76, eee308, 1
instance = comp, \hposition[22]\, hposition[22], eee308, 1
instance = comp, \hposition[23]~78\, hposition[23]~78, eee308, 1
instance = comp, \hposition[23]\, hposition[23], eee308, 1
instance = comp, \hposition[24]~80\, hposition[24]~80, eee308, 1
instance = comp, \hposition[24]\, hposition[24], eee308, 1
instance = comp, \hposition[25]~82\, hposition[25]~82, eee308, 1
instance = comp, \hposition[25]\, hposition[25], eee308, 1
instance = comp, \hposition[26]~84\, hposition[26]~84, eee308, 1
instance = comp, \hposition[26]\, hposition[26], eee308, 1
instance = comp, \hposition[27]~86\, hposition[27]~86, eee308, 1
instance = comp, \hposition[27]\, hposition[27], eee308, 1
instance = comp, \hposition[28]~88\, hposition[28]~88, eee308, 1
instance = comp, \hposition[28]\, hposition[28], eee308, 1
instance = comp, \hposition[29]~90\, hposition[29]~90, eee308, 1
instance = comp, \hposition[29]\, hposition[29], eee308, 1
instance = comp, \hposition[30]~92\, hposition[30]~92, eee308, 1
instance = comp, \hposition[30]\, hposition[30], eee308, 1
instance = comp, \hposition[31]~94\, hposition[31]~94, eee308, 1
instance = comp, \hposition[31]\, hposition[31], eee308, 1
instance = comp, \LessThan10~3\, LessThan10~3, eee308, 1
instance = comp, \LessThan10~1\, LessThan10~1, eee308, 1
instance = comp, \LessThan10~2\, LessThan10~2, eee308, 1
instance = comp, \LessThan10~4\, LessThan10~4, eee308, 1
instance = comp, \LessThan10~5\, LessThan10~5, eee308, 1
instance = comp, \LessThan10~6\, LessThan10~6, eee308, 1
instance = comp, \LessThan0~0\, LessThan0~0, eee308, 1
instance = comp, \LessThan0~1\, LessThan0~1, eee308, 1
instance = comp, \LessThan0~2\, LessThan0~2, eee308, 1
instance = comp, \vposition[0]\, vposition[0], eee308, 1
instance = comp, \vposition[1]~34\, vposition[1]~34, eee308, 1
instance = comp, \vposition[1]\, vposition[1], eee308, 1
instance = comp, \vposition[2]~36\, vposition[2]~36, eee308, 1
instance = comp, \vposition[2]\, vposition[2], eee308, 1
instance = comp, \vposition[3]~38\, vposition[3]~38, eee308, 1
instance = comp, \vposition[3]\, vposition[3], eee308, 1
instance = comp, \vposition[4]~40\, vposition[4]~40, eee308, 1
instance = comp, \vposition[4]\, vposition[4], eee308, 1
instance = comp, \vposition[5]~42\, vposition[5]~42, eee308, 1
instance = comp, \vposition[5]\, vposition[5], eee308, 1
instance = comp, \vposition[6]~44\, vposition[6]~44, eee308, 1
instance = comp, \vposition[6]\, vposition[6], eee308, 1
instance = comp, \vposition[7]~46\, vposition[7]~46, eee308, 1
instance = comp, \vposition[7]\, vposition[7], eee308, 1
instance = comp, \vposition[8]~48\, vposition[8]~48, eee308, 1
instance = comp, \vposition[8]\, vposition[8], eee308, 1
instance = comp, \vposition[9]~50\, vposition[9]~50, eee308, 1
instance = comp, \vposition[9]\, vposition[9], eee308, 1
instance = comp, \vposition[10]~52\, vposition[10]~52, eee308, 1
instance = comp, \vposition[10]\, vposition[10], eee308, 1
instance = comp, \vposition[11]~54\, vposition[11]~54, eee308, 1
instance = comp, \vposition[11]\, vposition[11], eee308, 1
instance = comp, \vposition[12]~56\, vposition[12]~56, eee308, 1
instance = comp, \vposition[12]\, vposition[12], eee308, 1
instance = comp, \vposition[13]~58\, vposition[13]~58, eee308, 1
instance = comp, \vposition[13]\, vposition[13], eee308, 1
instance = comp, \vposition[14]~60\, vposition[14]~60, eee308, 1
instance = comp, \vposition[14]\, vposition[14], eee308, 1
instance = comp, \vposition[15]~62\, vposition[15]~62, eee308, 1
instance = comp, \vposition[15]\, vposition[15], eee308, 1
instance = comp, \vposition[16]~64\, vposition[16]~64, eee308, 1
instance = comp, \vposition[16]\, vposition[16], eee308, 1
instance = comp, \vposition[17]~66\, vposition[17]~66, eee308, 1
instance = comp, \vposition[17]\, vposition[17], eee308, 1
instance = comp, \vposition[18]~68\, vposition[18]~68, eee308, 1
instance = comp, \vposition[18]\, vposition[18], eee308, 1
instance = comp, \vposition[19]~70\, vposition[19]~70, eee308, 1
instance = comp, \vposition[19]\, vposition[19], eee308, 1
instance = comp, \vposition[20]~72\, vposition[20]~72, eee308, 1
instance = comp, \vposition[20]\, vposition[20], eee308, 1
instance = comp, \vposition[21]~74\, vposition[21]~74, eee308, 1
instance = comp, \vposition[21]\, vposition[21], eee308, 1
instance = comp, \vposition[22]~76\, vposition[22]~76, eee308, 1
instance = comp, \vposition[22]\, vposition[22], eee308, 1
instance = comp, \vposition[23]~78\, vposition[23]~78, eee308, 1
instance = comp, \vposition[23]\, vposition[23], eee308, 1
instance = comp, \vposition[24]~80\, vposition[24]~80, eee308, 1
instance = comp, \vposition[24]\, vposition[24], eee308, 1
instance = comp, \vposition[25]~82\, vposition[25]~82, eee308, 1
instance = comp, \vposition[25]\, vposition[25], eee308, 1
instance = comp, \vposition[26]~84\, vposition[26]~84, eee308, 1
instance = comp, \vposition[26]\, vposition[26], eee308, 1
instance = comp, \vposition[27]~86\, vposition[27]~86, eee308, 1
instance = comp, \vposition[27]\, vposition[27], eee308, 1
instance = comp, \vposition[28]~88\, vposition[28]~88, eee308, 1
instance = comp, \vposition[28]\, vposition[28], eee308, 1
instance = comp, \vposition[29]~90\, vposition[29]~90, eee308, 1
instance = comp, \vposition[29]\, vposition[29], eee308, 1
instance = comp, \vposition[30]~92\, vposition[30]~92, eee308, 1
instance = comp, \vposition[30]\, vposition[30], eee308, 1
instance = comp, \vposition[31]~94\, vposition[31]~94, eee308, 1
instance = comp, \vposition[31]\, vposition[31], eee308, 1
instance = comp, \LessThan11~3\, LessThan11~3, eee308, 1
instance = comp, \LessThan11~2\, LessThan11~2, eee308, 1
instance = comp, \LessThan11~4\, LessThan11~4, eee308, 1
instance = comp, \process_1~6\, process_1~6, eee308, 1
instance = comp, \process_1~7\, process_1~7, eee308, 1
instance = comp, \LessThan10~0\, LessThan10~0, eee308, 1
instance = comp, \LessThan10~7\, LessThan10~7, eee308, 1
instance = comp, \process_1~8\, process_1~8, eee308, 1
instance = comp, \process_1~3\, process_1~3, eee308, 1
instance = comp, \process_1~4\, process_1~4, eee308, 1
instance = comp, \process_1~14\, process_1~14, eee308, 1
instance = comp, \process_1~15\, process_1~15, eee308, 1
instance = comp, \process_1~16\, process_1~16, eee308, 1
instance = comp, \process_1~17\, process_1~17, eee308, 1
instance = comp, \LessThan13~0\, LessThan13~0, eee308, 1
instance = comp, \LessThan13~1\, LessThan13~1, eee308, 1
instance = comp, \process_1~10\, process_1~10, eee308, 1
instance = comp, \process_1~9\, process_1~9, eee308, 1
instance = comp, \process_1~11\, process_1~11, eee308, 1
instance = comp, \process_1~12\, process_1~12, eee308, 1
instance = comp, \process_1~13\, process_1~13, eee308, 1
instance = comp, \LessThan15~0\, LessThan15~0, eee308, 1
instance = comp, \process_1~1\, process_1~1, eee308, 1
instance = comp, \process_1~2\, process_1~2, eee308, 1
instance = comp, \process_1~5\, process_1~5, eee308, 1
instance = comp, \r[1]~1\, r[1]~1, eee308, 1
instance = comp, \LessThan10~8\, LessThan10~8, eee308, 1
instance = comp, \process_1~24\, process_1~24, eee308, 1
instance = comp, \process_1~25\, process_1~25, eee308, 1
instance = comp, \process_1~18\, process_1~18, eee308, 1
instance = comp, \LessThan3~0\, LessThan3~0, eee308, 1
instance = comp, \process_1~19\, process_1~19, eee308, 1
instance = comp, \process_1~20\, process_1~20, eee308, 1
instance = comp, \process_1~21\, process_1~21, eee308, 1
instance = comp, \process_1~22\, process_1~22, eee308, 1
instance = comp, \process_1~23\, process_1~23, eee308, 1
instance = comp, \process_1~26\, process_1~26, eee308, 1
instance = comp, \process_1~27\, process_1~27, eee308, 1
instance = comp, \data_address2[12]~13\, data_address2[12]~13, eee308, 1
instance = comp, \b~0\, b~0, eee308, 1
instance = comp, \r[1]~0\, r[1]~0, eee308, 1
instance = comp, \Add13~0\, Add13~0, eee308, 1
instance = comp, \Add11~0\, Add11~0, eee308, 1
instance = comp, \Add12~0\, Add12~0, eee308, 1
instance = comp, \Add12~2\, Add12~2, eee308, 1
instance = comp, \data_address2[0]~14\, data_address2[0]~14, eee308, 1
instance = comp, \data_address2[12]~16\, data_address2[12]~16, eee308, 1
instance = comp, \data_address2[12]~17\, data_address2[12]~17, eee308, 1
instance = comp, \data_address2[0]\, data_address2[0], eee308, 1
instance = comp, \Add11~2\, Add11~2, eee308, 1
instance = comp, \Add12~3\, Add12~3, eee308, 1
instance = comp, \Add12~5\, Add12~5, eee308, 1
instance = comp, \Add13~1\, Add13~1, eee308, 1
instance = comp, \data_address2[1]~18\, data_address2[1]~18, eee308, 1
instance = comp, \data_address2[1]\, data_address2[1], eee308, 1
instance = comp, \Add11~4\, Add11~4, eee308, 1
instance = comp, \Add12~6\, Add12~6, eee308, 1
instance = comp, \Add12~8\, Add12~8, eee308, 1
instance = comp, \Add13~2\, Add13~2, eee308, 1
instance = comp, \data_address2[2]~20\, data_address2[2]~20, eee308, 1
instance = comp, \data_address2[2]\, data_address2[2], eee308, 1
instance = comp, \Add11~6\, Add11~6, eee308, 1
instance = comp, \Add12~9\, Add12~9, eee308, 1
instance = comp, \Add12~11\, Add12~11, eee308, 1
instance = comp, \LessThan10~9\, LessThan10~9, eee308, 1
instance = comp, \LessThan10~10\, LessThan10~10, eee308, 1
instance = comp, \Add13~3\, Add13~3, eee308, 1
instance = comp, \process_1~32\, process_1~32, eee308, 1
instance = comp, \process_1~33\, process_1~33, eee308, 1
instance = comp, \Add14~0\, Add14~0, eee308, 1
instance = comp, \Add13~4\, Add13~4, eee308, 1
instance = comp, \data_address2[3]~22\, data_address2[3]~22, eee308, 1
instance = comp, \data_address2[3]\, data_address2[3], eee308, 1
instance = comp, \Add11~8\, Add11~8, eee308, 1
instance = comp, \Add12~12\, Add12~12, eee308, 1
instance = comp, \Add12~14\, Add12~14, eee308, 1
instance = comp, \Add14~2\, Add14~2, eee308, 1
instance = comp, \Add13~5\, Add13~5, eee308, 1
instance = comp, \data_address2[4]~24\, data_address2[4]~24, eee308, 1
instance = comp, \data_address2[4]\, data_address2[4], eee308, 1
instance = comp, \Add14~4\, Add14~4, eee308, 1
instance = comp, \Add13~6\, Add13~6, eee308, 1
instance = comp, \Add11~10\, Add11~10, eee308, 1
instance = comp, \Add12~15\, Add12~15, eee308, 1
instance = comp, \Add12~17\, Add12~17, eee308, 1
instance = comp, \data_address2[5]~26\, data_address2[5]~26, eee308, 1
instance = comp, \data_address2[5]\, data_address2[5], eee308, 1
instance = comp, \Add14~6\, Add14~6, eee308, 1
instance = comp, \Add13~7\, Add13~7, eee308, 1
instance = comp, \Add11~12\, Add11~12, eee308, 1
instance = comp, \Add12~18\, Add12~18, eee308, 1
instance = comp, \Add12~20\, Add12~20, eee308, 1
instance = comp, \data_address2[6]~28\, data_address2[6]~28, eee308, 1
instance = comp, \data_address2[6]\, data_address2[6], eee308, 1
instance = comp, \Add11~14\, Add11~14, eee308, 1
instance = comp, \Add12~21\, Add12~21, eee308, 1
instance = comp, \Add12~23\, Add12~23, eee308, 1
instance = comp, \Add14~8\, Add14~8, eee308, 1
instance = comp, \Add13~8\, Add13~8, eee308, 1
instance = comp, \data_address2[7]~30\, data_address2[7]~30, eee308, 1
instance = comp, \data_address2[7]\, data_address2[7], eee308, 1
instance = comp, \Add11~16\, Add11~16, eee308, 1
instance = comp, \Add12~24\, Add12~24, eee308, 1
instance = comp, \Add12~26\, Add12~26, eee308, 1
instance = comp, \Add14~10\, Add14~10, eee308, 1
instance = comp, \Add13~9\, Add13~9, eee308, 1
instance = comp, \data_address2[8]~32\, data_address2[8]~32, eee308, 1
instance = comp, \data_address2[8]\, data_address2[8], eee308, 1
instance = comp, \Add11~18\, Add11~18, eee308, 1
instance = comp, \Add12~27\, Add12~27, eee308, 1
instance = comp, \Add12~29\, Add12~29, eee308, 1
instance = comp, \Add14~12\, Add14~12, eee308, 1
instance = comp, \Add13~10\, Add13~10, eee308, 1
instance = comp, \data_address2[9]~34\, data_address2[9]~34, eee308, 1
instance = comp, \data_address2[9]\, data_address2[9], eee308, 1
instance = comp, \Add14~14\, Add14~14, eee308, 1
instance = comp, \Add13~11\, Add13~11, eee308, 1
instance = comp, \Add11~20\, Add11~20, eee308, 1
instance = comp, \Add12~30\, Add12~30, eee308, 1
instance = comp, \Add12~32\, Add12~32, eee308, 1
instance = comp, \data_address2[10]~36\, data_address2[10]~36, eee308, 1
instance = comp, \data_address2[10]\, data_address2[10], eee308, 1
instance = comp, \Add14~16\, Add14~16, eee308, 1
instance = comp, \Add13~12\, Add13~12, eee308, 1
instance = comp, \Add11~22\, Add11~22, eee308, 1
instance = comp, \Add12~33\, Add12~33, eee308, 1
instance = comp, \Add12~35\, Add12~35, eee308, 1
instance = comp, \data_address2[11]~38\, data_address2[11]~38, eee308, 1
instance = comp, \data_address2[11]\, data_address2[11], eee308, 1
instance = comp, \Add14~18\, Add14~18, eee308, 1
instance = comp, \Add13~13\, Add13~13, eee308, 1
instance = comp, \Add11~24\, Add11~24, eee308, 1
instance = comp, \Add12~36\, Add12~36, eee308, 1
instance = comp, \Add12~38\, Add12~38, eee308, 1
instance = comp, \data_address2[12]~40\, data_address2[12]~40, eee308, 1
instance = comp, \data_address2[12]\, data_address2[12], eee308, 1
instance = comp, \imRead_sec|altsyncram_component|auto_generated|ram_block1a8\, imRead_sec|altsyncram_component|auto_generated|ram_block1a8, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a8\, imRead_min|altsyncram_component|auto_generated|ram_block1a8, eee308, 1
instance = comp, \Add8~0\, Add8~0, eee308, 1
instance = comp, \Add8~2\, Add8~2, eee308, 1
instance = comp, \Add8~4\, Add8~4, eee308, 1
instance = comp, \Add8~6\, Add8~6, eee308, 1
instance = comp, \Add8~8\, Add8~8, eee308, 1
instance = comp, \Add8~10\, Add8~10, eee308, 1
instance = comp, \Add8~12\, Add8~12, eee308, 1
instance = comp, \Add8~14\, Add8~14, eee308, 1
instance = comp, \Add8~16\, Add8~16, eee308, 1
instance = comp, \Add8~18\, Add8~18, eee308, 1
instance = comp, \Add8~20\, Add8~20, eee308, 1
instance = comp, \Add8~22\, Add8~22, eee308, 1
instance = comp, \Add8~24\, Add8~24, eee308, 1
instance = comp, \Add8~26\, Add8~26, eee308, 1
instance = comp, \Add8~28\, Add8~28, eee308, 1
instance = comp, \Add9~0\, Add9~0, eee308, 1
instance = comp, \Add9~2\, Add9~2, eee308, 1
instance = comp, \Add9~4\, Add9~4, eee308, 1
instance = comp, \Mult0|mult_core|romout[1][11]~10\, Mult0|mult_core|romout[1][11]~10, eee308, 1
instance = comp, \Mult0|mult_core|romout[1][10]~11\, Mult0|mult_core|romout[1][10]~11, eee308, 1
instance = comp, \Mult0|mult_core|romout[1][9]~0\, Mult0|mult_core|romout[1][9]~0, eee308, 1
instance = comp, \Mult0|mult_core|romout[1][8]~1\, Mult0|mult_core|romout[1][8]~1, eee308, 1
instance = comp, \Mult0|mult_core|romout[0][11]~3\, Mult0|mult_core|romout[0][11]~3, eee308, 1
instance = comp, \Mult0|mult_core|romout[1][7]~2\, Mult0|mult_core|romout[1][7]~2, eee308, 1
instance = comp, \Mult0|mult_core|romout[1][6]~4\, Mult0|mult_core|romout[1][6]~4, eee308, 1
instance = comp, \Mult0|mult_core|romout[0][10]~5\, Mult0|mult_core|romout[0][10]~5, eee308, 1
instance = comp, \Mult0|mult_core|romout[0][9]~6\, Mult0|mult_core|romout[0][9]~6, eee308, 1
instance = comp, \Mult0|mult_core|romout[0][8]~7\, Mult0|mult_core|romout[0][8]~7, eee308, 1
instance = comp, \Mult0|mult_core|romout[0][7]~8\, Mult0|mult_core|romout[0][7]~8, eee308, 1
instance = comp, \Mult0|mult_core|romout[0][6]~9\, Mult0|mult_core|romout[0][6]~9, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20, eee308, 1
instance = comp, \Add9~6\, Add9~6, eee308, 1
instance = comp, \Add9~8\, Add9~8, eee308, 1
instance = comp, \Add9~10\, Add9~10, eee308, 1
instance = comp, \Mult0|mult_core|romout[2][7]~12\, Mult0|mult_core|romout[2][7]~12, eee308, 1
instance = comp, \Add9~12\, Add9~12, eee308, 1
instance = comp, \Add9~14\, Add9~14, eee308, 1
instance = comp, \Add9~16\, Add9~16, eee308, 1
instance = comp, \Add9~18\, Add9~18, eee308, 1
instance = comp, \Mult0|mult_core|romout[2][6]~13\, Mult0|mult_core|romout[2][6]~13, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\, Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\, Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\, Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4, eee308, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, eee308, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, eee308, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, eee308, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, eee308, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, eee308, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, eee308, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12, eee308, 1
instance = comp, \data_address[1]~15\, data_address[1]~15, eee308, 1
instance = comp, \data_address[2]~17\, data_address[2]~17, eee308, 1
instance = comp, \data_address[3]~19\, data_address[3]~19, eee308, 1
instance = comp, \data_address[4]~21\, data_address[4]~21, eee308, 1
instance = comp, \data_address[5]~23\, data_address[5]~23, eee308, 1
instance = comp, \data_address[6]~25\, data_address[6]~25, eee308, 1
instance = comp, \data_address[7]~27\, data_address[7]~27, eee308, 1
instance = comp, \data_address[8]~29\, data_address[8]~29, eee308, 1
instance = comp, \data_address[9]~31\, data_address[9]~31, eee308, 1
instance = comp, \data_address[10]~33\, data_address[10]~33, eee308, 1
instance = comp, \data_address[11]~35\, data_address[11]~35, eee308, 1
instance = comp, \data_address[12]~37\, data_address[12]~37, eee308, 1
instance = comp, \data_address[13]~39\, data_address[13]~39, eee308, 1
instance = comp, \data_address[14]~41\, data_address[14]~41, eee308, 1
instance = comp, \data_address[15]~43\, data_address[15]~43, eee308, 1
instance = comp, \data_address[15]\, data_address[15], eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|address_reg_a[2]~feeder\, imRead_clk|altsyncram_component|auto_generated|address_reg_a[2]~feeder, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|address_reg_a[2]\, imRead_clk|altsyncram_component|auto_generated|address_reg_a[2], eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[2]\, imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[2], eee308, 1
instance = comp, \r[1]~2\, r[1]~2, eee308, 1
instance = comp, \r[1]~3\, r[1]~3, eee308, 1
instance = comp, \data_address[14]\, data_address[14], eee308, 1
instance = comp, \data_address[13]\, data_address[13], eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode406w[3]\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode406w[3], eee308, 1
instance = comp, \data_address[0]~45\, data_address[0]~45, eee308, 1
instance = comp, \data_address[0]\, data_address[0], eee308, 1
instance = comp, \data_address[1]\, data_address[1], eee308, 1
instance = comp, \data_address[2]\, data_address[2], eee308, 1
instance = comp, \data_address[3]\, data_address[3], eee308, 1
instance = comp, \data_address[4]\, data_address[4], eee308, 1
instance = comp, \data_address[5]\, data_address[5], eee308, 1
instance = comp, \data_address[6]\, data_address[6], eee308, 1
instance = comp, \data_address[7]\, data_address[7], eee308, 1
instance = comp, \data_address[8]\, data_address[8], eee308, 1
instance = comp, \data_address[9]\, data_address[9], eee308, 1
instance = comp, \data_address[10]\, data_address[10], eee308, 1
instance = comp, \data_address[11]\, data_address[11], eee308, 1
instance = comp, \data_address[12]\, data_address[12], eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a8\, imRead_clk|altsyncram_component|auto_generated|ram_block1a8, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|address_reg_a[0]~feeder\, imRead_clk|altsyncram_component|auto_generated|address_reg_a[0]~feeder, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|address_reg_a[0]\, imRead_clk|altsyncram_component|auto_generated|address_reg_a[0], eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[0]\, imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[0], eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|address_reg_a[1]\, imRead_clk|altsyncram_component|auto_generated|address_reg_a[1], eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[1]\, imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[1], eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a32\, imRead_clk|altsyncram_component|auto_generated|ram_block1a32, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~0\, imRead_clk|altsyncram_component|auto_generated|mux2|_~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a44\, imRead_clk|altsyncram_component|auto_generated|ram_block1a44, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a20\, imRead_clk|altsyncram_component|auto_generated|ram_block1a20, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~1\, imRead_clk|altsyncram_component|auto_generated|mux2|_~1, eee308, 1
instance = comp, \imRead_hr|altsyncram_component|auto_generated|ram_block1a8\, imRead_hr|altsyncram_component|auto_generated|ram_block1a8, eee308, 1
instance = comp, \r~4\, r~4, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a56\, imRead_clk|altsyncram_component|auto_generated|ram_block1a56, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a68\, imRead_clk|altsyncram_component|auto_generated|ram_block1a68, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~2\, imRead_clk|altsyncram_component|auto_generated|mux2|_~2, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a92\, imRead_clk|altsyncram_component|auto_generated|ram_block1a92, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a80\, imRead_clk|altsyncram_component|auto_generated|ram_block1a80, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~3\, imRead_clk|altsyncram_component|auto_generated|mux2|_~3, eee308, 1
instance = comp, \r~5\, r~5, eee308, 1
instance = comp, \r~6\, r~6, eee308, 1
instance = comp, \r[0]~reg0\, r[0]~reg0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a33\, imRead_clk|altsyncram_component|auto_generated|ram_block1a33, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a9\, imRead_clk|altsyncram_component|auto_generated|ram_block1a9, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~4\, imRead_clk|altsyncram_component|auto_generated|mux2|_~4, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a21\, imRead_clk|altsyncram_component|auto_generated|ram_block1a21, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a45\, imRead_clk|altsyncram_component|auto_generated|ram_block1a45, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~5\, imRead_clk|altsyncram_component|auto_generated|mux2|_~5, eee308, 1
instance = comp, \imRead_hr|altsyncram_component|auto_generated|ram_block1a9\, imRead_hr|altsyncram_component|auto_generated|ram_block1a9, eee308, 1
instance = comp, \r~8\, r~8, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a9\, imRead_min|altsyncram_component|auto_generated|ram_block1a9, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a57\, imRead_clk|altsyncram_component|auto_generated|ram_block1a57, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a69\, imRead_clk|altsyncram_component|auto_generated|ram_block1a69, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~6\, imRead_clk|altsyncram_component|auto_generated|mux2|_~6, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a81\, imRead_clk|altsyncram_component|auto_generated|ram_block1a81, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a93\, imRead_clk|altsyncram_component|auto_generated|ram_block1a93, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~7\, imRead_clk|altsyncram_component|auto_generated|mux2|_~7, eee308, 1
instance = comp, \r~9\, r~9, eee308, 1
instance = comp, \r~7\, r~7, eee308, 1
instance = comp, \imRead_sec|altsyncram_component|auto_generated|ram_block1a9\, imRead_sec|altsyncram_component|auto_generated|ram_block1a9, eee308, 1
instance = comp, \r~10\, r~10, eee308, 1
instance = comp, \r[1]~reg0\, r[1]~reg0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a94\, imRead_clk|altsyncram_component|auto_generated|ram_block1a94, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a82\, imRead_clk|altsyncram_component|auto_generated|ram_block1a82, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a70\, imRead_clk|altsyncram_component|auto_generated|ram_block1a70, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a58\, imRead_clk|altsyncram_component|auto_generated|ram_block1a58, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~10\, imRead_clk|altsyncram_component|auto_generated|mux2|_~10, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~11\, imRead_clk|altsyncram_component|auto_generated|mux2|_~11, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a46\, imRead_clk|altsyncram_component|auto_generated|ram_block1a46, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a22\, imRead_clk|altsyncram_component|auto_generated|ram_block1a22, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a10\, imRead_clk|altsyncram_component|auto_generated|ram_block1a10, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a34\, imRead_clk|altsyncram_component|auto_generated|ram_block1a34, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~8\, imRead_clk|altsyncram_component|auto_generated|mux2|_~8, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~9\, imRead_clk|altsyncram_component|auto_generated|mux2|_~9, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a10\, imRead_min|altsyncram_component|auto_generated|ram_block1a10, eee308, 1
instance = comp, \imRead_hr|altsyncram_component|auto_generated|ram_block1a10\, imRead_hr|altsyncram_component|auto_generated|ram_block1a10, eee308, 1
instance = comp, \r~11\, r~11, eee308, 1
instance = comp, \r~12\, r~12, eee308, 1
instance = comp, \imRead_sec|altsyncram_component|auto_generated|ram_block1a10\, imRead_sec|altsyncram_component|auto_generated|ram_block1a10, eee308, 1
instance = comp, \r~13\, r~13, eee308, 1
instance = comp, \r[2]~reg0\, r[2]~reg0, eee308, 1
instance = comp, \imRead_sec|altsyncram_component|auto_generated|ram_block1a11\, imRead_sec|altsyncram_component|auto_generated|ram_block1a11, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a11\, imRead_min|altsyncram_component|auto_generated|ram_block1a11, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a11\, imRead_clk|altsyncram_component|auto_generated|ram_block1a11, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a35\, imRead_clk|altsyncram_component|auto_generated|ram_block1a35, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~12\, imRead_clk|altsyncram_component|auto_generated|mux2|_~12, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a23\, imRead_clk|altsyncram_component|auto_generated|ram_block1a23, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a47\, imRead_clk|altsyncram_component|auto_generated|ram_block1a47, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~13\, imRead_clk|altsyncram_component|auto_generated|mux2|_~13, eee308, 1
instance = comp, \imRead_hr|altsyncram_component|auto_generated|ram_block1a11\, imRead_hr|altsyncram_component|auto_generated|ram_block1a11, eee308, 1
instance = comp, \r~14\, r~14, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a71\, imRead_clk|altsyncram_component|auto_generated|ram_block1a71, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a59\, imRead_clk|altsyncram_component|auto_generated|ram_block1a59, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~14\, imRead_clk|altsyncram_component|auto_generated|mux2|_~14, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a83\, imRead_clk|altsyncram_component|auto_generated|ram_block1a83, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a95\, imRead_clk|altsyncram_component|auto_generated|ram_block1a95, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~15\, imRead_clk|altsyncram_component|auto_generated|mux2|_~15, eee308, 1
instance = comp, \r~15\, r~15, eee308, 1
instance = comp, \r~16\, r~16, eee308, 1
instance = comp, \r[3]~reg0\, r[3]~reg0, eee308, 1
instance = comp, \imRead_hr|altsyncram_component|auto_generated|ram_block1a4\, imRead_hr|altsyncram_component|auto_generated|ram_block1a4, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a4\, imRead_min|altsyncram_component|auto_generated|ram_block1a4, eee308, 1
instance = comp, \g~0\, g~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a88\, imRead_clk|altsyncram_component|auto_generated|ram_block1a88, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a76\, imRead_clk|altsyncram_component|auto_generated|ram_block1a76, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a64\, imRead_clk|altsyncram_component|auto_generated|ram_block1a64, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a52\, imRead_clk|altsyncram_component|auto_generated|ram_block1a52, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~18\, imRead_clk|altsyncram_component|auto_generated|mux2|_~18, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~19\, imRead_clk|altsyncram_component|auto_generated|mux2|_~19, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a28\, imRead_clk|altsyncram_component|auto_generated|ram_block1a28, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a4\, imRead_clk|altsyncram_component|auto_generated|ram_block1a4, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~16\, imRead_clk|altsyncram_component|auto_generated|mux2|_~16, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a40\, imRead_clk|altsyncram_component|auto_generated|ram_block1a40, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a16\, imRead_clk|altsyncram_component|auto_generated|ram_block1a16, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~17\, imRead_clk|altsyncram_component|auto_generated|mux2|_~17, eee308, 1
instance = comp, \g~1\, g~1, eee308, 1
instance = comp, \imRead_sec|altsyncram_component|auto_generated|ram_block1a4\, imRead_sec|altsyncram_component|auto_generated|ram_block1a4, eee308, 1
instance = comp, \g~2\, g~2, eee308, 1
instance = comp, \g[0]~reg0\, g[0]~reg0, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a5\, imRead_min|altsyncram_component|auto_generated|ram_block1a5, eee308, 1
instance = comp, \imRead_hr|altsyncram_component|auto_generated|ram_block1a5\, imRead_hr|altsyncram_component|auto_generated|ram_block1a5, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a17\, imRead_clk|altsyncram_component|auto_generated|ram_block1a17, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a5\, imRead_clk|altsyncram_component|auto_generated|ram_block1a5, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a29\, imRead_clk|altsyncram_component|auto_generated|ram_block1a29, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~20\, imRead_clk|altsyncram_component|auto_generated|mux2|_~20, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a41\, imRead_clk|altsyncram_component|auto_generated|ram_block1a41, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~21\, imRead_clk|altsyncram_component|auto_generated|mux2|_~21, eee308, 1
instance = comp, \g~3\, g~3, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a53\, imRead_clk|altsyncram_component|auto_generated|ram_block1a53, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a65\, imRead_clk|altsyncram_component|auto_generated|ram_block1a65, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~22\, imRead_clk|altsyncram_component|auto_generated|mux2|_~22, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a89\, imRead_clk|altsyncram_component|auto_generated|ram_block1a89, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a77\, imRead_clk|altsyncram_component|auto_generated|ram_block1a77, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~23\, imRead_clk|altsyncram_component|auto_generated|mux2|_~23, eee308, 1
instance = comp, \g~4\, g~4, eee308, 1
instance = comp, \imRead_sec|altsyncram_component|auto_generated|ram_block1a5\, imRead_sec|altsyncram_component|auto_generated|ram_block1a5, eee308, 1
instance = comp, \g~5\, g~5, eee308, 1
instance = comp, \g[1]~reg0\, g[1]~reg0, eee308, 1
instance = comp, \imRead_sec|altsyncram_component|auto_generated|ram_block1a6\, imRead_sec|altsyncram_component|auto_generated|ram_block1a6, eee308, 1
instance = comp, \imRead_hr|altsyncram_component|auto_generated|ram_block1a6\, imRead_hr|altsyncram_component|auto_generated|ram_block1a6, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a6\, imRead_min|altsyncram_component|auto_generated|ram_block1a6, eee308, 1
instance = comp, \g~6\, g~6, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a54\, imRead_clk|altsyncram_component|auto_generated|ram_block1a54, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a66\, imRead_clk|altsyncram_component|auto_generated|ram_block1a66, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~26\, imRead_clk|altsyncram_component|auto_generated|mux2|_~26, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a90\, imRead_clk|altsyncram_component|auto_generated|ram_block1a90, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a78\, imRead_clk|altsyncram_component|auto_generated|ram_block1a78, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~27\, imRead_clk|altsyncram_component|auto_generated|mux2|_~27, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a42\, imRead_clk|altsyncram_component|auto_generated|ram_block1a42, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a30\, imRead_clk|altsyncram_component|auto_generated|ram_block1a30, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a6\, imRead_clk|altsyncram_component|auto_generated|ram_block1a6, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~24\, imRead_clk|altsyncram_component|auto_generated|mux2|_~24, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a18\, imRead_clk|altsyncram_component|auto_generated|ram_block1a18, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~25\, imRead_clk|altsyncram_component|auto_generated|mux2|_~25, eee308, 1
instance = comp, \g~7\, g~7, eee308, 1
instance = comp, \g~8\, g~8, eee308, 1
instance = comp, \g[2]~reg0\, g[2]~reg0, eee308, 1
instance = comp, \imRead_sec|altsyncram_component|auto_generated|ram_block1a7\, imRead_sec|altsyncram_component|auto_generated|ram_block1a7, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a7\, imRead_min|altsyncram_component|auto_generated|ram_block1a7, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a19\, imRead_clk|altsyncram_component|auto_generated|ram_block1a19, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a43\, imRead_clk|altsyncram_component|auto_generated|ram_block1a43, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a31\, imRead_clk|altsyncram_component|auto_generated|ram_block1a31, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a7\, imRead_clk|altsyncram_component|auto_generated|ram_block1a7, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~28\, imRead_clk|altsyncram_component|auto_generated|mux2|_~28, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~29\, imRead_clk|altsyncram_component|auto_generated|mux2|_~29, eee308, 1
instance = comp, \imRead_hr|altsyncram_component|auto_generated|ram_block1a7\, imRead_hr|altsyncram_component|auto_generated|ram_block1a7, eee308, 1
instance = comp, \g~9\, g~9, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a55\, imRead_clk|altsyncram_component|auto_generated|ram_block1a55, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a67\, imRead_clk|altsyncram_component|auto_generated|ram_block1a67, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~30\, imRead_clk|altsyncram_component|auto_generated|mux2|_~30, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a91\, imRead_clk|altsyncram_component|auto_generated|ram_block1a91, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a79\, imRead_clk|altsyncram_component|auto_generated|ram_block1a79, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~31\, imRead_clk|altsyncram_component|auto_generated|mux2|_~31, eee308, 1
instance = comp, \g~10\, g~10, eee308, 1
instance = comp, \g~11\, g~11, eee308, 1
instance = comp, \g[3]~reg0\, g[3]~reg0, eee308, 1
instance = comp, \imRead_sec|altsyncram_component|auto_generated|ram_block1a0\, imRead_sec|altsyncram_component|auto_generated|ram_block1a0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a84\, imRead_clk|altsyncram_component|auto_generated|ram_block1a84, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a60\, imRead_clk|altsyncram_component|auto_generated|ram_block1a60, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a48\, imRead_clk|altsyncram_component|auto_generated|ram_block1a48, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~34\, imRead_clk|altsyncram_component|auto_generated|mux2|_~34, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a72\, imRead_clk|altsyncram_component|auto_generated|ram_block1a72, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~35\, imRead_clk|altsyncram_component|auto_generated|mux2|_~35, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a0\, imRead_clk|altsyncram_component|auto_generated|ram_block1a0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a24\, imRead_clk|altsyncram_component|auto_generated|ram_block1a24, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~32\, imRead_clk|altsyncram_component|auto_generated|mux2|_~32, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a36\, imRead_clk|altsyncram_component|auto_generated|ram_block1a36, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a12\, imRead_clk|altsyncram_component|auto_generated|ram_block1a12, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~33\, imRead_clk|altsyncram_component|auto_generated|mux2|_~33, eee308, 1
instance = comp, \imRead_hr|altsyncram_component|auto_generated|ram_block1a0\, imRead_hr|altsyncram_component|auto_generated|ram_block1a0, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a0\, imRead_min|altsyncram_component|auto_generated|ram_block1a0, eee308, 1
instance = comp, \b~1\, b~1, eee308, 1
instance = comp, \b~2\, b~2, eee308, 1
instance = comp, \b~3\, b~3, eee308, 1
instance = comp, \b[0]~reg0\, b[0]~reg0, eee308, 1
instance = comp, \imRead_sec|altsyncram_component|auto_generated|ram_block1a1\, imRead_sec|altsyncram_component|auto_generated|ram_block1a1, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a1\, imRead_min|altsyncram_component|auto_generated|ram_block1a1, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a85\, imRead_clk|altsyncram_component|auto_generated|ram_block1a85, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a61\, imRead_clk|altsyncram_component|auto_generated|ram_block1a61, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a49\, imRead_clk|altsyncram_component|auto_generated|ram_block1a49, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~38\, imRead_clk|altsyncram_component|auto_generated|mux2|_~38, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a73\, imRead_clk|altsyncram_component|auto_generated|ram_block1a73, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~39\, imRead_clk|altsyncram_component|auto_generated|mux2|_~39, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a37\, imRead_clk|altsyncram_component|auto_generated|ram_block1a37, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a1\, imRead_clk|altsyncram_component|auto_generated|ram_block1a1, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a25\, imRead_clk|altsyncram_component|auto_generated|ram_block1a25, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~36\, imRead_clk|altsyncram_component|auto_generated|mux2|_~36, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a13\, imRead_clk|altsyncram_component|auto_generated|ram_block1a13, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~37\, imRead_clk|altsyncram_component|auto_generated|mux2|_~37, eee308, 1
instance = comp, \imRead_hr|altsyncram_component|auto_generated|ram_block1a1\, imRead_hr|altsyncram_component|auto_generated|ram_block1a1, eee308, 1
instance = comp, \b~4\, b~4, eee308, 1
instance = comp, \b~5\, b~5, eee308, 1
instance = comp, \b~6\, b~6, eee308, 1
instance = comp, \b[1]~reg0\, b[1]~reg0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a14\, imRead_clk|altsyncram_component|auto_generated|ram_block1a14, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a38\, imRead_clk|altsyncram_component|auto_generated|ram_block1a38, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a2\, imRead_clk|altsyncram_component|auto_generated|ram_block1a2, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a26\, imRead_clk|altsyncram_component|auto_generated|ram_block1a26, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~40\, imRead_clk|altsyncram_component|auto_generated|mux2|_~40, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~41\, imRead_clk|altsyncram_component|auto_generated|mux2|_~41, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a2\, imRead_min|altsyncram_component|auto_generated|ram_block1a2, eee308, 1
instance = comp, \imRead_hr|altsyncram_component|auto_generated|ram_block1a2\, imRead_hr|altsyncram_component|auto_generated|ram_block1a2, eee308, 1
instance = comp, \b~7\, b~7, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a50\, imRead_clk|altsyncram_component|auto_generated|ram_block1a50, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a62\, imRead_clk|altsyncram_component|auto_generated|ram_block1a62, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~42\, imRead_clk|altsyncram_component|auto_generated|mux2|_~42, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a74\, imRead_clk|altsyncram_component|auto_generated|ram_block1a74, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a86\, imRead_clk|altsyncram_component|auto_generated|ram_block1a86, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~43\, imRead_clk|altsyncram_component|auto_generated|mux2|_~43, eee308, 1
instance = comp, \b~8\, b~8, eee308, 1
instance = comp, \imRead_sec|altsyncram_component|auto_generated|ram_block1a2\, imRead_sec|altsyncram_component|auto_generated|ram_block1a2, eee308, 1
instance = comp, \b~9\, b~9, eee308, 1
instance = comp, \b[2]~reg0\, b[2]~reg0, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a3\, imRead_min|altsyncram_component|auto_generated|ram_block1a3, eee308, 1
instance = comp, \imRead_hr|altsyncram_component|auto_generated|ram_block1a3\, imRead_hr|altsyncram_component|auto_generated|ram_block1a3, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a39\, imRead_clk|altsyncram_component|auto_generated|ram_block1a39, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a15\, imRead_clk|altsyncram_component|auto_generated|ram_block1a15, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a27\, imRead_clk|altsyncram_component|auto_generated|ram_block1a27, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a3\, imRead_clk|altsyncram_component|auto_generated|ram_block1a3, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~44\, imRead_clk|altsyncram_component|auto_generated|mux2|_~44, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~45\, imRead_clk|altsyncram_component|auto_generated|mux2|_~45, eee308, 1
instance = comp, \b~10\, b~10, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a63\, imRead_clk|altsyncram_component|auto_generated|ram_block1a63, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a51\, imRead_clk|altsyncram_component|auto_generated|ram_block1a51, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~46\, imRead_clk|altsyncram_component|auto_generated|mux2|_~46, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a87\, imRead_clk|altsyncram_component|auto_generated|ram_block1a87, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a75\, imRead_clk|altsyncram_component|auto_generated|ram_block1a75, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~47\, imRead_clk|altsyncram_component|auto_generated|mux2|_~47, eee308, 1
instance = comp, \b~11\, b~11, eee308, 1
instance = comp, \imRead_sec|altsyncram_component|auto_generated|ram_block1a3\, imRead_sec|altsyncram_component|auto_generated|ram_block1a3, eee308, 1
instance = comp, \b~12\, b~12, eee308, 1
instance = comp, \b[3]~reg0\, b[3]~reg0, eee308, 1
instance = comp, \process_1~28\, process_1~28, eee308, 1
instance = comp, \process_1~29\, process_1~29, eee308, 1
instance = comp, \hsync~reg0\, hsync~reg0, eee308, 1
instance = comp, \process_1~30\, process_1~30, eee308, 1
instance = comp, \process_1~31\, process_1~31, eee308, 1
instance = comp, \vsync~reg0\, vsync~reg0, eee308, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, eee308, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, eee308, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, eee308, 1
