<?xml version="1.0"?>
<!--
Copyright (c) 2017 Microchip Technology Inc.

SPDX-License-Identifier: Apache-2.0

Licensed under the Apache License, Version 2.0 (the "License"); you may
not use this file except in compliance with the License.
You may obtain a copy of the Licence at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an AS IS BASIS, WITHOUT
WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.

-->
<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="4.4" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
  <file timestamp="2021-01-20T19:13:34Z"/>
  <variants>
    <variant ordercode="WBZ451" package="LGA39" pinout="LGA39" speedmax="64000000" tempmin="-40" tempmax="85" vccmin="1.90" vccmax="3.60"/>
  </variants>
  <devices>
    <device name="WBZ451" architecture="CORTEX-M4" family="WBZ45" series="BZ45">
      <address-spaces>
        <address-space id="base" name="base" start="0" size="0x100000000" endianness="little">
          <memory-segment name="CMCC" start="0x03000000" size="0x1000000" type="io" rw="RW"/>
          <memory-segment name="CMCC_DATARAM" start="0x3000000" size="0x1000" type="io" rw="RW"/>
          <memory-segment name="CMCC_TAGRAM" start="0x3001000" size="0x400" type="io" rw="RW"/>
          <memory-segment name="CMCC_VALIDRAM" start="0x3002000" size="0x40" type="io" rw="RW"/>
          <memory-segment name="HSRAM" start="0x20000000" size="0x20000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="HSRAM_ETB" start="0x20000000" size="0x8000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="HSRAM_RET1" start="0x20000000" size="0x8000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="PBA" start="0x40000000" size="0x1000000" type="io" rw="RW"/>
          <memory-segment name="PBB" start="0x41000000" size="0x1000000" type="io" rw="RW"/>
          <memory-segment name="PBC" start="0x42000000" size="0x1000000" type="io" rw="RW"/>
          <memory-segment name="PB_PIC" start="0x44000000" size="0x20000" type="io" rw="RW"/>
          <memory-segment name="BKUPRAM" start="0x44014000" size="0x2000" type="ram" rw="RW"/>
          <memory-segment name="FLASH" start="0x01000000" size="0x100000" type="flash" pagesize="4096" rw="RW" exec="true"/>
          <memory-segment name="PPB" start="0xE0000000" size="0x100000" type="io" rw="RW"/>
          <memory-segment name="QSPI" start="0x04000000" size="0x1000000" type="other" rw="RW" exec="true" external="true"/>
          <memory-segment name="SCS" start="0xE000E000" size="0x00001000" type="io" rw="RW"/>
          <memory-segment name="BOOT_FLASH" start="0x00000000" size="0x5E00" type="flash" rw="RW" exec="true"/>
        </address-space>
        <address-space id="fuses" name="fuses" start="0x00000000" size="0x20000000" endianness="little"/>
      </address-spaces>
      <parameters>
        <param name="LITTLE_ENDIAN" value="1"/>
        <param name="NUM_IRQ" value="40"/>
        <param name="__CM4_REV" value="0x0001"/>
        <param name="__DEBUG_LVL" value="3"/>
        <param name="__FPU_PRESENT" value="1"/>
        <param name="__MPU_PRESENT" value="1"/>
        <param name="__NVIC_PRIO_BITS" value="3"/>
        <param name="__TRACE_LVL" value="2"/>
        <param name="__VTOR_PRESENT" value="1"/>
        <param name="__Vendor_SysTickConfig" value="0"/>
        <param caption="ARM architecture or not" name="__ARCH_ARM" value="1"/>
        <param caption="Primary Oscillator Input Default Frequency" name="__POSC_DEF_FREQ" value="16000000"/>
        <param caption="RFPLL Default Frequency" name="__RFPLL_DEF_FREQ" value="96000000"/>
        <param caption="Secondary Oscillator Input Default Frequency" name="__SOSC_DEF_FREQ" value="32768"/>
        <param caption="System Clock Default Frequency" name="__SYS_DEF_FREQ" value="64000000"/>
        <param caption="FRC Default Frequency" name="__FRC_DEF_FREQ" value="8000000"/>
        <param caption="REFCLKI Pin Input Default Frequency" name="__REFCLKI_DEF_FREQ" value="8000000"/>
        <param caption="Peripheral Bus 1 Default Clock Frequency" name="__PB1_DEF_FREQ" value="64000000"/>
        <param caption="Peripheral Bus 2 Default Clock Frequency" name="__PB2_DEF_FREQ" value="64000000"/>
        <param caption="Peripheral Bus 3 Default Clock Frequency" name="__PB3_DEF_FREQ" value="6400000"/>
        <param caption="Reference Clock 1 Default Frequency" name="__REFCLK1_DEF_FREQ" value="64000000"/>
        <param caption="Reference Clock 2 Default Frequency" name="__REFCLK2_DEF_FREQ" value="64000000"/>
        <param caption="Reference Clock 3 Default Frequency" name="__REFCLK3_DEF_FREQ" value="64000000"/>
        <param caption="Reference Clock 4 Default Frequency" name="__REFCLK4_DEF_FREQ" value="64000000"/>
        <param caption="Reference Clock 5 Default Frequency" name="__REFCLK5_DEF_FREQ" value="64000000"/>
        <param caption="Reference Clock 6 Default Frequency" name="__REFCLK6_DEF_FREQ" value="64000000"/>
        <param caption="Number of DMA Channels" name="__NUM_DMA_CHANNELS" value="16"/>
      </parameters>
      <peripherals>
        <module name="AC" id="U2501" version="1.0.0">
          <instance name="AC">
            <register-group name="AC" name-in-module="AC" address-space="base" offset="0x42001C00"/>
            <signals>
              <signal group="AIN" index="0" pad="PB02"/>
              <signal group="AIN" index="1" pad="PB03"/>
              <signal group="AIN" index="2" pad="PB00"/>
              <signal group="AIN" index="3" pad="PB01"/>
              <signal group="CMP" index="0" pad="PA02"/>
              <signal group="CMP" index="1" pad="PA01"/>
              <signal group="CMP" index="1" pad="PA06"/>
            </signals>
            <parameters>
              <param name="COMPCTRL_MUXNEG_OPAMP" value="7"/>
              <param name="GCLK_ID" value="20"/>
              <param name="IMPLEMENTS_VDBLR" value="0"/>
              <param name="NUM_CMP" value="2"/>
              <param name="PAIRS" value="1"/>
              <param name="SPEED_LEVELS" value="2"/>
              <param name="INSTANCE_ID" value="71"/>
              <param name="LOAD_CALIB" value="0"/>
            </parameters>
          </instance>
        </module>
        <module name="ADCHS" id="02508" version="1.0">
          <instance name="ADCHS">
            <register-group name="ADCHS" name-in-module="ADCHS" address-space="base" offset="0x44001400"/>
            <signals>
              <signal group="AIN" index="0" pad="PB04"/>
              <signal group="AIN" index="1" pad="PB05"/>
              <signal group="AIN" index="2" pad="PB06"/>
              <signal group="AIN" index="3" pad="PB07"/>
              <signal group="AIN" index="4" pad="PB00"/>
              <signal group="AIN" index="5" pad="PB01"/>
              <signal group="AIN" index="6" pad="PB02"/>
              <signal group="AIN" index="7" pad="PB03"/>
              <signal group="ANN" index="0" pad="PB06"/>
            </signals>
            <parameters>
              <param name="AIN_8" value="8" caption="BandGap Reference (internal AN8)"/>
              <param name="AIN_9" value="9" caption="IVref 1.2V (internal AN9)"/>
              <param name="AIN_10" value="10" caption="VBAT/2 (internal AN10)"/>
              <param name="AIN_11" value="11" caption="CTMU Temperature Sensor (internal AN11)"/>
            </parameters>
          </instance>
        </module>
        <module name="AES" id="U2238" version="2.2.0">
          <instance name="AES">
            <register-group name="AES" name-in-module="AES" address-space="base" offset="0x42000400"/>
            <parameters>
              <param name="DMAC_ID_RD" value="42" caption="DMA DATA Read trigger"/>
              <param name="DMAC_ID_WR" value="41" caption="DMA DATA Write trigger"/>
              <param name="FOUR_BYTE_OPERATION" value="1" caption="Byte Operation"/>
              <param name="GCM" value="1" caption="GCM"/>
              <param name="KEYLEN" value="2" caption="Key Length"/>
              <param name="INSTANCE_ID" value="65"/>
            </parameters>
          </instance>
        </module>
        <module name="BLE" id="U6667" version="1.0">
          <instance name="BLE">
            <register-group name="BLE" name-in-module="BLE" address-space="base" offset="0x41012000"/>
          </instance>
        </module>
        <module name="BTZBSYS" id="U9998" version="1.0.0">
          <instance name="BTZBSYS">
            <register-group name="BTZBSYS" name-in-module="BTZBSYS" address-space="base" offset="0x41014000"/>
          </instance>
        </module>
        <module name="CCL" id="U2225" version="1.1.0">
          <instance name="CCL">
            <register-group name="CCL" name-in-module="CCL" address-space="base" offset="0x42001800"/>
            <signals>
              <signal group="IN" index="0" function="1" pad="PA03" ioset="1"/>
              <signal group="IN" index="0" function="2" pad="PA07" ioset="1"/>
              <signal group="IN" index="0" function="3" pad="PA11" ioset="1"/>
              <signal group="IN" index="0" function="4" pad="PB00" ioset="1"/>
              <signal group="IN" index="0" function="5" pad="PB04" ioset="1"/>
              <signal group="IN" index="0" function="6" pad="PB08" ioset="1"/>
              <signal group="IN" index="0" function="7" pad="PB12" ioset="1"/>
              <signal group="IN" index="0" function="8" pad="PA02" ioset="1"/>
              <signal group="IN" index="0" function="9" pad="PA06" ioset="1"/>
              <signal group="IN" index="0" function="10" pad="PA10" ioset="1"/>
              <signal group="IN" index="0" function="11" pad="PA14" ioset="1"/>
              <signal group="IN" index="0" function="12" pad="PB03" ioset="1"/>
              <signal group="IN" index="0" function="13" pad="PB07" ioset="1"/>
              <signal group="IN" index="0" function="14" pad="PB11" ioset="1"/>
              <signal group="IN" index="0" function="15" pad="PA09" ioset="1"/>
              <signal group="IN" index="1" function="1" pad="PA04" ioset="2"/>
              <signal group="IN" index="1" function="2" pad="PA08" ioset="2"/>
              <signal group="IN" index="1" function="3" pad="PA12" ioset="2"/>
              <signal group="IN" index="1" function="4" pad="PB01" ioset="2"/>
              <signal group="IN" index="1" function="5" pad="PB05" ioset="2"/>
              <signal group="IN" index="1" function="6" pad="PB09" ioset="2"/>
              <signal group="IN" index="1" function="7" pad="PB13" ioset="2"/>
              <signal group="IN" index="1" function="8" pad="PA03" ioset="2"/>
              <signal group="IN" index="1" function="9" pad="PA07" ioset="2"/>
              <signal group="IN" index="1" function="10" pad="PA11" ioset="2"/>
              <signal group="IN" index="1" function="11" pad="PB00" ioset="2"/>
              <signal group="IN" index="1" function="12" pad="PB04" ioset="2"/>
              <signal group="IN" index="1" function="13" pad="PB08" ioset="2"/>
              <signal group="IN" index="1" function="14" pad="PB12" ioset="2"/>
              <signal group="IN" index="1" function="15" pad="PA00" ioset="2"/>
              <signal group="IN" index="2" function="1" pad="PA05" ioset="3"/>
              <signal group="IN" index="2" function="2" pad="PA09" ioset="3"/>
              <signal group="IN" index="2" function="3" pad="PA13" ioset="3"/>
              <signal group="IN" index="2" function="4" pad="PB02" ioset="3"/>
              <signal group="IN" index="2" function="5" pad="PB06" ioset="3"/>
              <signal group="IN" index="2" function="6" pad="PB10" ioset="3"/>
              <signal group="IN" index="2" function="7" pad="PA00" ioset="3"/>
              <signal group="IN" index="2" function="8" pad="PA04" ioset="3"/>
              <signal group="IN" index="2" function="9" pad="PA08" ioset="3"/>
              <signal group="IN" index="2" function="10" pad="PA12" ioset="3"/>
              <signal group="IN" index="2" function="11" pad="PB01" ioset="3"/>
              <signal group="IN" index="2" function="12" pad="PB05" ioset="3"/>
              <signal group="IN" index="2" function="13" pad="PB09" ioset="3"/>
              <signal group="IN" index="2" function="14" pad="PB13" ioset="3"/>
              <signal group="IN" index="2" function="15" pad="PA01" ioset="3"/>
              <signal group="IN" index="3" function="1" pad="PA03" ioset="1"/>
              <signal group="IN" index="3" function="2" pad="PA07" ioset="1"/>
              <signal group="IN" index="3" function="3" pad="PA11" ioset="1"/>
              <signal group="IN" index="3" function="4" pad="PB00" ioset="1"/>
              <signal group="IN" index="3" function="5" pad="PB04" ioset="1"/>
              <signal group="IN" index="3" function="6" pad="PB08" ioset="1"/>
              <signal group="IN" index="3" function="7" pad="PB12" ioset="1"/>
              <signal group="IN" index="3" function="8" pad="PA02" ioset="1"/>
              <signal group="IN" index="3" function="9" pad="PA06" ioset="1"/>
              <signal group="IN" index="3" function="10" pad="PA10" ioset="1"/>
              <signal group="IN" index="3" function="11" pad="PA14" ioset="1"/>
              <signal group="IN" index="3" function="12" pad="PB03" ioset="1"/>
              <signal group="IN" index="3" function="13" pad="PB07" ioset="1"/>
              <signal group="IN" index="3" function="14" pad="PB11" ioset="1"/>
              <signal group="IN" index="3" function="15" pad="PA09" ioset="1"/>
              <signal group="IN" index="4" function="1" pad="PA04" ioset="2"/>
              <signal group="IN" index="4" function="2" pad="PA08" ioset="2"/>
              <signal group="IN" index="4" function="3" pad="PA12" ioset="2"/>
              <signal group="IN" index="4" function="4" pad="PB01" ioset="2"/>
              <signal group="IN" index="4" function="5" pad="PB05" ioset="2"/>
              <signal group="IN" index="4" function="6" pad="PB09" ioset="2"/>
              <signal group="IN" index="4" function="7" pad="PB13" ioset="2"/>
              <signal group="IN" index="4" function="8" pad="PA03" ioset="2"/>
              <signal group="IN" index="4" function="9" pad="PA07" ioset="2"/>
              <signal group="IN" index="4" function="10" pad="PA11" ioset="2"/>
              <signal group="IN" index="4" function="11" pad="PB00" ioset="2"/>
              <signal group="IN" index="4" function="12" pad="PB04" ioset="2"/>
              <signal group="IN" index="4" function="13" pad="PB08" ioset="2"/>
              <signal group="IN" index="4" function="14" pad="PB12" ioset="2"/>
              <signal group="IN" index="4" function="15" pad="PA00" ioset="2"/>
              <signal group="IN" index="5" function="1" pad="PA05" ioset="3"/>
              <signal group="IN" index="5" function="2" pad="PA09" ioset="3"/>
              <signal group="IN" index="5" function="3" pad="PA13" ioset="3"/>
              <signal group="IN" index="5" function="4" pad="PB02" ioset="3"/>
              <signal group="IN" index="5" function="5" pad="PB06" ioset="3"/>
              <signal group="IN" index="5" function="6" pad="PB10" ioset="3"/>
              <signal group="IN" index="5" function="7" pad="PA00" ioset="3"/>
              <signal group="IN" index="5" function="8" pad="PA04" ioset="3"/>
              <signal group="IN" index="5" function="9" pad="PA08" ioset="3"/>
              <signal group="IN" index="5" function="10" pad="PA12" ioset="3"/>
              <signal group="IN" index="5" function="11" pad="PB01" ioset="3"/>
              <signal group="IN" index="5" function="12" pad="PB05" ioset="3"/>
              <signal group="IN" index="5" function="13" pad="PB09" ioset="3"/>
              <signal group="IN" index="5" function="14" pad="PB13" ioset="3"/>
              <signal group="IN" index="5" function="15" pad="PA01" ioset="3"/>
              <signal group="OUT" index="0" function="28" pad="PA00" ioset="3"/>
              <signal group="OUT" index="0" function="28" pad="PA01" ioset="3"/>
              <signal group="OUT" index="0" function="28" pad="PA03" ioset="3"/>
              <signal group="OUT" index="0" function="28" pad="PA04" ioset="3"/>
              <signal group="OUT" index="0" function="28" pad="PA05" ioset="3"/>
              <signal group="OUT" index="0" function="28" pad="PA08" ioset="3"/>
              <signal group="OUT" index="0" function="28" pad="PA09" ioset="3"/>
              <signal group="OUT" index="0" function="28" pad="PA13" ioset="3"/>
              <signal group="OUT" index="0" function="28" pad="PB01" ioset="3"/>
              <signal group="OUT" index="0" function="28" pad="PB02" ioset="3"/>
              <signal group="OUT" index="0" function="28" pad="PB05" ioset="3"/>
              <signal group="OUT" index="0" function="28" pad="PB06" ioset="3"/>
              <signal group="OUT" index="0" function="28" pad="PB09" ioset="3"/>
              <signal group="OUT" index="0" function="28" pad="PB10" ioset="3"/>
              <signal group="OUT" index="0" function="28" pad="PB13" ioset="3"/>
              <signal group="OUT" index="1" function="28" pad="PA01" ioset="4"/>
              <signal group="OUT" index="1" function="28" pad="PA02" ioset="4"/>
              <signal group="OUT" index="1" function="28" pad="PA04" ioset="4"/>
              <signal group="OUT" index="1" function="28" pad="PA05" ioset="4"/>
              <signal group="OUT" index="1" function="28" pad="PA06" ioset="4"/>
              <signal group="OUT" index="1" function="28" pad="PA08" ioset="4"/>
              <signal group="OUT" index="1" function="28" pad="PA09" ioset="4"/>
              <signal group="OUT" index="1" function="28" pad="PA10" ioset="4"/>
              <signal group="OUT" index="1" function="28" pad="PA13" ioset="4"/>
              <signal group="OUT" index="1" function="28" pad="PA14" ioset="4"/>
              <signal group="OUT" index="1" function="28" pad="PB02" ioset="4"/>
              <signal group="OUT" index="1" function="28" pad="PB03" ioset="4"/>
              <signal group="OUT" index="1" function="28" pad="PB06" ioset="4"/>
              <signal group="OUT" index="1" function="28" pad="PB07" ioset="4"/>
              <signal group="OUT" index="1" function="28" pad="PB10" ioset="4"/>
              <signal group="OUT" index="1" function="28" pad="PB11" ioset="4"/>
            </signals>
            <parameters>
              <param name="GCLK_ID" value="0"/>
              <param name="LUT_NUM" value="2"/>
              <param name="SEQ_NUM" value="2"/>
              <param name="INSTANCE_ID" value="70"/>
            </parameters>
          </instance>
        </module>
        <module name="CFG" id="U500" version="1.0">
          <instance name="CFG">
            <register-group name="CFG" name-in-module="CFG" address-space="base" offset="0x44000000"/>
          </instance>
        </module>
        <module name="CMCC" id="U2015" version="6.0.0">
          <instance name="CMCC">
            <register-group name="CMCC" name-in-module="CMCC" address-space="base" offset="0x41002000"/>
            <parameters>
              <param name="INSTANCE_ID" value="33"/>
            </parameters>
          </instance>
        </module>
        <module name="CRU" id="03100" version="1.0">
          <instance name="CRU">
            <register-group name="CRU" name-in-module="CRU" address-space="base" offset="0x44000a00"/>
          </instance>
        </module>
        <module name="RCON" id="03100" version="1.0">
          <instance name="RCON">
            <register-group name="RCON" name-in-module="RCON" address-space="base" offset="0x44000a00"/>
          </instance>
        </module>
        <module name="DMAC" id="U2503" version="1.0.0">
          <instance name="DMAC">
            <register-group name="DMAC" name-in-module="DMAC" address-space="base" offset="0x41004000"/>
            <parameters>
              <param name="BURST" value="1"/>
              <param name="CH_BITS" value="5"/>
              <param name="CH_NUM" value="16"/>
              <param name="EVIN_NUM" value="8"/>
              <param name="EVOUT_NUM" value="4"/>
              <param name="FIFO_SIZE" value="16"/>
              <param name="LVL_BITS" value="2"/>
              <param name="LVL_NUM" value="4"/>
              <param name="QOSCTRL_D_RESETVALUE" value="2"/>
              <param name="QOSCTRL_F_RESETVALUE" value="2"/>
              <param name="QOSCTRL_WRB_RESETVALUE" value="2"/>
              <param name="TRIG_BITS" value="7"/>
              <param name="TRIG_NUM" value="85"/>
              <param name="INSTANCE_ID" value="34"/>
              <param name="CHANNEL0_INT_SRC" value="6" caption="DMA Channel 0 Interrupt"/>
              <param name="CHANNEL1_INT_SRC" value="6" caption="DMA Channel 1 Interrupt"/>
              <param name="CHANNEL2_INT_SRC" value="6" caption="DMA Channel 2 Interrupt"/>
              <param name="CHANNEL3_INT_SRC" value="6" caption="DMA Channel 3 Interrupt"/>
              <param name="CHANNEL4_INT_SRC" value="7" caption="DMA Channel 4 Interrupt"/>
              <param name="CHANNEL5_INT_SRC" value="7" caption="DMA Channel 5 Interrupt"/>
              <param name="CHANNEL6_INT_SRC" value="7" caption="DMA Channel 6 Interrupt"/>
              <param name="CHANNEL7_INT_SRC" value="7" caption="DMA Channel 7 Interrupt"/>
              <param name="CHANNEL8_INT_SRC" value="7" caption="DMA Channel 8 Interrupt"/>
              <param name="CHANNEL9_INT_SRC" value="7" caption="DMA Channel 9 Interrupt"/>
              <param name="CHANNEL10_INT_SRC" value="7" caption="DMA Channel 10 Interrupt"/>
              <param name="CHANNEL11_INT_SRC" value="7" caption="DMA Channel 11 Interrupt"/>
              <param name="CHANNEL12_INT_SRC" value="7" caption="DMA Channel 12 Interrupt"/>
              <param name="CHANNEL13_INT_SRC" value="7" caption="DMA Channel 13 Interrupt"/>
              <param name="CHANNEL14_INT_SRC" value="7" caption="DMA Channel 14 Interrupt"/>
              <param name="CHANNEL15_INT_SRC" value="7" caption="DMA Channel 15 Interrupt"/>
            </parameters>
          </instance>
        </module>
        <module name="DMT" id="01520" version="1.0">
          <instance name="DMT">
            <register-group name="DMT" name-in-module="DMT" address-space="base" offset="0x44000E00"/>
          </instance>
        </module>
        <module name="DSCON" id="01348" version="1.0">
          <instance name="DSCON">
            <register-group name="DSCON" name-in-module="DSCON" address-space="base" offset="0x42011000"/>
            <parameters>
              <param name="INSTANCE_ID" value="79"/>
            </parameters>
          </instance>
        </module>
        <module name="DSU" id="U2410" version="1.0.0">
          <instance name="DSU">
            <register-group name="DSU" name-in-module="DSU" address-space="base" offset="0x41000000"/>
            <parameters>
              <param name="DMAC_ID_DCC0" value="2"/>
              <param name="DMAC_ID_DCC1" value="3"/>
              <param name="INSTANCE_ID" value="32"/>
            </parameters>
          </instance>
        </module>
        <module name="EIC" id="U2254" version="3.0.0">
          <instance name="EIC">
            <register-group name="EIC" name-in-module="EIC" address-space="base" offset="0x40000800"/>
            <signals>
              <signal group="EXTINT" index="0" function="1" pad="PA03" ioset="1"/>
              <signal group="EXTINT" index="0" function="2" pad="PA07" ioset="1"/>
              <signal group="EXTINT" index="0" function="3" pad="PA11" ioset="1"/>
              <signal group="EXTINT" index="0" function="4" pad="PB00" ioset="1"/>
              <signal group="EXTINT" index="0" function="5" pad="PB04" ioset="1"/>
              <signal group="EXTINT" index="0" function="6" pad="PB08" ioset="1"/>
              <signal group="EXTINT" index="0" function="7" pad="PB12" ioset="1"/>
              <signal group="EXTINT" index="0" function="8" pad="PA02" ioset="1"/>
              <signal group="EXTINT" index="0" function="9" pad="PA06" ioset="1"/>
              <signal group="EXTINT" index="0" function="10" pad="PA10" ioset="1"/>
              <signal group="EXTINT" index="0" function="11" pad="PA14" ioset="1"/>
              <signal group="EXTINT" index="0" function="12" pad="PB03" ioset="1"/>
              <signal group="EXTINT" index="0" function="13" pad="PB07" ioset="1"/>
              <signal group="EXTINT" index="0" function="14" pad="PB11" ioset="1"/>
              <signal group="EXTINT" index="0" function="15" pad="PA09" ioset="1"/>
              <signal group="EXTINT" index="1" function="1" pad="PA04" ioset="2"/>
              <signal group="EXTINT" index="1" function="2" pad="PA08" ioset="2"/>
              <signal group="EXTINT" index="1" function="3" pad="PA12" ioset="2"/>
              <signal group="EXTINT" index="1" function="4" pad="PB01" ioset="2"/>
              <signal group="EXTINT" index="1" function="5" pad="PB05" ioset="2"/>
              <signal group="EXTINT" index="1" function="6" pad="PB09" ioset="2"/>
              <signal group="EXTINT" index="1" function="7" pad="PB13" ioset="2"/>
              <signal group="EXTINT" index="1" function="8" pad="PA03" ioset="2"/>
              <signal group="EXTINT" index="1" function="9" pad="PA07" ioset="2"/>
              <signal group="EXTINT" index="1" function="10" pad="PA11" ioset="2"/>
              <signal group="EXTINT" index="1" function="11" pad="PB00" ioset="2"/>
              <signal group="EXTINT" index="1" function="12" pad="PB04" ioset="2"/>
              <signal group="EXTINT" index="1" function="13" pad="PB08" ioset="2"/>
              <signal group="EXTINT" index="1" function="14" pad="PB12" ioset="2"/>
              <signal group="EXTINT" index="1" function="15" pad="PA00" ioset="2"/>
              <signal group="EXTINT" index="2" function="1" pad="PA05" ioset="3"/>
              <signal group="EXTINT" index="2" function="2" pad="PA09" ioset="3"/>
              <signal group="EXTINT" index="2" function="3" pad="PA13" ioset="3"/>
              <signal group="EXTINT" index="2" function="4" pad="PB02" ioset="3"/>
              <signal group="EXTINT" index="2" function="5" pad="PB06" ioset="3"/>
              <signal group="EXTINT" index="2" function="6" pad="PB10" ioset="3"/>
              <signal group="EXTINT" index="2" function="7" pad="PA00" ioset="3"/>
              <signal group="EXTINT" index="2" function="8" pad="PA04" ioset="3"/>
              <signal group="EXTINT" index="2" function="9" pad="PA08" ioset="3"/>
              <signal group="EXTINT" index="2" function="10" pad="PA12" ioset="3"/>
              <signal group="EXTINT" index="2" function="11" pad="PB01" ioset="3"/>
              <signal group="EXTINT" index="2" function="12" pad="PB05" ioset="3"/>
              <signal group="EXTINT" index="2" function="13" pad="PB09" ioset="3"/>
              <signal group="EXTINT" index="2" function="14" pad="PB13" ioset="3"/>
              <signal group="EXTINT" index="2" function="15" pad="PA01" ioset="3"/>
              <signal group="EXTINT" index="3" function="1" pad="PA06" ioset="4"/>
              <signal group="EXTINT" index="3" function="2" pad="PA10" ioset="4"/>
              <signal group="EXTINT" index="3" function="3" pad="PA14" ioset="4"/>
              <signal group="EXTINT" index="3" function="4" pad="PB03" ioset="4"/>
              <signal group="EXTINT" index="3" function="5" pad="PB07" ioset="4"/>
              <signal group="EXTINT" index="3" function="6" pad="PB11" ioset="4"/>
              <signal group="EXTINT" index="3" function="7" pad="PA01" ioset="4"/>
              <signal group="EXTINT" index="3" function="8" pad="PA05" ioset="4"/>
              <signal group="EXTINT" index="3" function="9" pad="PA09" ioset="4"/>
              <signal group="EXTINT" index="3" function="10" pad="PA13" ioset="4"/>
              <signal group="EXTINT" index="3" function="11" pad="PB02" ioset="4"/>
              <signal group="EXTINT" index="3" function="12" pad="PB06" ioset="4"/>
              <signal group="EXTINT" index="3" function="13" pad="PB10" ioset="4"/>
              <signal group="EXTINT" index="3" function="14" pad="PA08" ioset="4"/>
              <signal group="EXTINT" index="3" function="15" pad="PA02" ioset="4"/>
              <signal group="NMI" function="1" pad="PA06" ioset="4"/>
              <signal group="NMI" function="2" pad="PA10" ioset="4"/>
              <signal group="NMI" function="3" pad="PA14" ioset="4"/>
              <signal group="NMI" function="4" pad="PB03" ioset="4"/>
              <signal group="NMI" function="5" pad="PB07" ioset="4"/>
              <signal group="NMI" function="6" pad="PB11" ioset="4"/>
              <signal group="NMI" function="7" pad="PA01" ioset="4"/>
              <signal group="NMI" function="8" pad="PA05" ioset="4"/>
              <signal group="NMI" function="9" pad="PA09" ioset="4"/>
              <signal group="NMI" function="10" pad="PA13" ioset="4"/>
              <signal group="NMI" function="11" pad="PB02" ioset="4"/>
              <signal group="NMI" function="12" pad="PB06" ioset="4"/>
              <signal group="NMI" function="13" pad="PB10" ioset="4"/>
              <signal group="NMI" function="14" pad="PA08" ioset="4"/>
              <signal group="NMI" function="15" pad="PA02" ioset="4"/>
            </signals>
            <parameters>
              <param name="EXTINT_NUM" value="4"/>
              <param name="GCLK_ID" value="0"/>
              <param name="NUMBER_OF_CONFIG_REGS" value="2"/>
              <param name="NUMBER_OF_DPRESCALER_REGS" value="2"/>
              <param name="NUMBER_OF_INTERRUPTS" value="4"/>
              <param name="INSTANCE_ID" value="2"/>
            </parameters>
          </instance>
        </module>
        <module name="EVSYS" id="U2504" version="1.0.0">
          <instance name="EVSYS">
            <register-group name="EVSYS" name-in-module="EVSYS" address-space="base" offset="0x41006000"/>
            <parameters>
              <param name="ASYNCHRONOUS_CHANNELS" value="0xFFFFF000"/>
              <param name="CHANNELS" value="32" caption="Total Number of Channels"/>
              <param name="CHANNELS_BITS" value="5" caption="Number of bits to select Channel"/>
              <param name="EXTEVT_NUM" value="0" caption="Number of External Event Generators"/>
              <param name="GCLK_ID_0" value="8" caption="Index of Generic Clock 0"/>
              <param name="GCLK_ID_1" value="9" caption="Index of Generic Clock 1"/>
              <param name="GCLK_ID_2" value="10" caption="Index of Generic Clock 2"/>
              <param name="GCLK_ID_3" value="11" caption="Index of Generic Clock 3"/>
              <param name="GCLK_ID_4" value="12" caption="Index of Generic Clock 4"/>
              <param name="GCLK_ID_5" value="13" caption="Index of Generic Clock 5"/>
              <param name="GCLK_ID_6" value="14" caption="Index of Generic Clock 6"/>
              <param name="GCLK_ID_7" value="15" caption="Index of Generic Clock 7"/>
              <param name="GCLK_ID_8" value="16" caption="Index of Generic Clock 8"/>
              <param name="GCLK_ID_9" value="17" caption="Index of Generic Clock 9"/>
              <param name="GCLK_ID_10" value="18" caption="Index of Generic Clock 10"/>
              <param name="GCLK_ID_11" value="19" caption="Index of Generic Clock 11"/>
              <param name="GENERATORS" value="69" caption="Total Number of Event Generators"/>
              <param name="GENERATORS_BITS" value="7" caption="Number of bits to select Event Generator"/>
              <param name="SYNCH_NUM" value="12" caption="Number of Synchronous Channels"/>
              <param name="SYNCH_NUM_BITS" value="4" caption="Number of bits to select Synchronous Channels"/>
              <param name="USERS" value="52" caption="Total Number of Event Users"/>
              <param name="USERS_BITS" value="6" caption="Number of bits to select Event User"/>
              <param name="INSTANCE_ID" value="35"/>
            </parameters>
          </instance>
        </module>
        <module name="NVM" id="03140" version="1.0">
          <instance name="NVM">
            <register-group name="NVM" name-in-module="NVM" address-space="base" offset="0x44000600"/>
            <parameters>
              <param name="PAGE_SIZE" value="4096"/>
              <param name="ROW_SIZE" value="1024"/>
            </parameters>
          </instance>
        </module>
        <module name="FREQM" id="U2257" version="1.1.0">
          <instance name="FREQM">
            <register-group name="FREQM" name-in-module="FREQM" address-space="base" offset="0x40000400"/>
            <parameters>
              <param name="GCLK_ID_MSR" value="2"/>
              <param name="GCLK_ID_REF" value="1"/>
              <param name="INSTANCE_ID" value="1"/>
            </parameters>
          </instance>
        </module>
        <module name="FUSES" id="U2409" version="1.0.0">
          <instance name="FUSES">
            <register-group address-space="fuses" name="USER_FUSES" name-in-module="USER_FUSES" offset="0x00045E80"/>
          </instance>
        </module>
        <module name="GPIO" id="02467" version="1.0">
          <instance name="GPIOA">
            <register-group name="GPIOA" name-in-module="GPIO" address-space="base" offset="0x44002200"/>
            <signals>
              <signal group="RA" index="0" function="GPIO" pad="pa0"/>
              <signal group="RA" index="1" function="GPIO" pad="pa1"/>
              <signal group="RA" index="2" function="GPIO" pad="pa2"/>
              <signal group="RA" index="3" function="GPIO" pad="pa3"/>
              <signal group="RA" index="4" function="GPIO" pad="pa4"/>
              <signal group="RA" index="5" function="GPIO" pad="pa5"/>
              <signal group="RA" index="6" function="GPIO" pad="pa6"/>
              <signal group="RA" index="7" function="GPIO" pad="pa7"/>
              <signal group="RA" index="8" function="GPIO" pad="pa8"/>
              <signal group="RA" index="9" function="GPIO" pad="pa9"/>
              <signal group="RA" index="10" function="GPIO" pad="pa10"/>
              <signal group="RA" index="13" function="GPIO" pad="pa13"/>
              <signal group="RA" index="14" function="GPIO" pad="pa14"/>
              <signal group="IOCA" index="0" function="GPIO" pad="pa0"/>
              <signal group="IOCA" index="1" function="GPIO" pad="pa1"/>
              <signal group="IOCA" index="2" function="GPIO" pad="pa2"/>
              <signal group="IOCA" index="3" function="GPIO" pad="pa3"/>
              <signal group="IOCA" index="4" function="GPIO" pad="pa4"/>
              <signal group="IOCA" index="5" function="GPIO" pad="pa5"/>
              <signal group="IOCA" index="6" function="GPIO" pad="pa6"/>
              <signal group="IOCA" index="7" function="GPIO" pad="pa7"/>
              <signal group="IOCA" index="8" function="GPIO" pad="pa8"/>
              <signal group="IOCA" index="9" function="GPIO" pad="pa9"/>
              <signal group="IOCA" index="10" function="GPIO" pad="pa10"/>
              <signal group="IOCA" index="13" function="GPIO" pad="pa13"/>
              <signal group="IOCA" index="14" function="GPIO" pad="pa14"/>
            </signals>
          </instance>
          <instance name="GPIOB">
            <register-group name="GPIOB" name-in-module="GPIO" address-space="base" offset="0x44002300"/>
            <signals>
              <signal group="RB" index="0" function="GPIO" pad="pb0"/>
              <signal group="RB" index="1" function="GPIO" pad="pb1"/>
              <signal group="RB" index="2" function="GPIO" pad="pb2"/>
              <signal group="RB" index="3" function="GPIO" pad="pb3"/>
              <signal group="RB" index="4" function="GPIO" pad="pb4"/>
              <signal group="RB" index="5" function="GPIO" pad="pb5"/>
              <signal group="RB" index="6" function="GPIO" pad="pb6"/>
              <signal group="RB" index="7" function="GPIO" pad="pb7"/>
              <signal group="RB" index="8" function="GPIO" pad="pb8"/>
              <signal group="RB" index="9" function="GPIO" pad="pb9"/>
              <signal group="RB" index="10" function="GPIO" pad="pb10"/>
              <signal group="RB" index="11" function="GPIO" pad="pb11"/>
              <signal group="RB" index="12" function="GPIO" pad="pb12"/>
              <signal group="RB" index="13" function="GPIO" pad="pb13"/>
              <signal group="IOCB" index="0" function="GPIO" pad="pb0"/>
              <signal group="IOCB" index="1" function="GPIO" pad="pb1"/>
              <signal group="IOCB" index="2" function="GPIO" pad="pb2"/>
              <signal group="IOCB" index="3" function="GPIO" pad="pb3"/>
              <signal group="IOCB" index="4" function="GPIO" pad="pb4"/>
              <signal group="IOCB" index="5" function="GPIO" pad="pb5"/>
              <signal group="IOCB" index="6" function="GPIO" pad="pb6"/>
              <signal group="IOCB" index="7" function="GPIO" pad="pb7"/>
              <signal group="IOCB" index="8" function="GPIO" pad="pb8"/>
              <signal group="IOCB" index="9" function="GPIO" pad="pb9"/>
              <signal group="IOCB" index="10" function="GPIO" pad="pb10"/>
              <signal group="IOCB" index="11" function="GPIO" pad="pb11"/>
              <signal group="IOCB" index="12" function="GPIO" pad="pb12"/>
              <signal group="IOCB" index="13" function="GPIO" pad="pb13"/>
            </signals>
          </instance>
        </module>
        <module name="HMATRIXB" id="I7638" version="2.1.4">
          <instance name="HMATRIX">
            <register-group name="HMATRIX" name-in-module="HMATRIXB" address-space="base" offset="0x42002400"/>
            <parameters>
              <param name="MASTER_NUM" value="8"/>
              <param name="MASTER_CM4_S" value="0"/>
              <param name="MASTER_CMCC" value="1"/>
              <param name="MASTER_PICOP_MEM" value="2"/>
              <param name="MASTER_PICOP_IO" value="3"/>
              <param name="MASTER_DMAC_DTWR" value="4"/>
              <param name="MASTER_DMAC_DTRD" value="5"/>
              <param name="MASTER_ICM" value="6"/>
              <param name="MASTER_DSU" value="7"/>
              <param name="SLAVE_NUM" value="14"/>
              <param name="SLAVE_FLASH" value="0"/>
              <param name="SLAVE_FLASH_ALT" value="1"/>
              <param name="SLAVE_SEEPROM" value="2"/>
              <param name="SLAVE_RAMCM4S" value="3"/>
              <param name="SLAVE_RAMPPPDSU" value="4"/>
              <param name="SLAVE_RAMDMAWR" value="5"/>
              <param name="SLAVE_RAMDMACICM" value="6"/>
              <param name="SLAVE_HPB0" value="7"/>
              <param name="SLAVE_HPB1" value="8"/>
              <param name="SLAVE_HPB2" value="9"/>
              <param name="SLAVE_HPB3" value="10"/>
              <param name="SLAVE_SDHC0" value="12"/>
              <param name="SLAVE_QSPI" value="14"/>
              <param name="SLAVE_BKUPRAM" value="15"/>
              <param name="INSTANCE_ID" value="73"/>
            </parameters>
          </instance>
        </module>
        <module name="ICM" id="U2010" version="1.2.0">
          <instance name="ICM">
            <register-group name="ICM" name-in-module="ICM" address-space="base" offset="0x42002C00"/>
            <parameters>
              <param name="INSTANCE_ID" value="75"/>
            </parameters>
          </instance>
        </module>
        <module name="PAC" id="U2120" version="1.2.0">
          <instance name="PAC">
            <register-group name="PAC" name-in-module="PAC" address-space="base" offset="0x40000000"/>
            <parameters>
              <param name="HPB_NUM" value="4"/>
              <param name="INSTANCE_ID" value="0"/>
            </parameters>
          </instance>
        </module>
        <module name="PCHE" id="920" version="1.0">
          <instance name="PCHE">
            <register-group name="PCHE" name-in-module="PCHE" address-space="base" offset="0x44012400"/>
          </instance>
        </module>
        <module name="PFW" id="910" version="1.0">
          <instance name="PFW">
            <register-group name="PFW" name-in-module="PFW" address-space="base" offset="0x44000800"/>
          </instance>
        </module>
        <module name="PMU" id="U80" version="1.0">
          <instance name="PMU">
            <register-group name="PMU" name-in-module="PMU" address-space="base" offset="0x44013E00"/>
            <signals>
              <signal group="INT" index="0" pad="PB04"/>
            </signals>
          </instance>
        </module>
        <module name="PPS" id="U148" version="1.0">
          <instance name="PPS">
            <register-group name="PPS" name-in-module="PPS" address-space="base" offset="0x44001000"/>
            <signals>
              <signal group="RPA0" pad="PA00"/>
              <signal group="RPA1" pad="PA01"/>
              <signal group="RPA2" pad="PA02"/>
              <signal group="RPA3" pad="PA03"/>
              <signal group="RPA4" pad="PA04"/>
              <signal group="RPA5" pad="PA05"/>
              <signal group="RPA6" pad="PA06"/>
              <signal group="RPA7" pad="PA07"/>
              <signal group="RPA8" pad="PA08"/>
              <signal group="RPA9" pad="PA09"/>
              <signal group="RPA10" pad="PA10"/>
              <signal group="RPA13" pad="PA13"/>
              <signal group="RPA14" pad="PA14"/>
              <signal group="RPB0" pad="PB00"/>
              <signal group="RPB1" pad="PB01"/>
              <signal group="RPB2" pad="PB02"/>
              <signal group="RPB3" pad="PB03"/>
              <signal group="RPB4" pad="PB04"/>
              <signal group="RPB5" pad="PB05"/>
              <signal group="RPB6" pad="PB06"/>
              <signal group="RPB7" pad="PB07"/>
              <signal group="RPB8" pad="PB08"/>
              <signal group="RPB9" pad="PB09"/>
              <signal group="RPB10" pad="PB10"/>
              <signal group="RPB11" pad="PB11"/>
              <signal group="RPB12" pad="PB12"/>
              <signal group="RPB13" pad="PB13"/>
            </signals>
          </instance>
        </module>
        <module name="PUKCC" id="U2009" version="2.5.0">
          <instance name="PUKCC">
            <parameters>
              <param name="RAM_ADDR_SIZE" value="12"/>
              <param name="ROM_ADDR_SIZE" value="16"/>
              <param name="INSTANCE_ID" value="76"/>
            </parameters>
          </instance>
        </module>
        <module name="QSPI" id="U2008" version="1.6.3">
          <instance name="QSPI">
            <register-group name="QSPI" name-in-module="QSPI" address-space="base" offset="0x42000000"/>
            <parameters>
              <param name="DMAC_ID_RX" value="43"/>
              <param name="DMAC_ID_TX" value="44"/>
              <param name="HADDR_MSB" value="23"/>
              <param name="OCMS" value="1"/>
              <param name="INSTANCE_ID" value="64"/>
            </parameters>
            <signals>
              <signal group="QSPI_CS" function="QSPI" pad="PB10"/>
              <signal group="QSPI_DATA0" function="QSPI" pad="PB12"/>
              <signal group="QSPI_DATA1" function="QSPI" pad="PB13"/>
              <signal group="QSPI_DATA2" function="QSPI" pad="PA00"/>
              <signal group="QSPI_DATA3" function="QSPI" pad="PA01"/>
              <signal group="QSPI_SCK" function="QSPI" pad="PB11"/>
            </signals>
          </instance>
        </module>
        <module name="RAMECC" id="U2268" version="1.0.0">
          <instance name="RAMECC">
            <register-group name="RAMECC" name-in-module="RAMECC" address-space="base" offset="0x41008000"/>
            <parameters>
              <param name="RAMADDR_BITS" value="13"/>
              <param name="RAMBANK_NUM" value="4"/>
              <param name="INSTANCE_ID" value="36"/>
            </parameters>
          </instance>
        </module>
        <module name="RTC" id="U2250" version="2.1.0">
          <instance name="RTC">
            <register-group name="RTC" name-in-module="RTC" address-space="base" offset="0x42010000"/>
            <parameters>
              <param name="DMAC_ID_TIMESTAMP" value="1"/>
              <param name="GPR_NUM" value="4"/>
              <param name="NUM_OF_ALARMS" value="2"/>
              <param name="NUM_OF_BKREGS" value="8"/>
              <param name="NUM_OF_COMP16" value="4"/>
              <param name="NUM_OF_COMP32" value="2"/>
              <param name="NUM_OF_TAMPERS" value="5"/>
              <param name="PER_NUM" value="8"/>
              <param name="INSTANCE_ID" value="78"/>
            </parameters>
            <signals>
              <signal group="RTC_EVENT" function="RTCC" pad="PB13"/>
              <signal group="RTC_IN0" function="RTCC" pad="PA03"/>
              <signal group="RTC_IN0_ALT" function="RTCC" pad="PA09"/>
              <signal group="RTC_IN1" function="RTCC" pad="PA02"/>
              <signal group="RTC_IN2" function="RTCC" pad="PA01"/>
              <signal group="RTC_IN3" function="RTCC" pad="PA00"/>
              <signal group="RTC_OUT" function="RTCC" pad="PA01"/>
              <signal group="RTC_OUT_ALT" function="RTCC" pad="PA10"/>
            </signals>
          </instance>
        </module>
        <module name="SERCOM" id="U2201" version="5.0.0">
          <instance name="SERCOM0">
            <register-group name="SERCOM0" name-in-module="SERCOM" address-space="base" offset="0x40000c00"/>
            <parameters>
              <param name="CLK_REDUCTION" value="1"/>
              <param name="DLY_COMPENSATION" value="1"/>
              <param name="DMA" value="1"/>
              <param name="DMAC_ID_RX" value="4"/>
              <param name="DMAC_ID_TX" value="5"/>
              <param name="FIFO_DEPTH_POWER" value="1"/>
              <param name="GCLK_ID_CORE" value="3"/>
              <param name="INT_MSB" value="6"/>
              <param name="PMSB" value="3"/>
              <param name="RETENTION_SUPPORT" value="0"/>
              <param name="SE_CNT" value="1"/>
              <param name="SPI" value="1"/>
              <param name="SPI_HW_SS_CTRL" value="1"/>
              <param name="SPI_ICSPACE_EXT" value="1"/>
              <param name="SPI_OZMO" value="0"/>
              <param name="SPI_WAKE_ON_SSL" value="1"/>
              <param name="TTBIT_EXTENSION" value="1"/>
              <param name="TWIM" value="1"/>
              <param name="TWIS" value="1"/>
              <param name="TWIS_AUTO_ACK" value="1"/>
              <param name="TWIS_GROUP_CMD" value="1"/>
              <param name="TWIS_SDASETUP_CNT_SIZE" value="8"/>
              <param name="TWIS_SDASETUP_SIZE" value="4"/>
              <param name="TWIS_SUDAT" value="1"/>
              <param name="TWI_FASTMP" value="1"/>
              <param name="TWI_HSMODE" value="1"/>
              <param name="TWI_SCLSM_MODE" value="1"/>
              <param name="TWI_SMB_TIMEOUTS" value="1"/>
              <param name="TWI_TENBIT_ADR" value="1"/>
              <param name="USART" value="1"/>
              <param name="USART_AUTOBAUD" value="1"/>
              <param name="USART_COLDET" value="1"/>
              <param name="USART_FLOW_CTRL" value="1"/>
              <param name="USART_FRAC_BAUD" value="1"/>
              <param name="USART_IRDA" value="1"/>
              <param name="USART_ISO7816" value="1"/>
              <param name="USART_LIN_MASTER" value="1"/>
              <param name="USART_RS485" value="1"/>
              <param name="USART_SAMPA_EXT" value="1"/>
              <param name="USART_SAMPR_EXT" value="1"/>
              <param name="INSTANCE_ID" value="3"/>
            </parameters>
            <signals>
              <signal group="SERCOM0_PAD" index="0" function="SERCOM0" pad="PA05"/>
              <signal group="SERCOM0_PAD" index="1" function="SERCOM0" pad="PA06"/>
              <signal group="SERCOM0_PAD" index="2" function="SERCOM0" pad="PA03"/>
              <signal group="SERCOM0_PAD" index="3" function="SERCOM0" pad="PA04"/>
            </signals>
          </instance>
          <instance name="SERCOM1">
            <register-group name="SERCOM1" name-in-module="SERCOM" address-space="base" offset="0x40001000"/>
            <parameters>
              <param name="CLK_REDUCTION" value="1"/>
              <param name="DLY_COMPENSATION" value="1"/>
              <param name="DMA" value="1"/>
              <param name="DMAC_ID_RX" value="6"/>
              <param name="DMAC_ID_TX" value="7"/>
              <param name="FIFO_DEPTH_POWER" value="1"/>
              <param name="GCLK_ID_CORE" value="3"/>
              <param name="INT_MSB" value="6"/>
              <param name="PMSB" value="3"/>
              <param name="RETENTION_SUPPORT" value="0"/>
              <param name="SE_CNT" value="1"/>
              <param name="SPI" value="1"/>
              <param name="SPI_HW_SS_CTRL" value="1"/>
              <param name="SPI_ICSPACE_EXT" value="1"/>
              <param name="SPI_OZMO" value="0"/>
              <param name="SPI_WAKE_ON_SSL" value="1"/>
              <param name="TTBIT_EXTENSION" value="1"/>
              <param name="TWIM" value="1"/>
              <param name="TWIS" value="1"/>
              <param name="TWIS_AUTO_ACK" value="1"/>
              <param name="TWIS_GROUP_CMD" value="1"/>
              <param name="TWIS_SDASETUP_CNT_SIZE" value="8"/>
              <param name="TWIS_SDASETUP_SIZE" value="4"/>
              <param name="TWIS_SUDAT" value="1"/>
              <param name="TWI_FASTMP" value="1"/>
              <param name="TWI_HSMODE" value="1"/>
              <param name="TWI_SCLSM_MODE" value="1"/>
              <param name="TWI_SMB_TIMEOUTS" value="1"/>
              <param name="TWI_TENBIT_ADR" value="1"/>
              <param name="USART" value="1"/>
              <param name="USART_AUTOBAUD" value="1"/>
              <param name="USART_COLDET" value="1"/>
              <param name="USART_FLOW_CTRL" value="1"/>
              <param name="USART_FRAC_BAUD" value="1"/>
              <param name="USART_IRDA" value="1"/>
              <param name="USART_ISO7816" value="1"/>
              <param name="USART_LIN_MASTER" value="1"/>
              <param name="USART_RS485" value="1"/>
              <param name="USART_SAMPA_EXT" value="1"/>
              <param name="USART_SAMPR_EXT" value="1"/>
              <param name="INSTANCE_ID" value="4"/>
            </parameters>
            <signals>
              <signal group="SERCOM1_PAD" index="0" function="SERCOM1" pad="PA07"/>
              <signal group="SERCOM1_PAD" index="1" function="SERCOM1" pad="PA08"/>
              <signal group="SERCOM1_PAD" index="2" function="SERCOM1" pad="PA09"/>
              <signal group="SERCOM1_PAD" index="3" function="SERCOM1" pad="PA10"/>
            </signals>
          </instance>
          <instance name="SERCOM2">
            <register-group name="SERCOM2" name-in-module="SERCOM" address-space="base" offset="0x42000c00"/>
            <parameters>
              <param name="CLK_REDUCTION" value="1"/>
              <param name="DLY_COMPENSATION" value="1"/>
              <param name="DMA" value="1"/>
              <param name="DMAC_ID_RX" value="8"/>
              <param name="DMAC_ID_TX" value="9"/>
              <param name="FIFO_DEPTH_POWER" value="1"/>
              <param name="GCLK_ID_CORE" value="4"/>
              <param name="INT_MSB" value="6"/>
              <param name="PMSB" value="3"/>
              <param name="RETENTION_SUPPORT" value="0"/>
              <param name="SE_CNT" value="1"/>
              <param name="SPI" value="1"/>
              <param name="SPI_HW_SS_CTRL" value="1"/>
              <param name="SPI_ICSPACE_EXT" value="1"/>
              <param name="SPI_OZMO" value="0"/>
              <param name="SPI_WAKE_ON_SSL" value="1"/>
              <param name="TTBIT_EXTENSION" value="1"/>
              <param name="TWIM" value="1"/>
              <param name="TWIS" value="1"/>
              <param name="TWIS_AUTO_ACK" value="1"/>
              <param name="TWIS_GROUP_CMD" value="1"/>
              <param name="TWIS_SDASETUP_CNT_SIZE" value="8"/>
              <param name="TWIS_SDASETUP_SIZE" value="4"/>
              <param name="TWIS_SUDAT" value="1"/>
              <param name="TWI_FASTMP" value="1"/>
              <param name="TWI_HSMODE" value="1"/>
              <param name="TWI_SCLSM_MODE" value="1"/>
              <param name="TWI_SMB_TIMEOUTS" value="1"/>
              <param name="TWI_TENBIT_ADR" value="1"/>
              <param name="USART" value="1"/>
              <param name="USART_AUTOBAUD" value="1"/>
              <param name="USART_COLDET" value="1"/>
              <param name="USART_FLOW_CTRL" value="1"/>
              <param name="USART_FRAC_BAUD" value="1"/>
              <param name="USART_IRDA" value="1"/>
              <param name="USART_ISO7816" value="1"/>
              <param name="USART_LIN_MASTER" value="1"/>
              <param name="USART_RS485" value="1"/>
              <param name="USART_SAMPA_EXT" value="1"/>
              <param name="USART_SAMPR_EXT" value="1"/>
              <param name="INSTANCE_ID" value="67"/>
            </parameters>
            <signals>
              <signal group="SERCOM2_PAD" index="0" function="SERCOM2" pad="PA13"/>
              <signal group="SERCOM2_PAD" index="1" function="SERCOM2" pad="PA14"/>
            </signals>
          </instance>
          <instance name="SERCOM3">
            <register-group name="SERCOM3" name-in-module="SERCOM" address-space="base" offset="0x42001000"/>
            <parameters>
              <param name="CLK_REDUCTION" value="1"/>
              <param name="DLY_COMPENSATION" value="1"/>
              <param name="DMA" value="1"/>
              <param name="DMAC_ID_RX" value="10"/>
              <param name="DMAC_ID_TX" value="11"/>
              <param name="FIFO_DEPTH_POWER" value="1"/>
              <param name="GCLK_ID_CORE" value="4"/>
              <param name="INT_MSB" value="6"/>
              <param name="PMSB" value="3"/>
              <param name="RETENTION_SUPPORT" value="0"/>
              <param name="SE_CNT" value="1"/>
              <param name="SPI" value="1"/>
              <param name="SPI_HW_SS_CTRL" value="1"/>
              <param name="SPI_ICSPACE_EXT" value="1"/>
              <param name="SPI_OZMO" value="0"/>
              <param name="SPI_WAKE_ON_SSL" value="1"/>
              <param name="TTBIT_EXTENSION" value="1"/>
              <param name="TWIM" value="1"/>
              <param name="TWIS" value="1"/>
              <param name="TWIS_AUTO_ACK" value="1"/>
              <param name="TWIS_GROUP_CMD" value="1"/>
              <param name="TWIS_SDASETUP_CNT_SIZE" value="8"/>
              <param name="TWIS_SDASETUP_SIZE" value="4"/>
              <param name="TWIS_SUDAT" value="1"/>
              <param name="TWI_FASTMP" value="1"/>
              <param name="TWI_HSMODE" value="1"/>
              <param name="TWI_SCLSM_MODE" value="1"/>
              <param name="TWI_SMB_TIMEOUTS" value="1"/>
              <param name="TWI_TENBIT_ADR" value="1"/>
              <param name="USART" value="1"/>
              <param name="USART_AUTOBAUD" value="1"/>
              <param name="USART_COLDET" value="1"/>
              <param name="USART_FLOW_CTRL" value="1"/>
              <param name="USART_FRAC_BAUD" value="1"/>
              <param name="USART_IRDA" value="1"/>
              <param name="USART_ISO7816" value="1"/>
              <param name="USART_LIN_MASTER" value="1"/>
              <param name="USART_RS485" value="1"/>
              <param name="USART_SAMPA_EXT" value="1"/>
              <param name="USART_SAMPR_EXT" value="1"/>
              <param name="INSTANCE_ID" value="68"/>
            </parameters>
          </instance>
        </module>
        <module name="TC" id="U2249" version="3.0.0">
          <instance name="TC0">
            <register-group name="TC0" name-in-module="TC" address-space="base" offset="0x40001400"/>
            <parameters>
              <param name="CC_NUM" value="2"/>
              <param name="DMAC_ID_OVF" value="29"/>
              <param name="DMAC_ID_MC_0" value="30"/>
              <param name="DMAC_ID_MC_1" value="31"/>
              <param name="EXT" value="0"/>
              <param name="GCLK_ID" value="22"/>
              <param name="MASTER_SLAVE_MODE" value="1"/>
              <param name="OW_NUM" value="2"/>
              <param name="INSTANCE_ID" value="5"/>
            </parameters>
          </instance>
          <instance name="TC1">
            <register-group name="TC1" name-in-module="TC" address-space="base" offset="0x40001800"/>
            <parameters>
              <param name="CC_NUM" value="2"/>
              <param name="DMAC_ID_OVF" value="32"/>
              <param name="DMAC_ID_MC_0" value="33"/>
              <param name="DMAC_ID_MC_1" value="34"/>
              <param name="EXT" value="0"/>
              <param name="GCLK_ID" value="23"/>
              <param name="MASTER_SLAVE_MODE" value="2"/>
              <param name="OW_NUM" value="2"/>
              <param name="INSTANCE_ID" value="6"/>
            </parameters>
          </instance>
          <instance name="TC2">
            <register-group name="TC2" name-in-module="TC" address-space="base" offset="0x40001C00"/>
            <parameters>
              <param name="CC_NUM" value="2"/>
              <param name="DMAC_ID_OVF" value="35"/>
              <param name="DMAC_ID_MC_0" value="36"/>
              <param name="DMAC_ID_MC_1" value="37"/>
              <param name="EXT" value="0"/>
              <param name="GCLK_ID" value="6"/>
              <param name="MASTER_SLAVE_MODE" value="1"/>
              <param name="OW_NUM" value="2"/>
              <param name="INSTANCE_ID" value="7"/>
            </parameters>
          </instance>
          <instance name="TC3">
            <register-group name="TC3" name-in-module="TC" address-space="base" offset="0x40002000"/>
            <parameters>
              <param name="CC_NUM" value="2"/>
              <param name="DMAC_ID_OVF" value="38"/>
              <param name="DMAC_ID_MC_0" value="39"/>
              <param name="DMAC_ID_MC_1" value="40"/>
              <param name="EXT" value="0"/>
              <param name="GCLK_ID" value="6"/>
              <param name="MASTER_SLAVE_MODE" value="2"/>
              <param name="OW_NUM" value="2"/>
              <param name="INSTANCE_ID" value="8"/>
            </parameters>
          </instance>
        </module>
        <module name="TCC" id="U2213" version="3.1.0">
          <instance name="TCC0">
            <register-group name="TCC0" name-in-module="TCC" address-space="base" offset="0x40002400"/>
            <parameters>
              <param name="CC_NUM" value="6"/>
              <param name="DITHERING" value="1"/>
              <param name="DMAC_ID_OVF" value="12"/>
              <param name="DMAC_ID_MC_0" value="13"/>
              <param name="DMAC_ID_MC_1" value="14"/>
              <param name="DMAC_ID_MC_2" value="15"/>
              <param name="DMAC_ID_MC_3" value="16"/>
              <param name="DMAC_ID_MC_4" value="17"/>
              <param name="DMAC_ID_MC_5" value="18"/>
              <param name="DTI" value="1"/>
              <param name="EXT" value="31"/>
              <param name="GCLK_ID" value="21"/>
              <param name="MASTER_SLAVE_MODE" value="1"/>
              <param name="OTMX" value="1"/>
              <param name="OW_NUM" value="8"/>
              <param name="PG" value="1"/>
              <param name="SIZE" value="24"/>
              <param name="SWAP" value="1"/>
              <param name="INSTANCE_ID" value="9"/>
            </parameters>
          </instance>
          <instance name="TCC1">
            <register-group name="TCC1" name-in-module="TCC" address-space="base" offset="0x40002800"/>
            <parameters>
              <param name="CC_NUM" value="4"/>
              <param name="DITHERING" value="1"/>
              <param name="DMAC_ID_OVF" value="19"/>
              <param name="DMAC_ID_MC_0" value="20"/>
              <param name="DMAC_ID_MC_1" value="21"/>
              <param name="DMAC_ID_MC_2" value="22"/>
              <param name="DMAC_ID_MC_3" value="23"/>
              <param name="DMAC_ID_MC_4" value="24"/>
              <param name="DMAC_ID_MC_5" value="25"/>
              <param name="DTI" value="1"/>
              <param name="EXT" value="31"/>
              <param name="GCLK_ID" value="5"/>
              <param name="MASTER_SLAVE_MODE" value="2"/>
              <param name="OTMX" value="1"/>
              <param name="OW_NUM" value="8"/>
              <param name="PG" value="1"/>
              <param name="SIZE" value="24"/>
              <param name="SWAP" value="1"/>
              <param name="INSTANCE_ID" value="10"/>
            </parameters>
          </instance>
          <instance name="TCC2">
            <register-group name="TCC2" name-in-module="TCC" address-space="base" offset="0x40002c00"/>
            <parameters>
              <param name="CC_NUM" value="3"/>
              <param name="DITHERING" value="0"/>
              <param name="DMAC_ID_OVF" value="26"/>
              <param name="DMAC_ID_MC_0" value="27"/>
              <param name="DMAC_ID_MC_1" value="28"/>
              <param name="DTI" value="0"/>
              <param name="EXT" value="1"/>
              <param name="GCLK_ID" value="5"/>
              <param name="MASTER_SLAVE_MODE" value="0"/>
              <param name="OTMX" value="1"/>
              <param name="OW_NUM" value="3"/>
              <param name="PG" value="0"/>
              <param name="SIZE" value="16"/>
              <param name="SWAP" value="0"/>
              <param name="INSTANCE_ID" value="11"/>
            </parameters>
          </instance>
        </module>
        <module name="TRNG" id="U2242" version="1.1.0">
          <instance name="TRNG">
            <register-group name="TRNG" name-in-module="TRNG" address-space="base" offset="0x42002800"/>
            <parameters>
              <param name="INSTANCE_ID" value="74"/>
            </parameters>
          </instance>
        </module>
        <module name="WDT" id="02674" version="1.0">
          <instance name="WDT">
            <register-group name="WDT" name-in-module="WDT" address-space="base" offset="0x44000500"/>
          </instance>
        </module>
        <module name="CoreDebug" version="1.0.0">
          <instance name="CoreDebug">
            <register-group name="CoreDebug" name-in-module="CoreDebug" address-space="base" offset="0xE000EDF0"/>
          </instance>
        </module>
        <module name="DWT" version="1.0.0">
          <instance name="DWT">
            <register-group name="DWT" name-in-module="DWT" address-space="base" offset="0xE0001000"/>
          </instance>
        </module>
        <module name="ETM" version="1.0.0">
          <instance name="ETM">
            <register-group name="ETM" name-in-module="ETM" address-space="base" offset="0xE0041000"/>
          </instance>
        </module>
        <module name="FPU" version="1.0.0">
          <instance name="FPU">
            <register-group name="FPU" name-in-module="FPU" address-space="base" offset="0xE000EF30"/>
          </instance>
        </module>
        <module name="ITM" version="1.0.0">
          <instance name="ITM">
            <register-group name="ITM" name-in-module="ITM" address-space="base" offset="0xE0000000"/>
          </instance>
        </module>
        <module name="MPU" version="1.0.0">
          <instance name="MPU">
            <register-group name="MPU" name-in-module="MPU" address-space="base" offset="0xE000ED90"/>
          </instance>
        </module>
        <module name="NVIC" version="1.0.0">
          <instance name="NVIC">
            <register-group name="NVIC" name-in-module="NVIC" address-space="base" offset="0xE000E100"/>
            <parameters>
              <param name="NUM_IRQ" value="40" caption="Number of interrupt requests"/>
              <param name="__NVIC_PRIO_BITS" value="3" caption="Number of NVIC interrupt priority bits"/>
            </parameters>
          </instance>
        </module>
        <module name="SysTick" version="1.0.0">
          <instance name="SysTick">
            <register-group name="SysTick" name-in-module="SysTick" address-space="base" offset="0xE000E010"/>
          </instance>
        </module>
        <module name="SystemControl" version="1.0.0">
          <instance name="SystemControl">
            <register-group name="SystemControl" name-in-module="SystemControl" address-space="base" offset="0xE000E000"/>
          </instance>
        </module>
        <module name="TPI" version="1.0.0">
          <instance name="TPI">
            <register-group name="TPI" name-in-module="TPI" address-space="base" offset="0xE0040000"/>
            <signals>
              <signal group="TRD" index="0" pad="PB05"/>
              <signal group="TRD" index="1" pad="PB06"/>
              <signal group="TRD" index="2" pad="PB07"/>
              <signal group="TRD" index="3" pad="PB04"/>
              <signal group="TRCLK" pad="PA07"/>
            </signals>
            <parameters>
              <param name="GCLK_ID_TRACE" value="7"/>
            </parameters>
          </instance>
        </module>
        <module name="ZIGBEE" version="1.0">
          <instance name="ZIGBEE">
            <register-group name="ZIGBEE" name-in-module="ZIGBEE" address-space="base" offset="0x41010000"/>
          </instance>
        </module>
        <module name="ARB" version="1.0">
          <instance name="ARB">
            <register-group name="ARB" name-in-module="ARB" address-space="base" offset="0x41011000"/>
          </instance>
        </module>
      </peripherals>
      <interrupts xmlns:header="http://www.atmel.com/schemas/avr-tools-device-file/header">
        <interrupt name="Reset" index="-15" caption="Reset Vector, invoked on Power up and warm reset" header:alternate-caption="Reset Vector"/>
        <interrupt name="NonMaskableInt" index="-14" caption="Non maskable Interrupt, cannot be stopped or preempted" header:alternate-caption="Non-maskable Interrupt"/>
        <interrupt name="HardFault" index="-13" caption="Hard Fault, all classes of Fault" header:alternate-caption="Hard Fault"/>
        <interrupt name="MemoryManagement" index="-12" caption="Memory Management, MPU mismatch, including Access Violation and No Match" header:alternate-caption="Memory Management Fault"/>
        <interrupt name="BusFault" index="-11" caption="Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory related Fault" header:alternate-caption="Bus Fault"/>
        <interrupt name="UsageFault" index="-10" caption="Usage Fault, i.e. Undef Instruction, Illegal State Transition" header:alternate-caption="Usage Fault"/>
        <interrupt name="SVCall" index="-5" caption="System Service Call via SVC instruction" header:alternate-caption="SuperVisor Call"/>
        <interrupt name="DebugMonitor" index="-4" caption="Debug Monitor" header:alternate-caption="Debug Monitor"/>
        <interrupt name="PendSV" index="-2" caption="Pendable request for system service" header:alternate-caption="Pendable SerVice"/>
        <interrupt name="SysTick" index="-1" caption="System Tick Timer"/>
        <interrupt name="RTC" index="0" module-instance="RTC" caption="Real Time Counter"/>
        <interrupt name="EIC" index="1" module-instance="EIC" caption="External Interrupt Controller"/>
        <interrupt name="FREQM" index="2" module-instance="FREQM" caption="Frequency Meter"/>
        <interrupt name="FLASH_CONTROL" index="3" module-instance="NVM" caption="Non-Volatile Memory"/>
        <interrupt name="CHANGE_NOTICE_A" index="4" module-instance="GPIOA" caption="PORT_A_INPUT_CHANGE_INTERRUPT"/>
        <interrupt name="CHANGE_NOTICE_B" index="5" module-instance="GPIOB" caption="PORT_B_INPUT_CHANGE_INTERRUPT"/>
        <interrupt name="DMAC_0_3" index="6" module-instance="DMAC" caption="DMA Channel 0..3"/>
        <interrupt name="DMAC_4_15" index="7" module-instance="DMAC" caption="DMA Channel 4..X"/>
        <interrupt name="EVSYS_0_3" index="8" module-instance="EVSYS" caption="Event System Channel 0..3"/>
        <interrupt name="EVSYS_4_11" index="9" module-instance="EVSYS" caption="Event System Channel 4..X"/>
        <interrupt name="PAC" index="10" module-instance="PAC" caption="Peripheral Access Controller"/>
        <interrupt name="RAMECC" index="11" module-instance="RAMECC" caption="RAM Error Correction Code"/>
        <interrupt name="SERCOM0" index="12" module-instance="SERCOM0" caption="Serial Communication Interface 0"/>
        <interrupt name="SERCOM1" index="13" module-instance="SERCOM1" caption="Serial Communication Interface 1"/>
        <interrupt name="SERCOM2" index="14" module-instance="SERCOM2" caption="Serial Communication Interface 2"/>
        <interrupt name="SERCOM3" index="15" module-instance="SERCOM3" caption="Serial Communication Interface 3"/>
        <interrupt name="TCC0" index="16" module-instance="TCC0" caption="Timer/Counter for Control Applications 0"/>
        <interrupt name="TCC1" index="17" module-instance="TCC1" caption="Timer/Counter for Control Applications 1"/>
        <interrupt name="TCC2" index="18" module-instance="TCC2" caption="Timer/Counter for Control Applications 2"/>
        <interrupt name="TC0" index="19" module-instance="TC0" caption="Timer/Counter 0"/>
        <interrupt name="TC1" index="20" module-instance="TC1" caption="Timer/Counter 1"/>
        <interrupt name="TC2" index="21" module-instance="TC2" caption="Timer/Counter 2"/>
        <interrupt name="TC3" index="22" module-instance="TC3" caption="Timer/Counter 3"/>
        <interrupt name="ADCHS" index="23" module-instance="ADCHS" caption="Analog-to-Digital Converter"/>
        <interrupt name="AC" index="24" module-instance="AC" caption="Analog Comparators"/>
        <interrupt name="AES" index="25" module-instance="AES" caption="Advanced Encryption Standard"/>
        <interrupt name="TRNG" index="26" module-instance="TRNG" caption="True Random Generator"/>
        <interrupt name="ICM" index="27" module-instance="ICM" caption="Integrity Check Monitor"/>
        <interrupt name="PUKCC" index="28" module-instance="PUKCC" caption="Public-Key Cryptography Controller"/>
        <interrupt name="QSPI" index="29" module-instance="QSPI" caption="Quad SPI interface"/>
        <interrupt name="ZB_INT0" index="30" module-instance="ZIGBEE" caption="ZIGBEE"/>
        <interrupt name="BT_INT0" index="31" module-instance="BLE" caption="Bluetooth 0"/>
        <interrupt name="BT_INT1" index="32" module-instance="BLE" caption="Bluetooth 0"/>
        <interrupt name="ARBITER" index="33" module-instance="ARB" caption="Radio Arbiter"/>
        <interrupt name="ADC_FAULT" index="34" module-instance="ADCHS" caption="ADC Fault Interrupt"/>
        <interrupt name="ADC_FCC" index="35" module-instance="ADCHS" caption="ADC FCC Interrupt"/>
        <interrupt name="ADC_BGVR_RDY" index="36" module-instance="ADCHS" caption="ADC BGVR Ready"/>
        <interrupt name="CLKI_WAKEUP_NMI" index="37" module-instance="BLE" caption="Bluetooth WAKEUP"/>
        <interrupt name="BT_LC" index="38" module-instance="BLE" caption="Bluetooth LC"/>
        <interrupt name="BT_RC" index="39" module-instance="BLE" caption="Bluetooth RC"/>
      </interrupts>
      <events>
        <generators>
          <generator name="RTC_PER_0" index="1" module-instance="RTC"/>
          <generator name="RTC_PER_1" index="2" module-instance="RTC"/>
          <generator name="RTC_PER_2" index="3" module-instance="RTC"/>
          <generator name="RTC_PER_3" index="4" module-instance="RTC"/>
          <generator name="RTC_PER_4" index="5" module-instance="RTC"/>
          <generator name="RTC_PER_5" index="6" module-instance="RTC"/>
          <generator name="RTC_PER_6" index="7" module-instance="RTC"/>
          <generator name="RTC_PER_7" index="8" module-instance="RTC"/>
          <generator name="RTC_CMP_0" index="9" module-instance="RTC"/>
          <generator name="RTC_CMP_1" index="10" module-instance="RTC"/>
          <generator name="RTC_CMP_2" index="11" module-instance="RTC"/>
          <generator name="RTC_CMP_3" index="12" module-instance="RTC"/>
          <generator name="RTC_TAMPER" index="13" module-instance="RTC"/>
          <generator name="RTC_OVF" index="14" module-instance="RTC"/>
          <generator name="EIC_EXTINT_0" index="15" module-instance="EIC"/>
          <generator name="EIC_EXTINT_1" index="16" module-instance="EIC"/>
          <generator name="EIC_EXTINT_2" index="17" module-instance="EIC"/>
          <generator name="EIC_EXTINT_3" index="18" module-instance="EIC"/>
          <generator name="DMAC_CH_0" index="19" module-instance="DMAC"/>
          <generator name="DMAC_CH_1" index="20" module-instance="DMAC"/>
          <generator name="DMAC_CH_2" index="21" module-instance="DMAC"/>
          <generator name="DMAC_CH_3" index="22" module-instance="DMAC"/>
          <generator name="PAC_ACCERR" index="23" module-instance="PAC"/>
          <generator name="TCC0_OVF" index="24" module-instance="TCC0"/>
          <generator name="TCC0_TRG" index="25" module-instance="TCC0"/>
          <generator name="TCC0_CNT" index="26" module-instance="TCC0"/>
          <generator name="TCC0_MC_0" index="27" module-instance="TCC0"/>
          <generator name="TCC0_MC_1" index="28" module-instance="TCC0"/>
          <generator name="TCC0_MC_2" index="29" module-instance="TCC0"/>
          <generator name="TCC0_MC_3" index="30" module-instance="TCC0"/>
          <generator name="TCC0_MC_4" index="31" module-instance="TCC0"/>
          <generator name="TCC0_MC_5" index="32" module-instance="TCC0"/>
          <generator name="TCC1_OVF" index="33" module-instance="TCC1"/>
          <generator name="TCC1_TRG" index="34" module-instance="TCC1"/>
          <generator name="TCC1_CNT" index="35" module-instance="TCC1"/>
          <generator name="TCC1_MCX_0" index="36" module-instance="TCC1"/>
          <generator name="TCC1_MCX_1" index="37" module-instance="TCC1"/>
          <generator name="TCC1_MCX_2" index="38" module-instance="TCC1"/>
          <generator name="TCC1_MCX_3" index="39" module-instance="TCC1"/>
          <generator name="TCC2_MCX_4" index="40" module-instance="TCC2"/>
          <generator name="TCC2_MCX_5" index="41" module-instance="TCC2"/>
          <generator name="TCC2_OVF" index="42" module-instance="TCC2"/>
          <generator name="TCC2_TRG" index="43" module-instance="TCC2"/>
          <generator name="TCC2_CNT" index="44" module-instance="TCC2"/>
          <generator name="TCC2_MCX_0" index="45" module-instance="TCC2"/>
          <generator name="TCC2_MCX_1" index="46" module-instance="TCC2"/>
          <generator name="TC0_OVF" index="47" module-instance="TC0"/>
          <generator name="TC0_MCX_0" index="48" module-instance="TC0"/>
          <generator name="TC0_MCX_1" index="49" module-instance="TC0"/>
          <generator name="TC1_OVF" index="50" module-instance="TC1"/>
          <generator name="TC1_MCX_0" index="51" module-instance="TC1"/>
          <generator name="TC1_MCX_1" index="52" module-instance="TC1"/>
          <generator name="TC2_OVF" index="53" module-instance="TC2"/>
          <generator name="TC2_MCX_0" index="54" module-instance="TC2"/>
          <generator name="TC2_MCX_1" index="55" module-instance="TC2"/>
          <generator name="TC3_OVF" index="56" module-instance="TC3"/>
          <generator name="TC3_MCX_0" index="57" module-instance="TC3"/>
          <generator name="TC3_MCX_1" index="58" module-instance="TC3"/>
          <generator name="ADC_RESRDY" index="59" module-instance="ADCHS"/>
          <generator name="AC_COMP_0" index="62" module-instance="AC"/>
          <generator name="AC_COMP_1" index="63" module-instance="AC"/>
          <generator name="AC_WIN_0" index="64" module-instance="AC"/>
          <generator name="TRNG_READY" index="65" module-instance="TRNG"/>
          <generator name="CCL_LUTOUT_0" index="66" module-instance="CCL"/>
          <generator name="CCL_LUTOUT_1" index="67" module-instance="CCL"/>
          <generator name="ZB_TX_TS_ACT" index="68" module-instance="ZBT"/>
          <generator name="ZB_RX_TS_ACT" index="69" module-instance="ZBT"/>
        </generators>
        <users>
          <user name="RTC_TAMPER" index="0" module-instance="RTC"/>
          <user name="DMAC_CH_0" index="1" module-instance="DMAC"/>
          <user name="DMAC_CH_1" index="2" module-instance="DMAC"/>
          <user name="DMAC_CH_2" index="3" module-instance="DMAC"/>
          <user name="DMAC_CH_3" index="4" module-instance="DMAC"/>
          <user name="DMAC_CH_4" index="5" module-instance="DMAC"/>
          <user name="DMAC_CH_5" index="6" module-instance="DMAC"/>
          <user name="DMAC_CH_6" index="7" module-instance="DMAC"/>
          <user name="DMAC_CH_7" index="8" module-instance="DMAC"/>
          <user name="CM4_TRACE_START" index="9" module-instance="CM4"/>
          <user name="CM4_TRACE_STOP" index="10" module-instance="CM4"/>
          <user name="CM4_TRACE_TRIG" index="11" module-instance="CM4"/>
          <user name="TCC0_EV_0" index="12" module-instance="TCC0"/>
          <user name="TCC0_EV_1" index="13" module-instance="TCC0"/>
          <user name="TCC0_MC_0" index="14" module-instance="TCC0"/>
          <user name="TCC0_MC_1" index="15" module-instance="TCC0"/>
          <user name="TCC0_MC_2" index="16" module-instance="TCC0"/>
          <user name="TCC0_MC_3" index="17" module-instance="TCC0"/>
          <user name="TCC0_MC_4" index="18" module-instance="TCC0"/>
          <user name="TCC0_MC_5" index="19" module-instance="TCC0"/>
          <user name="TCC1_EV_0" index="20" module-instance="TCC1"/>
          <user name="TCC1_EV_1" index="21" module-instance="TCC1"/>
          <user name="TCC1_MC_0" index="22" module-instance="TCC1"/>
          <user name="TCC1_MC_1" index="23" module-instance="TCC1"/>
          <user name="TCC1_MC_2" index="24" module-instance="TCC1"/>
          <user name="TCC1_MC_3" index="25" module-instance="TCC1"/>
          <user name="TCC1_MC_4" index="26" module-instance="TCC1"/>
          <user name="TCC1_MC_5" index="27" module-instance="TCC1"/>
          <user name="TCC2_EV_0" index="28" module-instance="TCC2"/>
          <user name="TCC2_EV_1" index="29" module-instance="TCC2"/>
          <user name="TCC2_MC_0" index="30" module-instance="TCC2"/>
          <user name="TCC2_MC_1" index="31" module-instance="TCC2"/>
          <user name="TC0_EVU" index="32" module-instance="TC0"/>
          <user name="TC1_EVU" index="33" module-instance="TC1"/>
          <user name="TC2_EVU" index="34" module-instance="TC2"/>
          <user name="TC3_EVU" index="35" module-instance="TC3"/>
          <user name="ADC_TRIG_5" index="36" module-instance="ADCHS"/>
          <user name="ADC_TRIG_6" index="37" module-instance="ADCHS"/>
          <user name="ADC_TRIG_7" index="38" module-instance="ADCHS"/>
          <user name="ADC_TRIG_8" index="39" module-instance="ADCHS"/>
          <user name="ADC_TRIG_9" index="40" module-instance="ADCHS"/>
          <user name="ADC_TRIG_10" index="41" module-instance="ADCHS"/>
          <user name="ADC_TRIG_11" index="42" module-instance="ADCHS"/>
          <user name="ADC_TRIG_12" index="43" module-instance="ADCHS"/>
          <user name="ADC_TRIG_13" index="44" module-instance="ADCHS"/>
          <user name="ADC_TRIG_14" index="45" module-instance="ADCHS"/>
          <user name="ADC_TRIG_15" index="46" module-instance="ADCHS"/>
          <user name="ADC_TRIG_16" index="47" module-instance="ADCHS"/>
          <user name="AC_SOC_0" index="48" module-instance="AC"/>
          <user name="AC_SOC_1" index="49" module-instance="AC"/>
          <user name="CCL_LUTIN_0" index="50" module-instance="CCL"/>
          <user name="CCL_LUTIN_1" index="51" module-instance="CCL"/>
        </users>
      </events>
      <interfaces>
        <interface name="SWD" type="swd"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x09B8F053"/>
          <property name="DSU_DID" value="0x00009B8F"/>
        </property-group>
      </property-groups>
    </device>
  </devices>
  <modules>
    <module name="AC" id="U2501" version="1.0.0" caption="Analog Comparators">
      <register-group name="AC" caption="Analog Comparators">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
        </register>
        <register name="CTRLB" offset="0x1" rw="W" size="1" initval="0x00" caption="Control B">
          <bitfield name="START0" caption="Comparator 0 Start Comparison" mask="0x1"/>
          <bitfield name="START1" caption="Comparator 1 Start Comparison" mask="0x2"/>
        </register>
        <register name="EVCTRL" offset="0x2" rw="RW" size="2" initval="0x0000" caption="Event Control">
          <bitfield name="COMPEO0" caption="Comparator 0 Event Output Enable" mask="0x1"/>
          <bitfield name="COMPEO1" caption="Comparator 1 Event Output Enable" mask="0x2"/>
          <bitfield name="WINEO0" caption="Window 0 Event Output Enable" mask="0x10"/>
          <bitfield name="COMPEI0" caption="Comparator 0 Event Input Enable" mask="0x100"/>
          <bitfield name="COMPEI1" caption="Comparator 1 Event Input Enable" mask="0x200"/>
          <bitfield name="INVEI0" caption="Comparator 0 Input Event Invert Enable" mask="0x1000"/>
          <bitfield name="INVEI1" caption="Comparator 1 Input Event Invert Enable" mask="0x2000"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="COMP0" caption="Comparator 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="WIN0" caption="Window 0 Interrupt Enable" mask="0x10"/>
        </register>
        <register name="INTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="COMP0" caption="Comparator 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="WIN0" caption="Window 0 Interrupt Enable" mask="0x10"/>
        </register>
        <register name="INTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="COMP0" caption="Comparator 0" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1" mask="0x2"/>
          <bitfield name="WIN0" caption="Window 0" mask="0x10"/>
        </register>
        <register name="STATUSA" offset="0x7" rw="R" size="1" initval="0x00" caption="Status A">
          <bitfield name="STATE0" caption="Comparator 0 Current State" mask="0x1"/>
          <bitfield name="STATE1" caption="Comparator 1 Current State" mask="0x2"/>
          <bitfield name="WSTATE0" caption="Window 0 Current State" mask="0x30" values="AC_STATUSA__WSTATE0"/>
        </register>
        <register name="STATUSB" offset="0x8" rw="R" size="1" initval="0x00" caption="Status B">
          <bitfield name="READY0" caption="Comparator 0 Ready" mask="0x1"/>
          <bitfield name="READY1" caption="Comparator 1 Ready" mask="0x2"/>
        </register>
        <register name="DBGCTRL" offset="0x9" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Run" mask="0x1"/>
        </register>
        <register name="WINCTRL" offset="0xA" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Window Control">
          <bitfield name="WEN0" caption="Window 0 Mode Enable" mask="0x1"/>
          <bitfield name="WINTSEL0" caption="Window 0 Interrupt Selection" mask="0x6" values="AC_WINCTRL__WINTSEL0"/>
        </register>
        <register name="SCALER" offset="0xC" rw="RW" size="1" count="2" initval="0x00" caption="Scaler n">
          <bitfield name="VALUE" caption="Scaler Value" mask="0x3F"/>
        </register>
        <register name="COMPCTRL" offset="0x10" rw="RW" size="4" count="2" initval="0x00000000" caption="Comparator Control n">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="SINGLE" caption="Single-Shot Mode" mask="0x4"/>
          <bitfield name="INTSEL" caption="Interrupt Selection" mask="0x18" values="AC_COMPCTRL__INTSEL"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="MUXNEG" caption="Negative Input Mux Selection" mask="0x700" values="AC_COMPCTRL__MUXNEG"/>
          <bitfield name="MUXPOS" caption="Positive Input Mux Selection" mask="0x7000" values="AC_COMPCTRL__MUXPOS"/>
          <bitfield name="SWAP" caption="Swap Inputs and Invert" mask="0x8000"/>
          <bitfield name="SPEED" caption="Speed" mask="0x30000"/>
          <bitfield name="HYSTEN" caption="Hysteresis Enable" mask="0x80000"/>
          <bitfield name="FLEN" caption="Filter Length" mask="0x7000000" values="AC_COMPCTRL__FLEN"/>
          <bitfield name="OUT" caption="Output" mask="0x30000000" values="AC_COMPCTRL__OUT"/>
        </register>
        <register name="SYNCBUSY" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="WINCTRL" caption="WINCTRL Synchronization Busy" mask="0x4"/>
          <bitfield name="COMPCTRL0" caption="COMPCTRL 0 Synchronization Busy" mask="0x8"/>
          <bitfield name="COMPCTRL1" caption="COMPCTRL 1 Synchronization Busy" mask="0x10"/>
        </register>
        <register name="CALIB" offset="0x24" rw="RW" size="2" initval="0x0101" caption="Calibration">
          <bitfield name="BIAS0" caption="COMP0/1 Bias Scaling" mask="0x3"/>
        </register>
      </register-group>
      <value-group name="AC_STATUSA__WSTATE0">
        <value name="ABOVE" caption="Signal is above window" value="0"/>
        <value name="INSIDE" caption="Signal is inside window" value="1"/>
        <value name="BELOW" caption="Signal is below window" value="2"/>
      </value-group>
      <value-group name="AC_WINCTRL__WINTSEL0">
        <value name="ABOVE" caption="Interrupt on signal above window" value="0"/>
        <value name="INSIDE" caption="Interrupt on signal inside window" value="1"/>
        <value name="BELOW" caption="Interrupt on signal below window" value="2"/>
        <value name="OUTSIDE" caption="Interrupt on signal outside window" value="3"/>
      </value-group>
      <value-group name="AC_COMPCTRL__FLEN">
        <value name="OFF" caption="No filtering" value="0"/>
        <value name="MAJ3" caption="3-bit majority function (2 of 3)" value="1"/>
        <value name="MAJ5" caption="5-bit majority function (3 of 5)" value="2"/>
      </value-group>
      <value-group name="AC_COMPCTRL__INTSEL">
        <value name="TOGGLE" caption="Interrupt on comparator output toggle" value="0"/>
        <value name="RISING" caption="Interrupt on comparator output rising" value="1"/>
        <value name="FALLING" caption="Interrupt on comparator output falling" value="2"/>
        <value name="EOC" caption="Interrupt on end of comparison (single-shot mode only)" value="3"/>
      </value-group>
      <value-group name="AC_COMPCTRL__MUXNEG">
        <value name="PIN0" caption="I/O pin 0" value="0"/>
        <value name="PIN1" caption="I/O pin 1" value="1"/>
        <value name="PIN2" caption="I/O pin 2" value="2"/>
        <value name="PIN3" caption="I/O pin 3" value="3"/>
        <value name="GND" caption="Ground" value="4"/>
        <value name="VSCALE" caption="VDD scaler" value="5"/>
        <value name="BANDGAP" caption="Internal bandgap voltage" value="6"/>
        <value name="DAC" caption="DAC output" value="7"/>
      </value-group>
      <value-group name="AC_COMPCTRL__MUXPOS">
        <value name="PIN0" caption="I/O pin 0" value="0"/>
        <value name="PIN1" caption="I/O pin 1" value="1"/>
        <value name="PIN2" caption="I/O pin 2" value="2"/>
        <value name="PIN3" caption="I/O pin 3" value="3"/>
        <value name="VSCALE" caption="VDD Scaler" value="4"/>
      </value-group>
      <value-group name="AC_COMPCTRL__OUT">
        <value name="OFF" caption="The output of COMPn is not routed to the COMPn I/O port" value="0"/>
        <value name="ASYNC" caption="The asynchronous output of COMPn is routed to the COMPn I/O port" value="1"/>
        <value name="SYNC" caption="The synchronous output (including filtering) of COMPn is routed to the COMPn I/O port" value="2"/>
      </value-group>
    </module>
    <module name="ADCHS" id="02508" version="1.0" caption="12-bit Analog to Digital Converter">
      <register-group name="ADCHS" caption="">
        <register name="ADCCON1" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield caption="DMA to System RAM Buffer Length Size bits" mask="0x00000007" name="DMABL" values="ADCCON1__DMABL"/>
          <bitfield caption="Scan Trigger High Level/Positive Edge Sensitivity bit" mask="0x00000008" name="STRGLVL" values="ADCCON1__STRGLVL"/>
          <bitfield caption="Interrupt Vector Shift bits" mask="0x00000070" name="IRQVS" values="ADCCON1__IRQVS"/>
          <bitfield name="SCANEN" caption="" mask="0x100"/>
          <bitfield name="FSYUPB" caption="" mask="0x200"/>
          <bitfield name="FSYDMA" caption="" mask="0x400"/>
          <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="ADCCON1__SIDL"/>
          <bitfield name="FRZ" caption="" mask="0x4000"/>
          <bitfield caption="ADC Module Enable bit" mask="0x00008000" name="ON" values="ADCCON1__ON"/>
          <bitfield caption="Scan Trigger Source Select bits" mask="0x001F0000" name="STRGSRC" values="ADCCON1__STRGSRC"/>
          <bitfield caption="Shared ADC7 Resolution bits" mask="0x00600000" name="SELRES" values="ADCCON1__SELRES"/>
          <bitfield caption="Fractional Data Output Format bit" mask="0x00800000" name="FRACT" values="ADCCON1__FRACT"/>
        </register>
        <register name="ADCCON2" offset="0x10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield caption="Shared ADC Clock Divider bits" mask="0x0000007F" name="ADCDIV"/>
          <bitfield caption="Shared ADC Early Interrupt Select bits" mask="0x00000700" name="ADCEIS" values="ADCCON2__ADCEIS"/>
          <bitfield name="ENXCNVRT" caption="" mask="0x800"/>
          <bitfield caption="End of Scan Interrupt Enable bit" mask="0x00002000" name="EOSIEN" values="ADCCON2__EOSIEN"/>
          <bitfield caption="Band Gap/ Vref Voltage Fault Interrupt Enable bit" mask="0x00004000" name="REFFLTIEN" values="ADCCON2__REFFLTIEN"/>
          <bitfield caption="Band Gap/ Vref Voltage Ready Interrupt Enable bit" mask="0x00008000" name="BGVRIEN" values="ADCCON2__BGVRIEN"/>
          <bitfield caption="Sample Time for the Shared ADC (ADC7) bits" mask="0x03FF0000" name="SAMC"/>
          <bitfield caption="End of Scan Interrupt Status bit" mask="0x20000000" name="EOSRDY" values="ADCCON2__EOSRDY"/>
          <bitfield caption="Band Gap/ Vref / AVdd BOR Fault Status bit" mask="0x40000000" name="REFFLT" values="ADCCON2__REFFLT"/>
          <bitfield caption="Band Gap Voltage/ADC Reference Voltage Status bit" mask="0x80000000" name="BGVRRDY" values="ADCCON2__BGVRRDY"/>
        </register>
        <register name="ADCCON3" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield caption="Analog Input Select bits" mask="0x0000003F" name="ADINSEL" values="ADCCON3__ADINSEL"/>
          <bitfield caption="Global Software Trigger bit" mask="0x00000040" name="GSWTRG" values="ADCCON3__GSWTRG"/>
          <bitfield caption="Global Level Software Trigger bit" mask="0x00000080" name="GLSWTRG" values="ADCCON3__GLSWTRG"/>
          <bitfield caption="Individual ADC Input Conversion Request bit" mask="0x00000100" name="RQCNVRT" values="ADCCON3__RQCNVRT"/>
          <bitfield caption="Shared ADC7 Analog Input Sampling Enable bit " mask="0x00000200" name="SAMP" values="ADCCON3__SAMP"/>
          <bitfield caption="ADC Update Ready Status bit" mask="0x00000400" name="UPDRDY" values="ADCCON3__UPDRDY"/>
          <bitfield caption="Update Ready Interrupt Enable bit" mask="0x00000800" name="UPDIEN" values="ADCCON3__UPDIEN"/>
          <bitfield caption="Trigger Suspend bit" mask="0x00001000" name="TRGSUSP" values="ADCCON3__TRGSUSP"/>
          <bitfield caption="Voltage Reference Input Selection bits" mask="0x0000E000" name="VREFSEL" values="ADCCON3__VREFSEL"/>
          <bitfield caption="Shared ADC (ADC7) Digital Enable bit" mask="0x00800000" name="DIGEN7"/>
          <bitfield caption="Analog-to-Digital Control Clock Divider bits" mask="0x3F000000" name="CONCLKDIV"/>
          <bitfield caption="Analog-to-Digital Clock Source bits" mask="0xC0000000" name="ADCSEL" values="ADCCON3__ADCSEL"/>
        </register>
        <register name="ADCIMCON1" offset="0x40" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield caption="AN0 Signed Data Mode bit" mask="0x00000001" name="SIGN0" values="ADCIMCON1__SIGN0"/>
          <bitfield caption="AN0 Mode bit" mask="0x00000002" name="DIFF0" values="ADCIMCON1__DIFF0"/>
          <bitfield caption="AN1 Signed Data Mode bit" mask="0x00000004" name="SIGN1" values="ADCIMCON1__SIGN1"/>
          <bitfield caption="AN1 Mode bit" mask="0x00000008" name="DIFF1" values="ADCIMCON1__DIFF1"/>
          <bitfield caption="AN2 Signed Data Mode bit" mask="0x00000010" name="SIGN2" values="ADCIMCON1__SIGN2"/>
          <bitfield caption="AN2 Mode bit" mask="0x00000020" name="DIFF2" values="ADCIMCON1__DIFF2"/>
          <bitfield caption="AN3 Signed Data Mode bit" mask="0x00000040" name="SIGN3" values="ADCIMCON1__SIGN3"/>
          <bitfield caption="AN3 Mode bit" mask="0x00000080" name="DIFF3" values="ADCIMCON1__DIFF3"/>
          <bitfield caption="AN4 Signed Data Mode bit" mask="0x00000100" name="SIGN4" values="ADCIMCON1__SIGN4"/>
          <bitfield caption="AN4 Mode bit" mask="0x00000200" name="DIFF4" values="ADCIMCON1__DIFF4"/>
          <bitfield caption="AN5 Signed Data Mode bit" mask="0x00000400" name="SIGN5" values="ADCIMCON1__SIGN5"/>
          <bitfield caption="AN5 Mode bit" mask="0x00000800" name="DIFF5" values="ADCIMCON1__DIFF5"/>
          <bitfield caption="AN6 Signed Data Mode bit" mask="0x00001000" name="SIGN6" values="ADCIMCON1__SIGN6"/>
          <bitfield caption="AN6 Mode bit" mask="0x00002000" name="DIFF6" values="ADCIMCON1__DIFF6"/>
          <bitfield caption="AN7 Signed Data Mode bit" mask="0x00004000" name="SIGN7" values="ADCIMCON1__SIGN7"/>
          <bitfield caption="AN7 Mode bit" mask="0x00008000" name="DIFF7" values="ADCIMCON1__DIFF7"/>
          <bitfield caption="AN8 Signed Data Mode bit" mask="0x00010000" name="SIGN8" values="ADCIMCON1__SIGN8"/>
          <bitfield caption="AN 8 Mode bit" mask="0x00020000" name="DIFF8" values="ADCIMCON1__DIFF8"/>
          <bitfield caption="AN9 Signed Data Mode bit" mask="0x00040000" name="SIGN9" values="ADCIMCON1__SIGN9"/>
          <bitfield caption="AN9 Mode bit" mask="0x00080000" name="DIFF9" values="ADCIMCON1__DIFF9"/>
          <bitfield caption="AN10 Signed Data Mode bit" mask="0x00100000" name="SIGN10" values="ADCIMCON1__SIGN10"/>
          <bitfield caption="AN10 Mode bit" mask="0x00200000" name="DIFF10" values="ADCIMCON1__DIFF10"/>
          <bitfield caption="AN11 Signed Data Mode bit" mask="0x00400000" name="SIGN11" values="ADCIMCON1__SIGN11"/>
          <bitfield caption="AN11 Mode bit" mask="0x00800000" name="DIFF11" values="ADCIMCON1__DIFF11"/>
        </register>
        <register name="ADCGIRQEN1" offset="0x80" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000001" name="AGIEN0" values="ADCGIRQEN1__AGIEN0"/>
          <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000002" name="AGIEN1" values="ADCGIRQEN1__AGIEN1"/>
          <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000004" name="AGIEN2" values="ADCGIRQEN1__AGIEN2"/>
          <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000008" name="AGIEN3" values="ADCGIRQEN1__AGIEN3"/>
          <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000010" name="AGIEN4" values="ADCGIRQEN1__AGIEN4"/>
          <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000020" name="AGIEN5" values="ADCGIRQEN1__AGIEN5"/>
          <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000040" name="AGIEN6" values="ADCGIRQEN1__AGIEN6"/>
          <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000080" name="AGIEN7" values="ADCGIRQEN1__AGIEN7"/>
          <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000100" name="AGIEN8" values="ADCGIRQEN1__AGIEN8"/>
          <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000200" name="AGIEN9" values="ADCGIRQEN1__AGIEN9"/>
          <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000400" name="AGIEN10" values="ADCGIRQEN1__AGIEN10"/>
          <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000800" name="AGIEN11" values="ADCGIRQEN1__AGIEN11"/>
        </register>
        <register name="ADCCSS1" offset="0xa0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield caption="Analog Common Scan Select bits" mask="0x00000001" name="CSS0" values="ADCCSS1__CSS0"/>
          <bitfield caption="Analog Common Scan Select bits" mask="0x00000002" name="CSS1" values="ADCCSS1__CSS1"/>
          <bitfield caption="Analog Common Scan Select bits" mask="0x00000004" name="CSS2" values="ADCCSS1__CSS2"/>
          <bitfield caption="Analog Common Scan Select bits" mask="0x00000008" name="CSS3" values="ADCCSS1__CSS3"/>
          <bitfield caption="Analog Common Scan Select bits" mask="0x00000010" name="CSS4" values="ADCCSS1__CSS4"/>
          <bitfield caption="Analog Common Scan Select bits" mask="0x00000020" name="CSS5" values="ADCCSS1__CSS5"/>
          <bitfield caption="Analog Common Scan Select bits" mask="0x00000040" name="CSS6" values="ADCCSS1__CSS6"/>
          <bitfield caption="Analog Common Scan Select bits" mask="0x00000080" name="CSS7" values="ADCCSS1__CSS7"/>
          <bitfield caption="Analog Common Scan Select bits" mask="0x00000100" name="CSS8" values="ADCCSS1__CSS8"/>
          <bitfield caption="Analog Common Scan Select bits" mask="0x00000200" name="CSS9" values="ADCCSS1__CSS9"/>
          <bitfield caption="Analog Common Scan Select bits" mask="0x00000400" name="CSS10" values="ADCCSS1__CSS10"/>
          <bitfield caption="Analog Common Scan Select bits" mask="0x00000800" name="CSS11" values="ADCCSS1__CSS11"/>
        </register>
        <register name="ADCDSTAT1" offset="0xc0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ARDY0" caption="" mask="0x1"/>
          <bitfield name="ARDY1" caption="" mask="0x2"/>
          <bitfield name="ARDY2" caption="" mask="0x4"/>
          <bitfield name="ARDY3" caption="" mask="0x8"/>
          <bitfield name="ARDY4" caption="" mask="0x10"/>
          <bitfield name="ARDY5" caption="" mask="0x20"/>
          <bitfield name="ARDY6" caption="" mask="0x40"/>
          <bitfield name="ARDY7" caption="" mask="0x80"/>
          <bitfield name="ARDY8" caption="" mask="0x100"/>
          <bitfield name="ARDY9" caption="" mask="0x00000200"/>
          <bitfield name="ARDY10" caption="" mask="0x00000400"/>
          <bitfield name="ARDY11" caption="" mask="0x00000800"/>
        </register>
        <register name="ADCCMPEN1" offset="0xe0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CMPE0" caption="" mask="0x1"/>
          <bitfield name="CMPE1" caption="" mask="0x2"/>
          <bitfield name="CMPE2" caption="" mask="0x4"/>
          <bitfield name="CMPE3" caption="" mask="0x8"/>
          <bitfield name="CMPE4" caption="" mask="0x10"/>
          <bitfield name="CMPE5" caption="" mask="0x20"/>
          <bitfield name="CMPE6" caption="" mask="0x40"/>
          <bitfield name="CMPE7" caption="" mask="0x80"/>
        </register>
        <register name="ADCCMP1" offset="0xf0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ADCMPLO" caption="" mask="0xffff"/>
          <bitfield name="ADCMPHI" caption="" mask="0xffff0000"/>
        </register>
        <register name="ADCCMPEN2" offset="0x100" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CMPE0" caption="" mask="0x1"/>
          <bitfield name="CMPE1" caption="" mask="0x2"/>
          <bitfield name="CMPE2" caption="" mask="0x4"/>
          <bitfield name="CMPE3" caption="" mask="0x8"/>
          <bitfield name="CMPE4" caption="" mask="0x10"/>
          <bitfield name="CMPE5" caption="" mask="0x20"/>
          <bitfield name="CMPE6" caption="" mask="0x40"/>
          <bitfield name="CMPE7" caption="" mask="0x80"/>
        </register>
        <register name="ADCCMP2" offset="0x110" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ADCMPLO" caption="" mask="0xffff"/>
          <bitfield name="ADCMPHI" caption="" mask="0xffff0000"/>
        </register>
        <register name="ADCFLTR1" offset="0x1a0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="FLT_DATA0" caption="" mask="0xffff"/>
          <bitfield name="FLTINID0" caption="" mask="0x1f0000"/>
          <bitfield name="AFIF0" caption="" mask="0x1000000"/>
          <bitfield name="AFIEN0" caption="" mask="0x2000000"/>
          <bitfield name="OVRSAM0" caption="" mask="0x1c000000"/>
          <bitfield name="ADFMODE0" caption="" mask="0x20000000"/>
          <bitfield name="DATA16EN0" caption="" mask="0x40000000"/>
          <bitfield name="AFEN0" caption="" mask="0x80000000"/>
        </register>
        <register name="ADCFLTR2" offset="0x1b0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="FLT_DATA1" caption="" mask="0xffff"/>
          <bitfield name="FLTINID1" caption="" mask="0x1f0000"/>
          <bitfield name="AFIF1" caption="" mask="0x1000000"/>
          <bitfield name="AFIEN1" caption="" mask="0x2000000"/>
          <bitfield name="OVRSAM1" caption="" mask="0x1c000000"/>
          <bitfield name="ADFMODE1" caption="" mask="0x20000000"/>
          <bitfield name="DATA16EN1" caption="" mask="0x40000000"/>
          <bitfield name="AFEN1" caption="" mask="0x80000000"/>
        </register>
        <register name="ADCTRG1" offset="0x200" rw="RW" size="4" access-size="4" initval="0x00000000" caption="ADC Trigger Source 1 Register">
          <bitfield caption="Trigger Source for Conversion of ADC0 Module Select bits" mask="0x0000001F" name="TRGSRC0" values="ADCTRG1__TRGSRC0"/>
          <bitfield caption="Trigger Source for Conversion of ADC1 Module Select bits" mask="0x00001F00" name="TRGSRC1" values="ADCTRG1__TRGSRC1"/>
          <bitfield caption="Trigger Source for Conversion of ADC2 Module Select bits" mask="0x001F0000" name="TRGSRC2" values="ADCTRG1__TRGSRC2"/>
          <bitfield caption="Trigger Source for Conversion of ADC3 Module Select bits" mask="0x1F000000" name="TRGSRC3" values="ADCTRG1__TRGSRC3"/>
        </register>
        <register name="ADCTRG2" offset="0x210" rw="RW" size="4" access-size="4" initval="0x00000000" caption="ADC Trigger Source 2 Register">
          <bitfield caption="Trigger Source for Conversion of ADC4 Module Select bits" mask="0x0000001F" name="TRGSRC4" values="ADCTRG2__TRGSRC4"/>
          <bitfield caption="Trigger Source for Conversion of ADC5 Module Select bits" mask="0x00001F00" name="TRGSRC5" values="ADCTRG2__TRGSRC5"/>
        </register>
        <register name="ADCCMPCON1" offset="0x280" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="IELOLO" caption="" mask="0x1"/>
          <bitfield name="IELOHI" caption="" mask="0x2"/>
          <bitfield name="IEHILO" caption="" mask="0x4"/>
          <bitfield name="IEHIHI" caption="" mask="0x8"/>
          <bitfield name="IEBTWN" caption="" mask="0x10"/>
          <bitfield name="DCMPED" caption="" mask="0x20"/>
          <bitfield name="DCMPIEN" caption="" mask="0x40"/>
          <bitfield name="ENDCMP" caption="" mask="0x80"/>
          <bitfield name="CMPINID0" caption="" mask="0x3f00"/>
          <bitfield name="CVD_DATA" caption="" mask="0xffff0000"/>
        </register>
        <register name="ADCCMPCON2" offset="0x290" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="IELOLO" caption="" mask="0x1"/>
          <bitfield name="IELOHI" caption="" mask="0x2"/>
          <bitfield name="IEHILO" caption="" mask="0x4"/>
          <bitfield name="IEHIHI" caption="" mask="0x8"/>
          <bitfield name="IEBTWN" caption="" mask="0x10"/>
          <bitfield name="DCMPED" caption="" mask="0x20"/>
          <bitfield name="DCMPGIEN" caption="" mask="0x40"/>
          <bitfield name="ENDCMP" caption="" mask="0x80"/>
          <bitfield name="AINID" caption="" mask="0x1f00"/>
        </register>
        <register name="ADCBASE" offset="0x300" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ADCBASE" caption="" mask="0xffff"/>
        </register>
        <register name="ADCDMASTAT" offset="0x310" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RAF0" caption="" mask="0x1"/>
          <bitfield name="RAF_IEN0" caption="" mask="0x100"/>
          <bitfield name="DMA_CNT_EN" caption="" mask="0x8000"/>
          <bitfield name="RBF0" caption="" mask="0x10000"/>
          <bitfield name="WR_OVF_ERR" caption="" mask="0x800000"/>
          <bitfield name="RBF_IEN0" caption="" mask="0x1000000"/>
          <bitfield name="DMAEN" caption="" mask="0x80000000"/>
        </register>
        <register name="ADCCNTB" offset="0x320" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ADCCNTB" caption="" mask="0xffffffff"/>
        </register>
        <register name="ADCDMAB" offset="0x330" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ADDMAB" caption="" mask="0xffffffff"/>
        </register>
        <register name="ADCTRGSNS" offset="0x340" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="LVL0" caption="" mask="0x1"/>
          <bitfield name="LVL1" caption="" mask="0x2"/>
          <bitfield name="LVL2" caption="" mask="0x4"/>
          <bitfield name="LVL3" caption="" mask="0x8"/>
          <bitfield name="LVL4" caption="" mask="0x10"/>
          <bitfield name="LVL5" caption="" mask="0x20"/>
          <bitfield name="LVL6" caption="" mask="0x40"/>
          <bitfield name="LVL7" caption="" mask="0x80"/>
        </register>
        <register name="ADCANCON" offset="0x400" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ANEN0" caption="" mask="0x1"/>
          <bitfield name="ANEN7" caption="" mask="0x80"/>
          <bitfield name="WKRDY0" caption="" mask="0x100"/>
          <bitfield name="WKRDY7" caption="" mask="0x8000"/>
          <bitfield name="WKIEN0" caption="" mask="0x10000"/>
          <bitfield name="WKIEN7" caption="" mask="0x800000"/>
          <bitfield name="WKUPCLKCNT" caption="" mask="0xf000000"/>
        </register>
        <register name="ADC7CFG" offset="0x670" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ADC7CFG" caption="" mask="0xffffffff"/>
        </register>
        <register name="ADCSYSCFG0" offset="0x700" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield mask="0x00000001" name="AN0"/>
          <bitfield mask="0x00000002" name="AN1"/>
          <bitfield mask="0x00000004" name="AN2"/>
          <bitfield mask="0x00000008" name="AN3"/>
          <bitfield mask="0x00000010" name="AN4"/>
          <bitfield mask="0x00000020" name="AN5"/>
          <bitfield mask="0x00000040" name="AN6"/>
          <bitfield mask="0x00000080" name="AN7"/>
          <bitfield mask="0x00000100" name="AN8"/>
          <bitfield mask="0x00000200" name="AN9"/>
          <bitfield mask="0x00000400" name="AN10"/>
          <bitfield mask="0x00000800" name="AN11"/>
        </register>
        <register name="ADCDATA0" offset="0xa00" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="ADCDATA1" offset="0xa10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="ADCDATA2" offset="0xa20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="ADCDATA3" offset="0xa30" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="ADCDATA4" offset="0xa40" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="ADCDATA5" offset="0xa50" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="ADCDATA6" offset="0xa60" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="ADCDATA7" offset="0xa70" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="ADCDATA8" offset="0xa80" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="ADCDATA9" offset="0xa90" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="ADCDATA10" offset="0xaa0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="ADCDATA11" offset="0xab0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="ADCCON1CLR" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCCON1SET" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCCON1INV" offset="0xc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCCON2CLR" offset="0x14" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCCON2SET" offset="0x18" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCCON2INV" offset="0x1c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCCON3CLR" offset="0x24" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCCON3SET" offset="0x28" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCCON3INV" offset="0x2c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCIMOD1CLR" offset="0x44" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCIMOD1SET" offset="0x48" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCIMOD1INV" offset="0x4c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCGIRQEN1CLR" offset="0x84" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCGIRQEN1SET" offset="0x88" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCGIRQEN1INV" offset="0x8c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCCSS1CLR" offset="0xa4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCCSS1SET" offset="0xa8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCCSS1INV" offset="0xac" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCDSTAT1CLR" offset="0xc4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCDSTAT1SET" offset="0xc8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCDSTAT1INV" offset="0xcc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCCMPEN0CLR" offset="0xe4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCCMPEN0SET" offset="0xe8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCCMPEN0INV" offset="0xec" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCCMP0CLR" offset="0xf4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCCMP0SET" offset="0xf8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCCMP0INV" offset="0xfc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCCMPEN1CLR" offset="0x104" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCCMPEN1SET" offset="0x108" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCCMPEN1INV" offset="0x10c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADDCMP1CLR" offset="0x114" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADDCMP1SET" offset="0x118" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADDCMP1INV" offset="0x11c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCFLTR0CLR" offset="0x1a4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCFLTR0SET" offset="0x1a8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCFLTR0INV" offset="0x1ac" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCFLTR1CLR" offset="0x1b4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCFLTR1SET" offset="0x1b8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCFLTR1INV" offset="0x1bc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCTRG1CLR" offset="0x204" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCTRG1SET" offset="0x208" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCTRG1INV" offset="0x20c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADTRG2CLR" offset="0x214" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADTRG2SET" offset="0x218" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADTRG2INV" offset="0x21c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADTRG3CLR" offset="0x224" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADTRG3SET" offset="0x228" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADTRG3INV" offset="0x22c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCCMPCON1CLR" offset="0x284" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCCMPCON1SET" offset="0x288" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCCMPCON1INV" offset="0x28c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCMPCON2CLR" offset="0x294" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCMPCON2SET" offset="0x298" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCMPCON2INV" offset="0x29c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCFSTATCLR" offset="0x2e4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCFSTATSET" offset="0x2e8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCFSTATINV" offset="0x2ec" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCFIFOCLR" offset="0x2f4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCFIFOSET" offset="0x2f8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCFIFOINV" offset="0x2fc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCBASECLR" offset="0x304" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCBASESET" offset="0x308" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCBASEINV" offset="0x30c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCDMASTATCLR" offset="0x314" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCDMASTATSET" offset="0x318" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCDMASTATINV" offset="0x31c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCCNTBCLR" offset="0x324" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCCNTBSET" offset="0x328" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCCNTBINV" offset="0x32c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCDMABCLR" offset="0x334" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCDMABSET" offset="0x338" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCDMABINV" offset="0x33c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCTRGSNSCLR" offset="0x344" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCTRGSNSSET" offset="0x348" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCTRGSNSINV" offset="0x34c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADC0TIMECLR" offset="0x354" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADC0TIMESET" offset="0x358" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADC0TIMEINV" offset="0x35c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCEISTAT1CLR" offset="0x3e4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCEISTAT1SET" offset="0x3e8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCEISTAT1INV" offset="0x3ec" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCANLCTLCLR" offset="0x404" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCANLCTLSET" offset="0x408" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCANLCTLINV" offset="0x40c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCFGSHRCLR" offset="0x674" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCFGSHRSET" offset="0x678" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCFGSHRINV" offset="0x67c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCSVCONCLR" offset="0x684" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCSVCONSET" offset="0x688" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCSVCONINV" offset="0x68c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="ADCSYSCFG0CLR" offset="0x704" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="ADCSYSCFG0SET" offset="0x708" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="ADCSYSCFG0INV" offset="0x70c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
      </register-group>
      <value-group caption="DMA to System RAM Buffer Length Size bits" name="ADCCON1__DMABL">
        <value caption="Allocates 128 locations in system memory to each analog input" name="128_DMABL" value="0x7"/>
        <value caption="Allocates 64 locations in system memory to each analog input" name="64_DMABL" value="0x6"/>
        <value caption="Allocates 32 locations in system memory to each analog input" name="32_DMABL" value="0x5"/>
        <value caption="Allocates 16 locations in system memory to each analog input" name="16_DMABL" value="0x4"/>
        <value caption="Allocates 8 locations in system memory to each analog input" name="8_DMABL" value="0x3"/>
        <value caption="Allocates 4 locations in system memory to each analog input" name="4_DMABL" value="0x2"/>
        <value caption="Allocates 2 locations in system memory to each analog input" name="2_DMABL" value="0x1"/>
        <value caption="Allocates 1 location in system memory to each analog input" name="1_DMABL" value="0x0"/>
      </value-group>
      <value-group caption="Scan Trigger High Level/Positive Edge Sensitivity bit" name="ADCCON1__STRGLVL">
        <value caption="Scan trigger is high level sensitive. Once STRIG mode is selected the scan trigger will continue for all selected analog inputs" name="SCTRIG_HIGH" value="0x1"/>
        <value caption="Scan trigger is positive edge sensitive. Once STRIG mode is selected only a single scan trigger will be generated which will complete the scan of all selected analog inputs. (TRGSRCx in the ADCTRGx register)" name="SCTRIG_POSEDGE" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Vector Shift bits" name="ADCCON1__IRQVS">
        <value caption="Shift x left 7 bit position" name="SHL_7" value="0x7"/>
        <value caption="Shift x left 6 bit position" name="SHL_6" value="0x6"/>
        <value caption="Shift x left 5 bit position" name="SHL_5" value="0x5"/>
        <value caption="Shift x left 4 bit position" name="SHL_4" value="0x4"/>
        <value caption="Shift x left 3 bit position" name="SHL_3" value="0x3"/>
        <value caption="Shift x left 2 bit position" name="SHL_2" value="0x2"/>
        <value caption="Shift x left 1 bit position" name="SHL_1" value="0x1"/>
        <value caption="Shift x left 0 bit position" name="SHL_0" value="0x0"/>
      </value-group>
      <value-group caption="Fast Synchronous Peripheral Clock to ADC Control Clock bit" name="ADCCON1__FSPBCLKEN">
        <value caption="Fast synchronous peripheral clock to ADC control clock is enabled" name="ENABLED" value="0x1"/>
        <value caption="Fast synchronous peripheral clock to ADC control clock is disabled" name="DISABLED" value="0x0"/>
      </value-group>
      <value-group caption="Fast Synchronous System Clock to ADC Control Clock bit" name="ADCCON1__FSSCLKEN">
        <value caption="Fast synchronous system clock to ADC control clock is enabled" name="ENABLED" value="0x1"/>
        <value caption="Fast synchronous system clock to ADC control clock is disabled" name="DISABLED" value="0x0"/>
      </value-group>
      <value-group caption="Analog Input Charge Pump Enable bit" name="ADCCON1__AICPMPEN">
        <value caption="Analog input charge pump is enabled" name="ENABLED" value="0x1"/>
        <value caption="Analog input charge pump is disabled (default)" name="DISABLED" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="ADCCON1__SIDL">
        <value caption="Discontinue module operation when device enters Idle mode" name="DISCONTINUE" value="0x1"/>
        <value caption="Continue module operation in Idle mode" name="CONTINUE" value="0x0"/>
      </value-group>
      <value-group caption="ADC Module Enable bit" name="ADCCON1__ON">
        <value caption="ADC module is enabled" name="ENABLED" value="0x1"/>
        <value caption="ADC module is disabled" name="DISABLED" value="0x0"/>
      </value-group>
      <value-group caption="Scan Trigger Source Select bits" name="ADCCON1__STRGSRC">
        <value caption="External trigger for validation" name="EXT_TRIG_VAL" value="0x1f"/>
        <value caption="ADC_TRIG_16" name="EVSYS_47" value="0x10"/>
        <value caption="ADC_TRIG_15" name="EVSYS_46" value="0xf"/>
        <value caption="ADC_TRIG_14" name="EVSYS_45" value="0xe"/>
        <value caption="ADC_TRIG_13" name="EVSYS_44" value="0xd"/>
        <value caption="ADC_TRIG_12" name="EVSYS_43" value="0xc"/>
        <value caption="ADC_TRIG_11" name="EVSYS_42" value="0xb"/>
        <value caption="ADC_TRIG_10" name="EVSYS_41" value="0xa"/>
        <value caption="ADC_TRIG_9" name="EVSYS_40" value="0x9"/>
        <value caption="ADC_TRIG_8" name="EVSYS_39" value="0x8"/>
        <value caption="ADC_TRIG_7" name="EVSYS_38" value="0x7"/>
        <value caption="ADC_TRIG_6" name="EVSYS_37" value="0x6"/>
        <value caption="ADC_TRIG_5" name="EVSYS_36" value="0x5"/>
        <value caption="INT0" name="INT0" value="0x4"/>
        <value caption="RESERVED" name="RESERVED" value="0x3"/>
        <value caption="Software level trigger" name="SW_LVL" value="0x2"/>
        <value caption="Software edge trigger" name="SW_EDGE" value="0x1"/>
        <value caption="No Trigger" name="NONE" value="0x0"/>
      </value-group>
      <value-group caption="Shared ADC7 Resolution bits" name="ADCCON1__SELRES">
        <value caption="12 bits (default)" name="12_BITS" value="0x3"/>
        <value caption="10 bits" name="10_BITS" value="0x2"/>
        <value caption="8 bits" name="8_BITS" value="0x1"/>
        <value caption="6 bits" name="6_BITS" value="0x0"/>
      </value-group>
      <value-group caption="Fractional Data Output Format bit" name="ADCCON1__FRACT">
        <value caption="Fractional" name="FRAC" value="0x1"/>
        <value caption="Integer" name="INT" value="0x0"/>
      </value-group>
      <value-group caption="Shared ADC Early Interrupt Select bits" name="ADCCON2__ADCEIS">
        <value caption="The data ready interrupt is generated 8 ADC clocks prior to end of conversion" name="8CLKS_EARLY" value="0x7"/>
        <value caption="The data ready interrupt is generated 7 ADC clocks prior to end of conversion" name="7CLKS_EARLY" value="0x6"/>
        <value caption="The data ready interrupt is generated 6 ADC clocks prior to end of conversion" name="6CLKS_EARLY" value="0x5"/>
        <value caption="The data ready interrupt is generated 5 ADC clocks prior to end of conversion" name="5CLKS_EARLY" value="0x4"/>
        <value caption="The data ready interrupt is generated 4 ADC clocks prior to end of conversion" name="4CLKS_EARLY" value="0x3"/>
        <value caption="The data ready interrupt is generated 3 ADC clocks prior to end of conversion" name="3CLKS_EARLY" value="0x2"/>
        <value caption="The data ready interrupt is generated 2 ADC module clocks prior to end of conversion" name="2CLKS_EARLY" value="0x1"/>
        <value caption="The data ready interrupt is generated 1 ADC module clock prior to end of conversion" name="1CLKS_EARLY" value="0x0"/>
      </value-group>
      <value-group caption="End of Scan Interrupt Enable bit" name="ADCCON2__EOSIEN">
        <value caption="Interrupt will be generated when EOSRDY bit is set" name="EOSRDY_INT" value="0x1"/>
        <value caption="No interrupt is generated when the EOSRDY bit is set" name="NOEOSRDY_INT" value="0x0"/>
      </value-group>
      <value-group caption="Band Gap/ Vref Voltage Fault Interrupt Enable bit" name="ADCCON2__REFFLTIEN">
        <value caption="Interrupt will be generated when the REFFLT bit is set" name="REFFLT_INT" value="0x1"/>
        <value caption="No interrupt is generated when the REFFLT bit is set" name="NOREFFLT_INT" value="0x0"/>
      </value-group>
      <value-group caption="Band Gap/ Vref Voltage Ready Interrupt Enable bit" name="ADCCON2__BGVRIEN">
        <value caption="Interrupt will be generated when the BGVRDDY bit is set" name="BGVRDDY_INT" value="0x1"/>
        <value caption="No interrupt is generated when the BGVRRDY bit is set" name="NOBGVRDDY_INT" value="0x0"/>
      </value-group>
      <value-group caption="End of Scan Interrupt Status bit" name="ADCCON2__EOSRDY">
        <value caption="All analog inputs are considered for scanning through the scan trigger (all analog inputs specified in the ADCCSS1 and ADCCSS2 registers) have completed scanning" name="SCAN_COMPLETE" value="0x1"/>
        <value caption="Scanning has not completed" name="SCAN_NOT_COMPLETE" value="0x0"/>
      </value-group>
      <value-group caption="Band Gap/ Vref / AVdd BOR Fault Status bit" name="ADCCON2__REFFLT">
        <value caption="Fault in band gap or the Vref voltage while the ON bit (ADCCON1) was set. Most likely a band gap or Vref fault will be caused by a BOR of the analog Vdd supply." name="BG_VREF_FLT" value="0x1"/>
        <value caption="Band gap and Vref voltage are working properly" name="BG_VREF_OK" value="0x0"/>
      </value-group>
      <value-group caption="Band Gap Voltage/ADC Reference Voltage Status bit" name="ADCCON2__BGVRRDY">
        <value caption="Both band gap voltage and ADC reference voltages (Vref) are ready" name="VREF_RDY" value="0x1"/>
        <value caption="Either or both band gap voltage and ADC reference voltages (Vref) are not ready" name="VREF_NOTRDY" value="0x0"/>
      </value-group>
      <value-group caption="Analog Input Select bits" name="ADCCON3__ADINSEL">
        <value caption="CTMU Temperature Sensor (internal AN11)" name="TMP_SENSE" value="0x0B"/>
        <value caption="VBAT/2 (internal AN10)" name="VBATDIV2_SENSE" value="0x0A"/>
        <value caption="IVref 1.2V (internal AN9)" name="1P2V_SENSE" value="0x9"/>
        <value caption="BandGap Reference (internal AN8)" name="BGREF" value="0x8"/>
        <value caption="AN7" name="AN7" value="0x7"/>
        <value caption="AN6" name="AN6" value="0x6"/>
        <value caption="AN5" name="AN5" value="0x5"/>
        <value caption="AN4" name="AN4" value="0x4"/>
        <value caption="AN3" name="AN3" value="0x3"/>
        <value caption="AN2" name="AN2" value="0x2"/>
        <value caption="AN1" name="AN1" value="0x1"/>
        <value caption="AN0" name="AN0" value="0x0"/>
      </value-group>
      <value-group caption="Global Software Trigger bit" name="ADCCON3__GSWTRG">
        <value caption="Trigger conversion for ADC inputs that have selected the GSWTRG bit as either through the associated TRGSRC bits in the ADCTRGx registers or through the STRGSRC&lt;4:0&gt; bits in the ADCCON1 register the trigger signal" name="GSWTRG" value="0x1"/>
        <value caption="Do not trigger an analog-to-digital conversion" name="NO_GSWTRG" value="0x0"/>
      </value-group>
      <value-group caption="Global Level Software Trigger bit" name="ADCCON3__GLSWTRG">
        <value caption="Trigger conversion for ADC inputs that have selected the GLSWTRG bit as the trigger signal" name="GLSWTRG" value="0x1"/>
        <value caption="Do not trigger an analog-to-digital conversion" name="NO_GLSWTRG" value="0x0"/>
      </value-group>
      <value-group caption="Individual ADC Input Conversion Request bit" name="ADCCON3__RQCNVRT">
        <value caption="Trigger the conversion of the selected ADC input as specified by the ADINSEL bits" name="IND_TRIGGER" value="0x1"/>
        <value caption="Do not trigger the conversion" name="NO_TRIGGER" value="0x0"/>
      </value-group>
      <value-group caption="Shared ADC7 Analog Input Sampling Enable bit " name="ADCCON3__SAMP">
        <value caption="The ADC S&amp;H amplifier is sampling" name="SAMPLE" value="0x1"/>
        <value caption="The ADC S&amp;H amplifier is holding" name="HOLD" value="0x0"/>
      </value-group>
      <value-group caption="ADC Update Ready Status bit" name="ADCCON3__UPDRDY">
        <value caption="ADC SFRs can be updated" name="UPDATE_RDY" value="0x1"/>
        <value caption="ADC SFRs cannot be updated" name="UPDATE_NOT_RDY" value="0x0"/>
      </value-group>
      <value-group caption="Update Ready Interrupt Enable bit" name="ADCCON3__UPDIEN">
        <value caption="Interrupt will be generated when the UPDRDY bit is set by hardware" name="INT_ON_UPDATE_RDY" value="0x1"/>
        <value caption="No interrupt is generated" name="NO_INT_ON_UPDATE_RDY" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Suspend bit" name="ADCCON3__TRGSUSP">
        <value caption="Triggers are blocked from starting a new analog-to-digital conversion" name="TRIG_BLOCKED" value="0x1"/>
        <value caption="Triggers are not blocked" name="TRIG_NOT_BLOCKED" value="0x0"/>
      </value-group>
      <value-group caption="Voltage Reference Input Selection bits" name="ADCCON3__VREFSEL">
        <value caption="ADC VREFH is AVDD, ADC VREFL is AVSS" name="AVDD_AVSS" value="0x0"/>
      </value-group>
      <value-group caption="Analog-to-Digital Clock Source bits" name="ADCCON3__ADCSEL">
        <value caption="SYSCLK" name="SYSCLK" value="0x3"/>
        <value caption="REFCLK3" name="REFCLK3" value="0x2"/>
        <value caption="FRC" name="FRC" value="0x1"/>
        <value caption="PBCLK1" name="PBCLK1" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of ADC0 Module Select bits" name="ADCTRG1__TRGSRC0">
        <value caption="RESERVED" name="RESERVED" value="0x1f"/>
        <value caption="ADC_TRIG_16" name="EVSYS_47" value="0x10"/>
        <value caption="ADC_TRIG_15" name="EVSYS_46" value="0xf"/>
        <value caption="ADC_TRIG_14" name="EVSYS_45" value="0xe"/>
        <value caption="ADC_TRIG_13" name="EVSYS_44" value="0xd"/>
        <value caption="ADC_TRIG_12" name="EVSYS_43" value="0xc"/>
        <value caption="ADC_TRIG_11" name="EVSYS_42" value="0xb"/>
        <value caption="ADC_TRIG_10" name="EVSYS_41" value="0xa"/>
        <value caption="ADC_TRIG_9" name="EVSYS_40" value="0x9"/>
        <value caption="ADC_TRIG_8" name="EVSYS_39" value="0x8"/>
        <value caption="ADC_TRIG_7" name="EVSYS_38" value="0x7"/>
        <value caption="ADC_TRIG_6" name="EVSYS_37" value="0x6"/>
        <value caption="ADC_TRIG_5" name="EVSYS_36" value="0x5"/>
        <value caption="INT0" name="INT0" value="0x4"/>
        <value caption="Scan trigger" name="SCAN_TRIG" value="0x3"/>
        <value caption="Software level trigger" name="SW_LVL" value="0x2"/>
        <value caption="Software edge trigger" name="SW_EDGE" value="0x1"/>
        <value caption="No Trigger" name="NONE" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of ADC1 Module Select bits" name="ADCTRG1__TRGSRC1">
        <value caption="RESERVED" name="RESERVED" value="0x1f"/>
        <value caption="ADC_TRIG_16" name="EVSYS_47" value="0x10"/>
        <value caption="ADC_TRIG_15" name="EVSYS_46" value="0xf"/>
        <value caption="ADC_TRIG_14" name="EVSYS_45" value="0xe"/>
        <value caption="ADC_TRIG_13" name="EVSYS_44" value="0xd"/>
        <value caption="ADC_TRIG_12" name="EVSYS_43" value="0xc"/>
        <value caption="ADC_TRIG_11" name="EVSYS_42" value="0xb"/>
        <value caption="ADC_TRIG_10" name="EVSYS_41" value="0xa"/>
        <value caption="ADC_TRIG_9" name="EVSYS_40" value="0x9"/>
        <value caption="ADC_TRIG_8" name="EVSYS_39" value="0x8"/>
        <value caption="ADC_TRIG_7" name="EVSYS_38" value="0x7"/>
        <value caption="ADC_TRIG_6" name="EVSYS_37" value="0x6"/>
        <value caption="ADC_TRIG_5" name="EVSYS_36" value="0x5"/>
        <value caption="INT0" name="INT0" value="0x4"/>
        <value caption="Scan trigger" name="SCAN_TRIG" value="0x3"/>
        <value caption="Software level trigger" name="SW_LVL" value="0x2"/>
        <value caption="Software edge trigger" name="SW_EDGE" value="0x1"/>
        <value caption="No Trigger" name="NONE" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of ADC2 Module Select bits" name="ADCTRG1__TRGSRC2">
        <value caption="RESERVED" name="RESERVED" value="0x1f"/>
        <value caption="ADC_TRIG_16" name="EVSYS_47" value="0x10"/>
        <value caption="ADC_TRIG_15" name="EVSYS_46" value="0xf"/>
        <value caption="ADC_TRIG_14" name="EVSYS_45" value="0xe"/>
        <value caption="ADC_TRIG_13" name="EVSYS_44" value="0xd"/>
        <value caption="ADC_TRIG_12" name="EVSYS_43" value="0xc"/>
        <value caption="ADC_TRIG_11" name="EVSYS_42" value="0xb"/>
        <value caption="ADC_TRIG_10" name="EVSYS_41" value="0xa"/>
        <value caption="ADC_TRIG_9" name="EVSYS_40" value="0x9"/>
        <value caption="ADC_TRIG_8" name="EVSYS_39" value="0x8"/>
        <value caption="ADC_TRIG_7" name="EVSYS_38" value="0x7"/>
        <value caption="ADC_TRIG_6" name="EVSYS_37" value="0x6"/>
        <value caption="ADC_TRIG_5" name="EVSYS_36" value="0x5"/>
        <value caption="INT0" name="INT0" value="0x4"/>
        <value caption="Scan trigger" name="SCAN_TRIG" value="0x3"/>
        <value caption="Software level trigger" name="SW_LVL" value="0x2"/>
        <value caption="Software edge trigger" name="SW_EDGE" value="0x1"/>
        <value caption="No Trigger" name="NONE" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of ADC3 Module Select bits" name="ADCTRG1__TRGSRC3">
        <value caption="RESERVED" name="RESERVED" value="0x1f"/>
        <value caption="ADC_TRIG_16" name="EVSYS_47" value="0x10"/>
        <value caption="ADC_TRIG_15" name="EVSYS_46" value="0xf"/>
        <value caption="ADC_TRIG_14" name="EVSYS_45" value="0xe"/>
        <value caption="ADC_TRIG_13" name="EVSYS_44" value="0xd"/>
        <value caption="ADC_TRIG_12" name="EVSYS_43" value="0xc"/>
        <value caption="ADC_TRIG_11" name="EVSYS_42" value="0xb"/>
        <value caption="ADC_TRIG_10" name="EVSYS_41" value="0xa"/>
        <value caption="ADC_TRIG_9" name="EVSYS_40" value="0x9"/>
        <value caption="ADC_TRIG_8" name="EVSYS_39" value="0x8"/>
        <value caption="ADC_TRIG_7" name="EVSYS_38" value="0x7"/>
        <value caption="ADC_TRIG_6" name="EVSYS_37" value="0x6"/>
        <value caption="ADC_TRIG_5" name="EVSYS_36" value="0x5"/>
        <value caption="INT0" name="INT0" value="0x4"/>
        <value caption="Scan trigger" name="SCAN_TRIG" value="0x3"/>
        <value caption="Software level trigger" name="SW_LVL" value="0x2"/>
        <value caption="Software edge trigger" name="SW_EDGE" value="0x1"/>
        <value caption="No Trigger" name="NONE" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of ADC4 Module Select bits" name="ADCTRG2__TRGSRC4">
        <value caption="RESERVED" name="RESERVED" value="0x1f"/>
        <value caption="ADC_TRIG_16" name="EVSYS_47" value="0x10"/>
        <value caption="ADC_TRIG_15" name="EVSYS_46" value="0xf"/>
        <value caption="ADC_TRIG_14" name="EVSYS_45" value="0xe"/>
        <value caption="ADC_TRIG_13" name="EVSYS_44" value="0xd"/>
        <value caption="ADC_TRIG_12" name="EVSYS_43" value="0xc"/>
        <value caption="ADC_TRIG_11" name="EVSYS_42" value="0xb"/>
        <value caption="ADC_TRIG_10" name="EVSYS_41" value="0xa"/>
        <value caption="ADC_TRIG_9" name="EVSYS_40" value="0x9"/>
        <value caption="ADC_TRIG_8" name="EVSYS_39" value="0x8"/>
        <value caption="ADC_TRIG_7" name="EVSYS_38" value="0x7"/>
        <value caption="ADC_TRIG_6" name="EVSYS_37" value="0x6"/>
        <value caption="ADC_TRIG_5" name="EVSYS_36" value="0x5"/>
        <value caption="INT0" name="INT0" value="0x4"/>
        <value caption="Scan trigger" name="SCAN_TRIG" value="0x3"/>
        <value caption="Software level trigger" name="SW_LVL" value="0x2"/>
        <value caption="Software edge trigger" name="SW_EDGE" value="0x1"/>
        <value caption="No Trigger" name="NONE" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of ADC5 Module Select bits" name="ADCTRG2__TRGSRC5">
        <value caption="RESERVED" name="RESERVED" value="0x1f"/>
        <value caption="ADC_TRIG_16" name="EVSYS_47" value="0x10"/>
        <value caption="ADC_TRIG_15" name="EVSYS_46" value="0xf"/>
        <value caption="ADC_TRIG_14" name="EVSYS_45" value="0xe"/>
        <value caption="ADC_TRIG_13" name="EVSYS_44" value="0xd"/>
        <value caption="ADC_TRIG_12" name="EVSYS_43" value="0xc"/>
        <value caption="ADC_TRIG_11" name="EVSYS_42" value="0xb"/>
        <value caption="ADC_TRIG_10" name="EVSYS_41" value="0xa"/>
        <value caption="ADC_TRIG_9" name="EVSYS_40" value="0x9"/>
        <value caption="ADC_TRIG_8" name="EVSYS_39" value="0x8"/>
        <value caption="ADC_TRIG_7" name="EVSYS_38" value="0x7"/>
        <value caption="ADC_TRIG_6" name="EVSYS_37" value="0x6"/>
        <value caption="ADC_TRIG_5" name="EVSYS_36" value="0x5"/>
        <value caption="INT0" name="INT0" value="0x4"/>
        <value caption="Scan trigger" name="SCAN_TRIG" value="0x3"/>
        <value caption="Software level trigger" name="SW_LVL" value="0x2"/>
        <value caption="Software edge trigger" name="SW_EDGE" value="0x1"/>
        <value caption="No Trigger" name="NONE" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS0">
        <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="SEL_AN0" value="0x1"/>
        <value caption="Skip ANx for input scan" name="SKIP_AN0" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS1">
        <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="SEL_AN1" value="0x1"/>
        <value caption="Skip ANx for input scan" name="SKIP_AN1" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS2">
        <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="SEL_AN2" value="0x1"/>
        <value caption="Skip ANx for input scan" name="SKIP_AN2" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS3">
        <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="SEL_AN3" value="0x1"/>
        <value caption="Skip ANx for input scan" name="SKIP_AN3" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS4">
        <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="SEL_AN4" value="0x1"/>
        <value caption="Skip ANx for input scan" name="SKIP_AN4" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS5">
        <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="SEL_AN5" value="0x1"/>
        <value caption="Skip ANx for input scan" name="SKIP_AN5" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS6">
        <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="SEL_AN6" value="0x1"/>
        <value caption="Skip ANx for input scan" name="SKIP_AN6" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS7">
        <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="SEL_AN7" value="0x1"/>
        <value caption="Skip ANx for input scan" name="SKIP_AN7" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS8">
        <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="SEL_AN8" value="0x1"/>
        <value caption="Skip ANx for input scan" name="SKIP_AN8" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS9">
        <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="SEL_AN9" value="0x1"/>
        <value caption="Skip ANx for input scan" name="SKIP_AN9" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS10">
        <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="SEL_AN10" value="0x1"/>
        <value caption="Skip ANx for input scan" name="SKIP_AN10" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS11">
        <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="SEL_AN11" value="0x1"/>
        <value caption="Skip ANx for input scan" name="SKIP_AN11" value="0x0"/>
      </value-group>
      <value-group caption="AN0 Signed Data Mode bit" name="ADCIMCON1__SIGN0">
        <value caption="AN0 is using Signed Data mode" name="SIGNED" value="0x1"/>
        <value caption="AN0 is using Unsigned Data mode" name="UNSIGNED" value="0x0"/>
      </value-group>
      <value-group caption="AN0 Mode bit" name="ADCIMCON1__DIFF0">
        <value caption="Selects AN0 differential input pair as AN0+ and ANN0-" name="DIFF" value="0x1"/>
        <value caption="AN0 is using Single-ended mode" name="SINGLE" value="0x0"/>
      </value-group>
      <value-group caption="AN1 Signed Data Mode bit" name="ADCIMCON1__SIGN1">
        <value caption="AN1 is using Signed Data mode" name="SIGNED" value="0x1"/>
        <value caption="AN1 is using Unsigned Data mode" name="UNSIGNED" value="0x0"/>
      </value-group>
      <value-group caption="AN1 Mode bit" name="ADCIMCON1__DIFF1">
        <value caption="Selects AN1 differential input pair as AN1+ and ANN0-" name="DIFF" value="0x1"/>
        <value caption="AN1 is using Single-ended mode" name="SINGLE" value="0x0"/>
      </value-group>
      <value-group caption="AN2 Signed Data Mode bit" name="ADCIMCON1__SIGN2">
        <value caption="AN2 is using Signed Data mode" name="SIGNED" value="0x1"/>
        <value caption="AN2 is using Unsigned Data mode" name="UNSIGNED" value="0x0"/>
      </value-group>
      <value-group caption="AN2 Mode bit" name="ADCIMCON1__DIFF2">
        <value caption="Selects AN2 differential input pair as AN2+ and ANN0-" name="DIFF" value="0x1"/>
        <value caption="AN2 is using Single-ended mode" name="SINGLE" value="0x0"/>
      </value-group>
      <value-group caption="AN3 Signed Data Mode bit" name="ADCIMCON1__SIGN3">
        <value caption="AN3 is using Signed Data mode" name="SIGNED" value="0x1"/>
        <value caption="AN3 is using Unsigned Data mode" name="UNSIGNED" value="0x0"/>
      </value-group>
      <value-group caption="AN3 Mode bit" name="ADCIMCON1__DIFF3">
        <value caption="Selects AN3 differential input pair as AN3+ and ANN0-" name="DIFF" value="0x1"/>
        <value caption="AN3 is using Single-ended mode" name="SINGLE" value="0x0"/>
      </value-group>
      <value-group caption="AN4 Signed Data Mode bit" name="ADCIMCON1__SIGN4">
        <value caption="AN4 is using Signed Data mode" name="SIGNED" value="0x1"/>
        <value caption="AN4 is using Unsigned Data mode" name="UNSIGNED" value="0x0"/>
      </value-group>
      <value-group caption="AN4 Mode bit" name="ADCIMCON1__DIFF4">
        <value caption="Selects AN4 differential input pair as AN4+ and ANN0-" name="DIFF" value="0x1"/>
        <value caption="AN4 is using Single-ended mode" name="SINGLE" value="0x0"/>
      </value-group>
      <value-group caption="AN5 Signed Data Mode bit" name="ADCIMCON1__SIGN5">
        <value caption="AN5 is using Signed Data mode" name="SIGNED" value="0x1"/>
        <value caption="AN5 is using Unsigned Data mode" name="UNSIGNED" value="0x0"/>
      </value-group>
      <value-group caption="AN5 Mode bit" name="ADCIMCON1__DIFF5">
        <value caption="Selects AN5 differential input pair as AN5+ and ANN0-" name="DIFF" value="0x1"/>
        <value caption="AN5 is using Single-ended mode" name="SINGLE" value="0x0"/>
      </value-group>
      <value-group caption="AN6 Signed Data Mode bit" name="ADCIMCON1__SIGN6">
        <value caption="AN6 is using Signed Data mode" name="SIGNED" value="0x1"/>
        <value caption="AN6 is using Unsigned Data mode" name="UNSIGNED" value="0x0"/>
      </value-group>
      <value-group caption="AN6 Mode bit" name="ADCIMCON1__DIFF6">
        <value caption="Selects AN6 differential input pair as AN6+ and ANN0-" name="DIFF" value="0x1"/>
        <value caption="AN6 is using Single-ended mode" name="SINGLE" value="0x0"/>
      </value-group>
      <value-group caption="AN7 Signed Data Mode bit" name="ADCIMCON1__SIGN7">
        <value caption="AN7 is using Signed Data mode" name="SIGNED" value="0x1"/>
        <value caption="AN7 is using Unsigned Data mode" name="UNSIGNED" value="0x0"/>
      </value-group>
      <value-group caption="AN7 Mode bit" name="ADCIMCON1__DIFF7">
        <value caption="Selects AN7 differential input pair as AN7+ and ANN0-" name="DIFF" value="0x1"/>
        <value caption="AN7 is using Single-ended mode" name="SINGLE" value="0x0"/>
      </value-group>
      <value-group caption="AN8 Signed Data Mode bit" name="ADCIMCON1__SIGN8">
        <value caption="AN8 is using Signed Data mode" name="SIGNED" value="0x1"/>
        <value caption="AN8 is using Unsigned Data mode" name="UNSIGNED" value="0x0"/>
      </value-group>
      <value-group caption="AN 8 Mode bit" name="ADCIMCON1__DIFF8">
        <value caption="Selects AN8 differential input pair as AN8+ and ANN0-" name="DIFF" value="0x1"/>
        <value caption="AN8 is using Single-ended mode" name="SINGLE" value="0x0"/>
      </value-group>
      <value-group caption="AN9 Signed Data Mode bit" name="ADCIMCON1__SIGN9">
        <value caption="AN9 is using Signed Data mode" name="SIGNED" value="0x1"/>
        <value caption="AN9 is using Unsigned Data mode" name="UNSIGNED" value="0x0"/>
      </value-group>
      <value-group caption="AN9 Mode bit" name="ADCIMCON1__DIFF9">
        <value caption="Selects AN9 differential input pair as AN9+ and ANN0-" name="DIFF" value="0x1"/>
        <value caption="AN9 is using Single-ended mode" name="SINGLE" value="0x0"/>
      </value-group>
      <value-group caption="AN10 Signed Data Mode bit" name="ADCIMCON1__SIGN10">
        <value caption="AN10 is using Signed Data mode" name="SIGNED" value="0x1"/>
        <value caption="AN10 is using Unsigned Data mode" name="UNSIGNED" value="0x0"/>
      </value-group>
      <value-group caption="AN10 Mode bit" name="ADCIMCON1__DIFF10">
        <value caption="Selects AN10 differential input pair as AN10+ and ANN0-" name="DIFF" value="0x1"/>
        <value caption="AN10 is using Single-ended mode" name="SINGLE" value="0x0"/>
      </value-group>
      <value-group caption="AN11 Signed Data Mode bit" name="ADCIMCON1__SIGN11">
        <value caption="AN11 is using Signed Data mode" name="SIGNED" value="0x1"/>
        <value caption="AN11 is using Unsigned Data mode" name="UNSIGNED" value="0x0"/>
      </value-group>
      <value-group caption="AN11 Mode bit" name="ADCIMCON1__DIFF11">
        <value caption="Selects AN11 differential input pair as AN11+ and ANN0-" name="DIFF" value="0x1"/>
        <value caption="AN11 is using Single-ended mode" name="SINGLE" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN0">
        <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="ENABLED" value="0x1"/>
        <value caption="Interrupts are disabled" name="DISABLED" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN1">
        <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="ENABLED" value="0x1"/>
        <value caption="Interrupts are disabled" name="DISABLED" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN2">
        <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="ENABLED" value="0x1"/>
        <value caption="Interrupts are disabled" name="DISABLED" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN3">
        <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="ENABLED" value="0x1"/>
        <value caption="Interrupts are disabled" name="DISABLED" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN4">
        <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="ENABLED" value="0x1"/>
        <value caption="Interrupts are disabled" name="DISABLED" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN5">
        <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="ENABLED" value="0x1"/>
        <value caption="Interrupts are disabled" name="DISABLED" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN6">
        <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="ENABLED" value="0x1"/>
        <value caption="Interrupts are disabled" name="DISABLED" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN7">
        <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="ENABLED" value="0x1"/>
        <value caption="Interrupts are disabled" name="DISABLED" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN8">
        <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="ENABLED" value="0x1"/>
        <value caption="Interrupts are disabled" name="DISABLED" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN9">
        <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="ENABLED" value="0x1"/>
        <value caption="Interrupts are disabled" name="DISABLED" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN10">
        <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="ENABLED" value="0x1"/>
        <value caption="Interrupts are disabled" name="DISABLED" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN11">
        <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="ENABLED" value="0x1"/>
        <value caption="Interrupts are disabled" name="DISABLED" value="0x0"/>
      </value-group>
    </module>
    <module name="AES" id="U2238" version="2.2.0" caption="Advanced Encryption Standard">
      <register-group name="AES" caption="Advanced Encryption Standard">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="AESMODE" caption="AES Modes of operation" mask="0x1C" values="AES_CTRLA__AESMODE"/>
          <bitfield name="CFBS" caption="Cipher Feedback Block Size" mask="0xE0" values="AES_CTRLA__CFBS"/>
          <bitfield name="KEYSIZE" caption="Encryption Key Size" mask="0x300" values="AES_CTRLA__KEYSIZE"/>
          <bitfield name="CIPHER" caption="Cipher Mode" mask="0x400" values="AES_CTRLA__CIPHER"/>
          <bitfield name="STARTMODE" caption="Start Mode Select" mask="0x800" values="AES_CTRLA__STARTMODE"/>
          <bitfield name="LOD" caption="Last Output Data Mode" mask="0x1000" values="AES_CTRLA__LOD"/>
          <bitfield name="KEYGEN" caption="Last Key Generation" mask="0x2000" values="AES_CTRLA__KEYGEN"/>
          <bitfield name="XORKEY" caption="XOR Key Operation" mask="0x4000" values="AES_CTRLA__XORKEY"/>
          <bitfield name="CTYPE" caption="Counter Measure Type" mask="0xF0000"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" size="1" initval="0x00" caption="Control B">
          <bitfield name="START" caption="Start Encryption/Decryption" mask="0x1"/>
          <bitfield name="NEWMSG" caption="New message" mask="0x2"/>
          <bitfield name="EOM" caption="End of message" mask="0x4"/>
          <bitfield name="GFMUL" caption="GF Multiplication" mask="0x8"/>
        </register>
        <register name="INTENCLR" offset="0x5" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="ENCCMP" caption="Encryption Complete Interrupt Enable" mask="0x1"/>
          <bitfield name="GFMCMP" caption="GF Multiplication Complete Interrupt Enable" mask="0x2"/>
        </register>
        <register name="INTENSET" offset="0x6" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="ENCCMP" caption="Encryption Complete Interrupt Enable" mask="0x1"/>
          <bitfield name="GFMCMP" caption="GF Multiplication Complete Interrupt Enable" mask="0x2"/>
        </register>
        <register name="INTFLAG" offset="0x7" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status">
          <bitfield name="ENCCMP" caption="Encryption Complete" mask="0x1"/>
          <bitfield name="GFMCMP" caption="GF Multiplication Complete" mask="0x2"/>
        </register>
        <register name="DATABUFPTR" offset="0x8" rw="RW" size="1" initval="0x00" caption="Data buffer pointer">
          <bitfield name="INDATAPTR" caption="Input Data Pointer" mask="0x3"/>
        </register>
        <register name="DBGCTRL" offset="0x9" rw="RW" size="1" initval="0x00" caption="Debug control">
          <bitfield name="DBGRUN" caption="Debug Run" mask="0x1"/>
        </register>
        <register name="KEYWORD" offset="0xC" rw="W" size="4" count="8" initval="0x00000000" caption="Keyword n">
        </register>
        <register name="INDATA" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="Indata">
        </register>
        <register name="INTVECTV" offset="0x3C" rw="W" size="4" count="4" initval="0x00000000" caption="Initialisation Vector n">
        </register>
        <register name="HASHKEY" offset="0x5C" rw="RW" size="4" count="4" initval="0x00000000" caption="Hash key n">
        </register>
        <register name="GHASH" offset="0x6C" rw="RW" size="4" count="4" initval="0x00000000" caption="Galois Hash n">
        </register>
        <register name="CIPLEN" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="Cipher Length">
        </register>
        <register name="RANDSEED" offset="0x84" rw="RW" size="4" initval="0x00000000" caption="Random Seed">
        </register>
      </register-group>
      <value-group name="AES_CTRLA__AESMODE">
        <value name="ECB" caption="Electronic code book mode" value="0x0"/>
        <value name="CBC" caption="Cipher block chaining mode" value="0x1"/>
        <value name="OFB" caption="Output feedback mode" value="0x2"/>
        <value name="CFB" caption="Cipher feedback mode" value="0x3"/>
        <value name="COUNTER" caption="Counter mode" value="0x4"/>
        <value name="CCM" caption="CCM mode" value="0x5"/>
        <value name="GCM" caption="Galois counter mode" value="0x6"/>
      </value-group>
      <value-group name="AES_CTRLA__CFBS">
        <value name="128BIT" caption="128-bit Input data block for Encryption/Decryption in Cipher Feedback mode" value="0x0"/>
        <value name="64BIT" caption="64-bit Input data block for Encryption/Decryption in Cipher Feedback mode" value="0x1"/>
        <value name="32BIT" caption="32-bit Input data block for Encryption/Decryption in Cipher Feedback mode" value="0x2"/>
        <value name="16BIT" caption="16-bit Input data block for Encryption/Decryption in Cipher Feedback mode" value="0x3"/>
        <value name="8BIT" caption="8-bit Input data block for Encryption/Decryption in Cipher Feedback mode" value="0x4"/>
      </value-group>
      <value-group name="AES_CTRLA__CIPHER">
        <value name="DEC" caption="Decryption" value="0x0"/>
        <value name="ENC" caption="Encryption" value="0x1"/>
      </value-group>
      <value-group name="AES_CTRLA__KEYGEN">
        <value name="NONE" caption="No effect" value="0x0"/>
        <value name="LAST" caption="Start Computation of the last NK words of the expanded key" value="0x1"/>
      </value-group>
      <value-group name="AES_CTRLA__KEYSIZE">
        <value name="128BIT" caption="128-bit Key for Encryption / Decryption" value="0x0"/>
        <value name="192BIT" caption="192-bit Key for Encryption / Decryption" value="0x1"/>
        <value name="256BIT" caption="256-bit Key for Encryption / Decryption" value="0x2"/>
      </value-group>
      <value-group name="AES_CTRLA__LOD">
        <value name="NONE" caption="No effect" value="0x0"/>
        <value name="LAST" caption="Start encryption in Last Output Data mode" value="0x1"/>
      </value-group>
      <value-group name="AES_CTRLA__STARTMODE">
        <value name="MANUAL" caption="Start Encryption / Decryption in Manual mode" value="0x0"/>
        <value name="AUTO" caption="Start Encryption / Decryption in Auto mode" value="0x1"/>
      </value-group>
      <value-group name="AES_CTRLA__XORKEY">
        <value name="NONE" caption="No effect" value="0x0"/>
        <value name="XOR" caption="The user keyword gets XORed with the previous keyword register content." value="0x1"/>
      </value-group>
    </module>
    <module caption="BLE" version="1.0" id="U6667" name="BLE">
      <register-group caption="BLE" name="BLE">
        <!-- Turned bit fields into registers for Chris here -->
        <register name="DPLL_RG1" offset="0x04B8" rw="RW" size="2" caption="">
          <bitfield name="DPLL_RG1BITS" mask="0xFFFF" caption=""/>
        </register>
        <register name="DPLL_RG2" offset="0x04BA" rw="RW" size="2" caption="">
          <bitfield name="DPLL_RG2BITS" mask="0xFFFF" caption=""/>
        </register>
      </register-group>
    </module>
    <module name="BTZBSYS" id="U9998" version="1.0.0" caption="BT ZB Subsystem">
      <register-group name="BTZBSYS" caption="">
        <register name="SUBSYS_CNTRL_REG0" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="SUBSYS_CNTRL_REG0">
          <bitfield name="bt_en_main_clk" caption="bt_en_main_clk" mask="0x100000"/>
          <bitfield name="bt_reset_by_fw" caption="bt_reset_by_fw" mask="0x80000"/>
          <bitfield name="bt_hw_rc_re_cal" caption="bt_hw_rc_re_cal" mask="0x40000"/>
          <bitfield name="bt_sfr_wakeup_bit" caption="bt_sfr_wakeup_bit" mask="0x20000"/>
          <bitfield name="bt_pdc_ov" caption="bt_pdc_ov" mask="0x10000"/>
          <bitfield name="ant_div_sel_2_iom_en" caption="ant_div_sel_2_iom_en" mask="0x40"/>
          <bitfield name="ant_div_sel_1_iom_en" caption="ant_div_sel_1_iom_en" mask="0x20"/>
          <bitfield name="zb_en_main_clk" caption="zb_en_main_clk" mask="0x10"/>
          <bitfield name="zb_reset_by_fw" caption="zb_reset_by_fw" mask="0x8"/>
          <bitfield name="zb_soft_reset_in" caption="zb_soft_reset_in" mask="0x2"/>
          <bitfield name="zb_slp_ctrl" caption="zb_slp_ctrl" mask="0x1"/>
        </register>
        <register name="SUBSYS_CNTRL_REG1" offset="0x4" rw="RW" size="4" access-size="4" initval="0x0000F000" caption="SUBSYS_CNTRL_REG1">
          <bitfield name="clk_lp_req" caption="clk_lp_req" mask="0x800000"/>
          <bitfield name="invert_btadc_clk" caption="invert_btadc_clk" mask="0x400000"/>
          <bitfield name="zb_bt_bar_ovrd_val" caption="zb_bt_bar_ovrd_val" mask="0x200000"/>
          <bitfield name="zb_bt_bar_ovrd_en" caption="zb_bt_bar_ovrd_en" mask="0x100000"/>
          <bitfield name="lna_on_iom_en" caption="lna_on_iom_en" mask="0x80000"/>
          <bitfield name="pa_on_iom_en" caption="pa_on_iom_en" mask="0x40000"/>
          <bitfield name="tr_sw_n_iom_en" caption="tr_sw_n_iom_en" mask="0x20000"/>
          <bitfield name="tr_sw_iom_en" caption="tr_sw_iom_en" mask="0x10000"/>
          <bitfield name="subsys_xtal_ready_delay" caption="subsys_xtal_ready_delay" mask="0xF000"/>
          <bitfield name="subsys_bypass_pll_lock" caption="subsys_bypass_pll_lock" mask="0x200"/>
          <bitfield name="subsys_bypass_xtal_ready" caption="subsys_bypass_xtal_ready" mask="0x100"/>
          <bitfield name="ssubsys_clk_div_sel" caption="subsys_clk_div_sel" mask="0xC0"/>
          <bitfield name="subsys_clk_src_sel" caption="subsys_clk_src_sel" mask="0x30"/>
          <bitfield name="subsys_dbg_bus_sel" caption="subsys_dbg_bus_sel" mask="0xC"/>
          <bitfield name="subsys_dbg_bus_sel_top" caption="subsys_dbg_bus_sel_top" mask="0x3"/>
        </register>
        <register name="SUBSYS_STATUS_REG0" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="SUBSYS_STATUS_REG0">
          <bitfield name="bt_rf_idle" caption="bt_rf_idle" mask="0x20000"/>
          <bitfield name="bt_low_power_mode" caption="bt_low_power_mode" mask="0x10000"/>
          <bitfield name="radio_idle_zb" caption="radio_idle_zb" mask="0x4"/>
          <bitfield name="zb_deep_sleep_mode" caption="zb_deep_sleep_mode" mask="0x2"/>
          <bitfield name="zb_sleep_mode" caption="zb_sleep_mode" mask="0x1"/>
        </register>
        <register name="SUBSYS_STATUS_REG1" offset="0x24" rw="RW" size="4" access-size="4" initval="0x00000000" caption="SUBSYS_STATUS_REG1">
          <bitfield name="clk_lp_ready" caption="clk_lp_ready" mask="0x10"/>
          <bitfield name="PLL_locked" caption="PLL_locked" mask="0x8"/>
          <bitfield name="XTAL_ready" caption="XTAL_ready" mask="0x4"/>
          <bitfield name="pll_lock_out" caption="pll_lock_out" mask="0x2"/>
          <bitfield name="xtal_ready_out" caption="xtal_ready_out" mask="0x1"/>
        </register>
      </register-group>
    </module>
    <module name="CCL" id="U2225" version="1.1.0" caption="Configurable Custom Logic">
      <register-group name="CCL" caption="Configurable Custom Logic">
        <register name="CTRL" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="CCL_CTRL__SWRST"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2" values="CCL_CTRL__ENABLE"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40" values="CCL_CTRL__RUNSTDBY"/>
        </register>
        <register name="SEQCTRL" offset="0x4" rw="RW" size="1" count="2" initval="0x00" caption="SEQ Control x">
          <bitfield name="SEQSEL" caption="Sequential Selection" mask="0xF" values="CCL_SEQCTRL__SEQSEL"/>
        </register>
        <register name="LUTCTRL" offset="0x8" rw="RW" size="4" count="2" initval="0x00000000" caption="LUT Control x">
          <bitfield name="ENABLE" caption="LUT Enable" mask="0x2" values="CCL_LUTCTRL__ENABLE"/>
          <bitfield name="FILTSEL" caption="Filter Selection" mask="0x30" values="CCL_LUTCTRL__FILTSEL"/>
          <bitfield name="EDGESEL" caption="Edge Selection" mask="0x80" values="CCL_LUTCTRL__EDGESEL"/>
          <bitfield name="INSEL0" caption="Input Selection 0" mask="0xF00" values="CCL_LUTCTRL__INSEL"/>
          <bitfield name="INSEL1" caption="Input Selection 1" mask="0xF000" values="CCL_LUTCTRL__INSEL"/>
          <bitfield name="INSEL2" caption="Input Selection 2" mask="0xF0000" values="CCL_LUTCTRL__INSEL"/>
          <bitfield name="INVEI" caption="Inverted Event Input Enable" mask="0x100000" values="CCL_LUTCTRL__INVEI"/>
          <bitfield name="LUTEI" caption="LUT Event Input Enable" mask="0x200000" values="CCL_LUTCTRL__LUTEI"/>
          <bitfield name="LUTEO" caption="LUT Event Output Enable" mask="0x400000" values="CCL_LUTCTRL__LUTEO"/>
          <bitfield name="TRUTH" caption="Truth Value" mask="0xFF000000"/>
        </register>
      </register-group>
      <value-group name="CCL_CTRL__SWRST">
        <value name="DISABLE" caption="The peripheral is not reset" value="0"/>
        <value name="ENABLE" caption="The peripheral is reset" value="1"/>
      </value-group>
      <value-group name="CCL_CTRL__ENABLE">
        <value name="DISABLE" caption="The peripheral is disabled" value="0"/>
        <value name="ENABLE" caption="The peripheral is enabled" value="1"/>
      </value-group>
      <value-group name="CCL_CTRL__RUNSTDBY">
        <value name="DISABLE" caption="Generic clock is not required in standby sleep mode" value="0"/>
        <value name="ENABLE" caption="Generic clock is  required in standby sleep mode" value="1"/>
      </value-group>
      <value-group name="CCL_SEQCTRL__SEQSEL">
        <value name="DISABLE" caption="Sequential logic is disabled" value="0"/>
        <value name="DFF" caption="D flip flop" value="1"/>
        <value name="JK" caption="JK flip flop" value="2"/>
        <value name="LATCH" caption="D latch" value="3"/>
        <value name="RS" caption="RS latch" value="4"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__ENABLE">
        <value name="DISABLE" caption="LUT block is disabled" value="0"/>
        <value name="ENABLE" caption="LUT block is enabled" value="1"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__FILTSEL">
        <value name="DISABLE" caption="Filter disabled" value="0"/>
        <value name="SYNCH" caption="Synchronizer enabled" value="1"/>
        <value name="FILTER" caption="Filter enabled" value="2"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__EDGESEL">
        <value name="DISABLE" caption="Edge detector is disabled" value="0"/>
        <value name="ENABLE" caption="Edge detector is enabled" value="1"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__INSEL">
        <value name="MASK" caption="Masked input" value="0"/>
        <value name="FEEDBACK" caption="Feedback input source" value="1"/>
        <value name="LINK" caption="Linked LUT input source" value="2"/>
        <value name="EVENT" caption="Event input source" value="3"/>
        <value name="IO" caption="I/O pin input source" value="4"/>
        <value name="AC" caption="AC input source" value="5"/>
        <value name="TC" caption="TC input source" value="6"/>
        <value name="ALTTC" caption="Alternate TC input source" value="7"/>
        <value name="TCC" caption="TCC input source" value="8"/>
        <value name="SERCOM" caption="SERCOM input source" value="9"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__INVEI">
        <value name="DISABLE" caption="Incoming event is not inverted" value="0"/>
        <value name="ENABLE" caption="Incoming event is inverted" value="1"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__LUTEI">
        <value name="DISABLE" caption="LUT incoming event is disabled" value="0"/>
        <value name="ENABLE" caption="LUT incoming event is enabled" value="1"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__LUTEO">
        <value name="DISABLE" caption="LUT event output is disabled" value="0"/>
        <value name="ENABLE" caption="LUT event output is enabled" value="1"/>
      </value-group>
    </module>
    <module name="CFG" id="U500" version="1.0" caption="">
      <register-group name="CFG" caption="">
        <register name="CFGCON0" offset="0x0" rw="RW" size="4" access-size="4" initval="0x7100000b" caption="">
          <bitfield name="TDOEN" caption="TDO enable for 2-wire JTAG" mask="0x1"/>
          <bitfield name="SWOEN" caption="SWO enable on 2-wire debug interface" mask="0x2"/>
          <bitfield name="TROEN" caption="Trace Output Enable" mask="0x4"/>
          <bitfield name="JTAGEN" caption="JTAG Enable" mask="0x8"/>
          <bitfield name="ADCPOVR" caption="ADC Charge Pump Override" mask="0x10"/>
          <bitfield name="ACCMP1_ALTEN" caption="AC CMP1 Alternate Enable" mask="0x40"/>
          <bitfield name="CPENFILT" caption="ADC CP Filter Enable" mask="0x80"/>
          <bitfield name="RTCIN0_ALTEN" caption="RTCIN0 Alternate Enable" mask="0x100"/>
          <bitfield name="RTCOUT_ALTEN" caption="RTCOUT Alternate Enable" mask="0x200"/>
          <bitfield name="PMULOCK" caption="PMU Controller Register LOCK" mask="0x400"/>
          <bitfield name="PGLCOK" caption="Permission Group LOCK" mask="0x800"/>
          <bitfield name="PMDLOCK" caption="Peripheral Module Disable (PMD) LOCK" mask="0x1000"/>
          <bitfield name="IOLOCK" caption="IO LOCK" mask="0x2000"/>
          <bitfield name="CFGCLOCK" caption="Configuration Register Lock" mask="0xc000"/>
          <bitfield name="VBCMODE" caption="VBC Operating Mode" mask="0x10000"/>
          <bitfield name="SMBUSEN0" caption="SMBus Enable for SERCOM0" mask="0x20000"/>
          <bitfield name="SMBUSEN1" caption="SMBus Enable for SERCOM1" mask="0x40000"/>
          <bitfield name="SMBUSEN2" caption="SMBus Enable for SERCOM2" mask="0x80000"/>
          <bitfield name="HPLUGDIS" caption="Hot Plugging Disable" mask="0x100000"/>
          <bitfield name="SLRTEN0" caption="SLRT Enable for SERCOM0" mask="0x200000"/>
          <bitfield name="SLRTEN1" caption="SLRT Enable for SERCOM1" mask="0x400000"/>
          <bitfield name="SLRTEN2" caption="SLRT Enable for SERCOM2" mask="0x800000"/>
          <bitfield name="PCM" caption="PCHE I/D Cacheable Mode" mask="0x1000000"/>
          <bitfield name="INT0E" caption="INT0 Enable" mask="0x2000000"/>
          <bitfield name="INT0P" caption="INT0P Polarity" mask="0x4000000"/>
          <bitfield name="FECCCON" caption="Flash ECC Control" mask="0x30000000"/>
          <bitfield name="FRECCDIS" caption="Flex RAM ECC Control" mask="0x40000000"/>
        </register>
        <register name="CFGCON1" offset="0x10" rw="RW" size="4" access-size="4" initval="0x1f00443b" caption="">
          <bitfield name="DEBUG" caption="Background Debugger Access Selection" mask="0x3"/>
          <bitfield name="ICESEL" caption="EMUC/EMUD Communication Channel Select" mask="0x18"/>
          <bitfield name="TRCEN" caption="Trace Enable" mask="0x20"/>
          <bitfield name="ZBTWKSYS" caption="ZBT Subsystem External Wake-up source" mask="0x80"/>
          <bitfield name="CMP0_OE" caption="Analog Comparator-0 Output Enable" mask="0x100"/>
          <bitfield name="CMP1_OE" caption="Analog Comparator-1 Output Enable" mask="0x200"/>
          <bitfield name="CLASSBDIS" caption="Disable CLASSB Device Functionality" mask="0x400"/>
          <bitfield name="SLRCTRL0" caption="I2C Slew Rate Control for SERCOM0" mask="0x800"/>
          <bitfield name="SLRCTRL1" caption="I2C Slew Rate Control for SERCOM1" mask="0x1000"/>
          <bitfield name="SLRCTRL2" caption="I2C Slew Rate Control for SERCOM2" mask="0x2000"/>
          <bitfield name="SMCLR" caption="Selects CRU handling of MCLR Control" mask="0x4000"/>
          <bitfield name="QSCHE_EN" caption="QSPI Address Space Cache Attribute" mask="0x8000"/>
          <bitfield name="QSPI_HSEN" caption="QSPI (Direct) Enable" mask="0x10000"/>
          <bitfield name="SCOM0_HSEN" caption="SERCOM0 (Direct)High Speed Pin Enable" mask="0x20000"/>
          <bitfield name="SCOM1_HSEN" caption="SERCOM1 (Direct)High Speed Pin Enable" mask="0x40000"/>
          <bitfield name="SCOM2_HSEN" caption="SERCOM2 (Direct)High Speed Pin Enable" mask="0x80000"/>
          <bitfield name="CCL_OE" caption="CCL Pads (via PPS) Output Enable" mask="0x100000"/>
          <bitfield name="I2CDSEL0" caption="I2C Delay Select for SERCOM0" mask="0x200000"/>
          <bitfield name="I2CDSEL1" caption="I2C Delay Select for SERCOM1" mask="0x400000"/>
          <bitfield name="I2CDSEL2" caption="I2C Delay Select for SERCOM2" mask="0x800000"/>
          <bitfield name="WDTPSS" caption="Watchdog Timer Post-scale Select Sleep" mask="0x1f000000"/>
          <bitfield name="QSPIDDRM" caption="QSPI DDR Mode Clock Enable" mask="0x20000000"/>
          <bitfield name="CLKZBREF" caption="External Reference Clock ZB Enable" mask="0x40000000"/>
        </register>
        <register name="CFGCON2" offset="0x20" rw="RW" size="4" access-size="4" initval="0x7f7fff38" caption="">
          <bitfield name="ACMP_CYCLE" caption="AC SIB Comparator Result Wait Cycles" mask="0x7"/>
          <bitfield name="DMTINTV" caption="Dead Man Timer Count Window Interval" mask="0x38"/>
          <bitfield name="PMUTEST_VDD_EN" caption="PMU Test Output or VDD/2 Enable via ADC IE12" mask="0x80"/>
          <bitfield name="POSCMOD" caption="Primary Oscillator Configuration" mask="0x300"/>
          <bitfield name="WDTRMCS" caption="WDT RUN Mode Clock Select" mask="0xc00"/>
          <bitfield name="SOSCSEL" caption="SOSC Selection Configuration" mask="0x1000"/>
          <bitfield name="WAKE2SPD" caption="2-Speed startup enabled in Sleep mode" mask="0x2000"/>
          <bitfield name="CKSWEN" caption="Software Clock Switching Enable" mask="0x4000"/>
          <bitfield name="FSCMEN" caption="Fail-Safe Clock Monitor Enable" mask="0x8000"/>
          <bitfield name="WDTPSR" caption="Watchdog Timer Post-scale Select Run" mask="0x1f0000"/>
          <bitfield name="WDTSPGM" caption="Watchdog Timer Stop during Flash Programming" mask="0x200000"/>
          <bitfield name="WINDIS" caption="Windowed Watchdog Timer Disable" mask="0x400000"/>
          <bitfield name="WDTEN" caption="Watchdog Timer Enable" mask="0x800000"/>
          <bitfield name="WDTWINSZ" caption="Watchdog Timer Window Size" mask="0x3000000"/>
          <bitfield name="DMTCNT" caption="Dead Man Timer Count Select" mask="0x7c000000"/>
          <bitfield name="DMTEN" caption="Dead Man Timer Enable" mask="0x80000000"/>
        </register>
        <register name="CFGCON4" offset="0x40" rw="RW" size="4" access-size="4" initval="0x840e4000" caption="">
          <bitfield name="SOSCCFG" caption="SOSC Configuration" mask="0xff"/>
          <bitfield name="RTCEVENT_SEL" caption="RTC Event Selection" mask="0x300"/>
          <bitfield name="RTCEVENT_EN" caption="Pad Output Enable for MCHP legacy RTC event output" mask="0x400"/>
          <bitfield name="VBKP_1KCSEL" caption="VDDBUKPCORE LPCLK Clock Selection" mask="0x800"/>
          <bitfield name="VBKP_32KCSEL" caption="VDDBUKPCORE 32KHz clock source selection" mask="0x3000"/>
          <bitfield name="VBKP_DIVSEL" caption="VDDBUKPCORE LPCLK Clock Divider Selection" mask="0x4000"/>
          <bitfield name="LPCLK_MOD" caption="LPCLK modifier in counter/delay mode" mask="0x8000"/>
          <bitfield name="RTCEFTYPE" caption="RTC Event Type" mask="0x10000"/>
          <bitfield name="CPEN_DLY" caption="Charge-pump ready digital delay" mask="0xe0000"/>
          <bitfield name="DSZPBOREN" caption="Deep Sleep Zero-Power BOR Enable" mask="0x100000"/>
          <bitfield name="DSWDTPS" caption="Deep Sleep Watchdog Timer Postscale Select" mask="0x3e00000"/>
          <bitfield name="DSWDTOSC" caption="Deep Sleep Watchdog Timer Reference Clock Select" mask="0x4000000"/>
          <bitfield name="DSWDTEN" caption="Deep Sleep Watchdog Timer Enable" mask="0x8000000"/>
          <bitfield name="DSEN" caption="Deep Sleep Bit Enable" mask="0x10000000"/>
          <bitfield name="UVREGROVR" caption="ULPVREG Retention Mode Override" mask="0x20000000"/>
          <bitfield name="LPOSCEN" caption="Low Power (Secondary) Oscillator Enable" mask="0x40000000"/>
          <bitfield name="RTCNTM_CSEL" caption="RTC Counter Mode Clock Select" mask="0x80000000"/>
        </register>
        <register name="CFGPGQOS" offset="0x50" rw="RW" size="4" access-size="4" initval="0xe040004c" caption="">
          <bitfield name="CPUPG" caption="CPU (Code) Permission Group" mask="0x3"/>
          <bitfield name="CPUQOS" caption="CPU I/D and System Bus QOS Control" mask="0xc"/>
          <bitfield name="ICDJPG" caption="ICD-JTAG Permission Group" mask="0x30"/>
          <bitfield name="ICDJQOS" caption="ICD-JTAG Bus QOS Control" mask="0xc0"/>
          <bitfield name="DMAPG" caption="DMA (Rd/Wr) Permission Group" mask="0x300"/>
          <bitfield name="ADCPG" caption="ADC Controller Permission Group" mask="0x30000"/>
          <bitfield name="ADCQOS" caption="ADC Controller QOS Control" mask="0xc0000"/>
          <bitfield name="ICMPG" caption="ICM Permission Group" mask="0x300000"/>
          <bitfield name="ICMQOS" caption="ICM QOS Control" mask="0xc00000"/>
          <bitfield name="DSUPG" caption="DSU Permission Group" mask="0x3000000"/>
          <bitfield name="FCQOS" caption="FC Controller QOS Control" mask="0x30000000"/>
          <bitfield name="WISIBQOS" caption="Wireless SIB QOS Control" mask="0xc0000000"/>
        </register>
        <register name="CFGPCLKGEN1" offset="0x60" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="EICCSEL" caption="EIC Clock Selection" mask="0x7" values="PCLKGENSEL"/>
          <bitfield name="EICCD" caption="EIC Clock Disable" mask="0x8" values="PGCLK__CTRL"/>
          <bitfield name="FREQMRCSEL" caption="FREQMRC Clock Selection" mask="0x70" values="PCLKGENSEL"/>
          <bitfield name="RCD" caption="FREQMRC Clock Disable" mask="0x80" values="PGCLK__CTRL"/>
          <bitfield name="FREQMMCSEL" caption="FREQMMC Clock Selection" mask="0x700" values="PCLKGENSEL"/>
          <bitfield name="MCD" caption="FREQMMC Clock Disable" mask="0x800" values="PGCLK__CTRL"/>
          <bitfield name="SERCOM01CSEL" caption="SERCOM0/1 Clock Selection" mask="0x7000" values="PCLKGENSEL"/>
          <bitfield name="S01CD" caption="SERCOM0/1 Clock Disable" mask="0x8000" values="PGCLK__CTRL"/>
          <bitfield name="SERCOM23CSEL" caption="SERCOM2/3 Clock Selection" mask="0x70000" values="PCLKGENSEL"/>
          <bitfield name="S23CD" caption="SERCOM2/3 Clock Disable" mask="0x80000" values="PGCLK__CTRL"/>
          <bitfield name="TCC12CSEL" caption="TCC1/2 Clock Selection" mask="0x700000" values="PCLKGENSEL"/>
          <bitfield name="TCC12CD" caption="TCC1/2 Clock Disable" mask="0x800000" values="PGCLK__CTRL"/>
          <bitfield name="TC23CSEL" caption="TC2/3 Clock Selection" mask="0x7000000" values="PCLKGENSEL"/>
          <bitfield name="TC23CD" caption="TC2/3 Clock Disable" mask="0x8000000" values="PGCLK__CTRL"/>
          <bitfield name="CM4TCSEL" caption="CM4T Clock Selection" mask="0x70000000" values="PCLKGENSEL"/>
          <bitfield name="CM4TD" caption="CM4T Clock Disable" mask="0x80000000" values="PGCLK__CTRL"/>
        </register>
        <register name="CFGPCLKGEN2" offset="0x70" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="EVSYSC1SEL" caption="EVSYSC1 Peripheral Clock Selection" mask="0x7" values="PCLKGENSEL"/>
          <bitfield name="C1D" caption="EVSYSC1 Clock Disable" mask="0x8" values="PGCLK__CTRL"/>
          <bitfield name="EVSYSC2SEL" caption="EVSYSC2 Peripheral Clock Selection" mask="0x70" values="PCLKGENSEL"/>
          <bitfield name="C2D" caption="EVSYSC2 Clock Disable" mask="0x80" values="PGCLK__CTRL"/>
          <bitfield name="EVSYSC3SEL" caption="EVSYSC3 Peripheral Clock Selection" mask="0x700" values="PCLKGENSEL"/>
          <bitfield name="C3D" caption="EVSYSC3 Clock Disable" mask="0x800" values="PGCLK__CTRL"/>
          <bitfield name="EVSYSC4SEL" caption="EVSYSC4 Peripheral Clock Selection" mask="0x7000" values="PCLKGENSEL"/>
          <bitfield name="C4D" caption="EVSYSC4 Clock Disable" mask="0x8000" values="PGCLK__CTRL"/>
          <bitfield name="EVSYSC5SEL" caption="EVSYSC5 Peripheral Clock Selection" mask="0x70000" values="PCLKGENSEL"/>
          <bitfield name="C5D" caption="EVSYSC5 Clock Disable" mask="0x80000" values="PGCLK__CTRL"/>
          <bitfield name="EVSYSC6SEL" caption="EVSYSC6 Peripheral Clock Selection" mask="0x700000" values="PCLKGENSEL"/>
          <bitfield name="C6D" caption="EVSYSC6 Clock Disable" mask="0x800000" values="PGCLK__CTRL"/>
          <bitfield name="EVSYSC7SEL" caption="EVSYSC7 Peripheral Clock Selection" mask="0x7000000" values="PCLKGENSEL"/>
          <bitfield name="C7D" caption="C7D Clock Disable" mask="0x8000000" values="PGCLK__CTRL"/>
          <bitfield name="EVSYSC8SEL" caption="EVSYSC8 Peripheral Clock Selection" mask="0x70000000" values="PCLKGENSEL"/>
          <bitfield name="C8D" caption="C8D Clock Disable" mask="0x80000000" values="PGCLK__CTRL"/>
        </register>
        <register name="CFGPCLKGEN3" offset="0x80" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="EVSYSC9SEL" caption="EVSYSC9 Peripheral Clock Selection" mask="0x7" values="PCLKGENSEL"/>
          <bitfield name="C9D" caption="C9D Clock Disable" mask="0x8" values="PGCLK__CTRL"/>
          <bitfield name="EVSYSC10SEL" caption="EVSYSC10 Peripheral Clock Selection" mask="0x70" values="PCLKGENSEL"/>
          <bitfield name="C10D" caption="C10D Clock Disable" mask="0x80" values="PGCLK__CTRL"/>
          <bitfield name="EVSYSC11SEL" caption="EVSYSC11 Peripheral Clock Selection" mask="0x700" values="PCLKGENSEL"/>
          <bitfield name="C11D" caption="C11D Clock Disable" mask="0x800" values="PGCLK__CTRL"/>
          <bitfield name="EVSYSC12SEL" caption="EVSYSC12 Peripheral Clock Selection" mask="0x7000" values="PCLKGENSEL"/>
          <bitfield name="C12D" caption="C12D Clock Disable" mask="0x8000" values="PGCLK__CTRL"/>
          <bitfield name="ACCLKSEL" caption="AC Peripheral Clock Selection" mask="0x70000" values="PCLKGENSEL"/>
          <bitfield name="ACCD" caption="AC Clock Disable" mask="0x80000" values="PGCLK__CTRL"/>
          <bitfield name="TCC0CSEL" caption="TCC0 Peripheral Clock Selection" mask="0x700000" values="PCLKGENSEL"/>
          <bitfield name="TCC0CD" caption="TCC0 Clock Disable" mask="0x800000" values="PGCLK__CTRL"/>
          <bitfield name="TC0CSEL" caption="TC0 Peripheral Clock Selection" mask="0x7000000" values="PCLKGENSEL"/>
          <bitfield name="TC0CD" caption="TC0 Clock Disable" mask="0x8000000" values="PGCLK__CTRL"/>
          <bitfield name="TC1CSEL" caption="TC1 Peripheral Clock Selection" mask="0x70000000" values="PCLKGENSEL"/>
          <bitfield name="TC1CD" caption="TC1 Clock Disable" mask="0x80000000" values="PGCLK__CTRL"/>
        </register>
        <register name="ID" offset="0x90" rw="R" size="4" access-size="4" initval="0x00000000" caption="Device ID"/>
        <register name="USER_ID" offset="0xa0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="USER_ID" caption="User unique ID, readable using the JTAG USER_ID instruction" mask="0xffff"/>
        </register>
        <register name="SYSKEY" offset="0xb0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SYSKEY" caption="System Key" mask="0xffffffff"/>
        </register>
        <register name="PMD1" offset="0xc0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ZBMD" caption="ZigBee Module Disable" mask="0x1"/>
          <bitfield name="BTMD" caption="Bluetooth Module Disable" mask="0x2"/>
          <bitfield name="MPAMD" caption="RF MPA Module Disable" mask="0x4"/>
          <bitfield name="LPAMD" caption="RF LPA Module Disable" mask="0x8"/>
          <bitfield name="PLVDMD" caption="PLVD Module Disable" mask="0x10"/>
          <bitfield name="ACMD" caption="AC Module Disable" mask="0x40"/>
          <bitfield name="ADCMD" caption="ADC Controller Module Disable" mask="0x80"/>
          <bitfield name="ADCSARMD" caption="Shared ADC SAR Core Module Disable" mask="0x100"/>
          <bitfield name="RTCCMD" caption="RTCC Module Disable" mask="0x10000"/>
          <bitfield name="SQIMD" caption="SQI Module Disable" mask="0x20000000"/>
        </register>
        <register name="PMD2" offset="0xd0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="REFO5MD" caption="Reference (Clock) Out 5 Module Disable" mask="0x1000000"/>
          <bitfield name="REFO6MD" caption="Reference (Clock) Out 6 Module Disable" mask="0x2000000"/>
          <bitfield name="REFO1MD" caption="Reference (Clock) Out 1 Module Disable" mask="0x10000000"/>
          <bitfield name="REFO2MD" caption="Reference (Clock) Out 2 Module Disable" mask="0x20000000"/>
          <bitfield name="REFO3MD" caption="Reference (Clock) Out 3 Module Disable" mask="0x40000000"/>
          <bitfield name="REFO4MD" caption="Reference (Clock) Out 4 Module Disable" mask="0x80000000"/>
        </register>
        <register name="PMD3" offset="0xe0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SER1MD" caption="SERCOM1 Module Disable" mask="0x1"/>
          <bitfield name="SER2MD" caption="SERCOM2 Module Disable" mask="0x2"/>
          <bitfield name="SER3MD" caption="SERCOM3 Module Disable" mask="0x4"/>
          <bitfield name="SER4MD" caption="SERCOM4 Module Disable" mask="0x8"/>
          <bitfield name="ICMMD" caption="ICM Module Disable" mask="0x10"/>
          <bitfield name="PUKCCMD" caption="PUKCC Module Disable" mask="0x20"/>
          <bitfield name="RNGMD" caption="TRNG Module Disable" mask="0x40"/>
          <bitfield name="AESMD" caption="AES Module Disable" mask="0x80"/>
          <bitfield name="TC0MD" caption="TC0 Module Disable" mask="0x100"/>
          <bitfield name="TC1MD" caption="TC1 Module Disable" mask="0x200"/>
          <bitfield name="TC2MD" caption="TC2 Module Disable" mask="0x400"/>
          <bitfield name="TC3MD" caption="TC3 Module Disable" mask="0x800"/>
          <bitfield name="TCC0MD" caption="TCC0 Module Disable" mask="0x1000"/>
          <bitfield name="TCC1MD" caption="TCC1 Module Disable" mask="0x2000"/>
          <bitfield name="TCC2MD" caption="TCC2 Module Disable" mask="0x4000"/>
        </register>
        <register name="MISCSTAT" offset="0x100" rw="RW" size="4" access-size="4" initval="0x01000081" caption="">
          <bitfield name="CLDORDY" caption="CLDO Ready" mask="0x200"/>
        </register>
        <register name="BCFG0" offset="0x200" rw="R" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PCSCMODE" caption="PCHE Single cache Mode" mask="0x2"/>
          <bitfield name="CP" caption="Boot Code Protect" mask="0x10000000"/>
          <bitfield name="SIGN" caption="Flash SIGN" mask="0x20000000"/>
          <bitfield name="BINFOVALID0" caption="First 256-bit BCFG information Valid" mask="0x80000000"/>
        </register>
        <register name="CFGCON0CLR" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="CFGCON0SET" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="CFGCON0INV" offset="0xc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="CFGCON1CLR" offset="0x14" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="CFGCON1SET" offset="0x18" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="CFGCON1INV" offset="0x1c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="CFGCON2CLR" offset="0x24" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="CFGCON2SET" offset="0x28" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="CFGCON2INV" offset="0x2c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="CFGCON4CLR" offset="0x44" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="CFGCON4SET" offset="0x48" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="CFGCON4INV" offset="0x4c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="CFGPGQOSCLR" offset="0x54" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="CFGPGQOSSET" offset="0x58" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="CFGPGQOSINV" offset="0x5c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="CFGPCLKGEN1CLR" offset="0x64" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="CFGPCLKGEN1SET" offset="0x68" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="CFGPCLKGEN1INV" offset="0x6c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="CFGPCLKGEN2CLR" offset="0x74" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="CFGPCLKGEN2SET" offset="0x78" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="CFGPCLKGEN2INV" offset="0x7c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="CFGPCLKGEN3CLR" offset="0x84" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="CFGPCLKGEN3SET" offset="0x88" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="CFGPCLKGEN3INV" offset="0x8c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="USER_IDCLR" offset="0xa4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="USER_IDSET" offset="0xa8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="USER_IDINV" offset="0xac" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="PMD1CLR" offset="0xc4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="PMD1SET" offset="0xc8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="PMD1INV" offset="0xcc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="PMD2CLR" offset="0xd4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="PMD2SET" offset="0xd8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="PMD2INV" offset="0xdc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="PMD3CLR" offset="0xe4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="PMD3SET" offset="0xe8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="PMD3INV" offset="0xec" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
      </register-group>
      <value-group name="PCLKGENSEL">
        <value name="NO_CLK" caption="No Clock" value="0x0"/>
        <value name="REFO1" caption="Reference Clock 1" value="0x1"/>
        <value name="REFO2" caption="Reference Clock 2" value="0x2"/>
        <value name="REFO3" caption="Reference Clock 3" value="0x3"/>
        <value name="REFO4" caption="Reference Clock 4" value="0x4"/>
        <value name="REFO5" caption="Reference Clock 5" value="0x5"/>
        <value name="REFO6" caption="Reference Clock 6" value="0x6"/>
        <value name="LPCLK" caption="32 KHz Low Power Clock" value="0x7"/>
      </value-group>
      <value-group caption="PGCLK Control" name="PGCLK__CTRL">
        <value caption="Enable PGCLK" name="ON" value="0x1"/>
        <value caption="Disable PGCLK" name="OFF" value="0x0"/>
      </value-group>
    </module>
    <module name="CMCC" id="U2015" version="6.0.0" caption="Cortex M Cache Controller">
      <register-group name="CMCC" caption="Cortex M Cache Controller">
        <register name="TYPE" offset="0x0" rw="R" size="4" access-size="4" initval="0x000012D2" caption="Cache Type Register">
          <bitfield name="GCLK" caption="dynamic Clock Gating supported" mask="0x2"/>
          <bitfield name="RRP" caption="Round Robin Policy supported" mask="0x10"/>
          <bitfield name="WAYNUM" caption="Number of Way" mask="0x60" values="CMCC_TYPE__WAYNUM"/>
          <bitfield name="LCKDOWN" caption="Lock Down supported" mask="0x80"/>
          <bitfield name="CSIZE" caption="Cache Size" mask="0x700" values="CMCC_TYPE__CSIZE"/>
          <bitfield name="CLSIZE" caption="Cache Line Size" mask="0x3800" values="CMCC_TYPE__CLSIZE"/>
        </register>
        <register name="CFG" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000020" caption="Cache Configuration Register">
          <bitfield name="ICDIS" caption="Instruction Cache Disable" mask="0x2"/>
          <bitfield name="DCDIS" caption="Data Cache Disable" mask="0x4"/>
          <bitfield name="CSIZESW" caption="Cache size configured by software" mask="0x70" values="CMCC_CFG__CSIZESW"/>
        </register>
        <register name="CTRL" offset="0x8" rw="W" size="4" access-size="4" initval="0x00000000" caption="Cache Control Register">
          <bitfield name="CEN" caption="Cache Controller Enable" mask="0x1"/>
        </register>
        <register name="SR" offset="0xC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Cache Status Register">
          <bitfield name="CSTS" caption="Cache Controller Status" mask="0x1"/>
        </register>
        <register name="LCKWAY" offset="0x10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Cache Lock per Way Register">
          <bitfield name="LCKWAY" caption="Lockdown way Register" mask="0xF"/>
        </register>
        <register name="MAINT0" offset="0x20" rw="W" size="4" access-size="4" initval="0x00000000" caption="Cache Maintenance Register 0">
          <bitfield name="INVALL" caption="Cache Controller invalidate All" mask="0x1"/>
        </register>
        <register name="MAINT1" offset="0x24" rw="W" size="4" access-size="4" initval="0x00000000" caption="Cache Maintenance Register 1">
          <bitfield name="INDEX" caption="Invalidate Index" mask="0xFF0"/>
          <bitfield name="WAY" caption="Invalidate Way" mask="0xF0000000" values="CMCC_MAINT1__WAY"/>
        </register>
        <register name="MCFG" offset="0x28" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Cache Monitor Configuration Register">
          <bitfield name="MODE" caption="Cache Controller Monitor Counter Mode" mask="0x3" values="CMCC_MCFG__MODE"/>
        </register>
        <register name="MEN" offset="0x2C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Cache Monitor Enable Register">
          <bitfield name="MENABLE" caption="Cache Controller Monitor Enable" mask="0x1"/>
        </register>
        <register name="MCTRL" offset="0x30" rw="W" size="4" access-size="4" initval="0x00000000" caption="Cache Monitor Control Register">
          <bitfield name="SWRST" caption="Cache Controller Software Reset" mask="0x1"/>
        </register>
        <register name="MSR" offset="0x34" rw="R" size="4" access-size="4" initval="0x00000000" caption="Cache Monitor Status Register">
          <bitfield name="EVENT_CNT" caption="Monitor Event Counter" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="CMCC_TYPE__CLSIZE">
        <value name="CLSIZE_4B" caption="Cache Line Size is 4 bytes" value="0"/>
        <value name="CLSIZE_8B" caption="Cache Line Size is 8 bytes" value="1"/>
        <value name="CLSIZE_16B" caption="Cache Line Size is 16 bytes" value="2"/>
        <value name="CLSIZE_32B" caption="Cache Line Size is 32 bytes" value="3"/>
        <value name="CLSIZE_64B" caption="Cache Line Size is 64 bytes" value="4"/>
        <value name="CLSIZE_128B" caption="Cache Line Size is 128 bytes" value="5"/>
      </value-group>
      <value-group name="CMCC_TYPE__CSIZE">
        <value name="CSIZE_1KB" caption="Cache Size is 1 KB" value="0"/>
        <value name="CSIZE_2KB" caption="Cache Size is 2 KB" value="1"/>
        <value name="CSIZE_4KB" caption="Cache Size is 4 KB" value="2"/>
        <value name="CSIZE_8KB" caption="Cache Size is 8 KB" value="3"/>
        <value name="CSIZE_16KB" caption="Cache Size is 16 KB" value="4"/>
        <value name="CSIZE_32KB" caption="Cache Size is 32 KB" value="5"/>
        <value name="CSIZE_64KB" caption="Cache Size is 64 KB" value="6"/>
      </value-group>
      <value-group name="CMCC_TYPE__WAYNUM">
        <value name="DMAPPED" caption="Direct Mapped Cache" value="0"/>
        <value name="ARCH2WAY" caption="2-WAY set associative" value="1"/>
        <value name="ARCH4WAY" caption="4-WAY set associative" value="2"/>
      </value-group>
      <value-group name="CMCC_CFG__CSIZESW">
        <value name="CONF_CSIZE_1KB" caption="The Cache Size is configured to 1KB" value="0"/>
        <value name="CONF_CSIZE_2KB" caption="The Cache Size is configured to 2KB" value="1"/>
        <value name="CONF_CSIZE_4KB" caption="The Cache Size is configured to 4KB" value="2"/>
        <value name="CONF_CSIZE_8KB" caption="The Cache Size is configured to 8KB" value="3"/>
        <value name="CONF_CSIZE_16KB" caption="The Cache Size is configured to 16KB" value="4"/>
        <value name="CONF_CSIZE_32KB" caption="The Cache Size is configured to 32KB" value="5"/>
        <value name="CONF_CSIZE_64KB" caption="The Cache Size is configured to 64KB" value="6"/>
      </value-group>
      <value-group name="CMCC_MAINT1__WAY">
        <value name="WAY0" caption="Way 0 is selection for index invalidation" value="0"/>
        <value name="WAY1" caption="Way 1 is selection for index invalidation" value="1"/>
        <value name="WAY2" caption="Way 2 is selection for index invalidation" value="2"/>
        <value name="WAY3" caption="Way 3 is selection for index invalidation" value="3"/>
      </value-group>
      <value-group name="CMCC_MCFG__MODE">
        <value name="CYCLE_COUNT" caption="Cycle counter" value="0"/>
        <value name="IHIT_COUNT" caption="Instruction hit counter" value="1"/>
        <value name="DHIT_COUNT" caption="Data hit counter" value="2"/>
      </value-group>
    </module>
    <module name="CRU" id="03100" version="1.0" caption="">
      <register-group name="CRU" caption="">
        <register caption="CRU OSCILLATOR CONTROL REGISTER" initval="0x000100" name="OSCCON" offset="0x0" rw="RW" size="4">
          <bitfield caption="Oscillator Switch Enable bit" mask="0x00000001" name="OSWEN" values="OSCCON__OSWEN"/>
          <bitfield caption="32 kHz Secondary (LP) Oscillator Enable bit" mask="0x00000002" name="SOSCEN" values="OSCCON__SOSCEN"/>
          <bitfield caption="Clock Fail Detect bit (Read / writable / Clearable by application)" mask="0x00000008" name="CF" values="OSCCON__CF"/>
          <bitfield caption="Enable SLEEP Mode bit" mask="0x00000010" name="SLPEN" values="OSCCON__SLPEN"/>
          <bitfield caption="Clock Lock Enabled bit" mask="0x00000080" name="CLKLOCK" values="OSCCON__CLKLOCK"/>
          <bitfield caption="New Oscillator Selection bits" mask="0x00000F00" name="NOSC" values="OSCCON__NOSC"/>
          <bitfield caption="Current Oscillator Selection bits (Read-only)" mask="0x0000F000" name="COSC" values="OSCCON__COSC"/>
          <bitfield caption="2-Speed startup enabled in Sleep mode bit" mask="0x00200000" name="WAKE2SPD" values="OSCCON__WAKE2SPD"/>
          <bitfield caption="Enable Dream Mode bit" mask="0x00800000" name="DRMEN" values="OSCCON__DRMEN"/>
          <bitfield caption="Fast RC Clock Divider bits" mask="0x07000000" name="FRCDIV" values="OSCCON__FRCDIV"/>
        </register>
        <register caption="" name="OSCCONCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x04"> </register>
        <register caption="" name="OSCCONSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x08"> </register>
        <register caption="" name="OSCCONINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x0C"> </register>
        <register caption="CRU OSCILLATOR TRIMMING REGISTER" initval="0x0" name="OSCTUN" offset="0x10" rw="RW" size="4">
          <bitfield caption="Internal Fast RC (FRC) Oscillator Tuning bits" mask="0x0000003F" name="TUN" values="OSCTUN__TUN"/>
        </register>
        <register caption="" name="OSCTUNCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x14"> </register>
        <register caption="" name="OSCTUNSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x18"> </register>
        <register caption="" name="OSCTUNINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x1C"> </register>
        <register caption="SPLL CONTROL REGISTER" initval="0xC0000108" name="SPLLCON" offset="0x20" rw="RW" size="4">
          <bitfield caption="PLL Power Down Register bit" mask="0x00000008" name="SPLLPWDN" values="SPLLCON__SPLLPWDN"/>
          <bitfield caption="System PLL Force Lock" mask="0x00000010" name="SPLLFLOCK" values="SPLLCON__SPLLFLOCK"/>
          <bitfield caption="System PLL Reset" mask="0x00000020" name="SPLLRST" values="SPLLCON__SPLLRST"/>
          <bitfield caption="SPLL Clock 1 Divide Value, 1 to 255" mask="0x0000FF00" name="SPLLPOSTDIV1"/>
          <bitfield caption="SPLL Clock 2 Divide Value, 1 to 15" mask="0x000F0000" name="SPLLPOSTDIV2" values="SPLLCON__SPLLPOSTDIV2"/>
          <bitfield caption="SPLL Clock 2 Source" mask="0xC0000000" name="SPLL_BYP" values="SPLLCON__SPLL_BYP"/>
        </register>
        <register caption="" name="SPLLCONCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x24"> </register>
        <register caption="" name="SPLLCONSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x28"> </register>
        <register caption="" name="SPLLCONINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x2C"> </register>
        <register caption="REFERENCE OSCILLATOR 1 CONTROL REGISTER" initval="0x0" name="REFO1CON" offset="0x70" rw="RW" size="4">
          <bitfield caption="Reference Clock Source Select bits" mask="0x0000000F" name="ROSEL" values="REFO1CON__ROSEL"/>
          <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO1CON__ACTIVE"/>
          <bitfield caption="Clock RODIV/ROTRIM switch enabled." mask="0x00000200" name="DIVSWEN" values="REFO1CON__DIVSWEN"/>
          <bitfield caption="Reference Oscillator Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO1CON__RSLP"/>
          <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO1CON__OE"/>
          <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO1CON__SIDL"/>
          <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO1CON__ON"/>
          <bitfield caption="Freeze in Debug mode bit" mask="0x4000" name="FRZ" values="REFO1CON__FRZ"/>
          <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO1CON__RODIV"/>
        </register>
        <register caption="" name="REFO1CONCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x74"> </register>
        <register caption="" name="REFO1CONSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x78"> </register>
        <register caption="" name="REFO1CONINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x7C"> </register>
        <register caption="REFERENCE OSCILLATOR 1 TRIM REGISTER" initval="0x0" name="REFO1TRIM" offset="0x80" rw="RW" size="4">
          <bitfield caption="Trim bits - Provides fractional additive to RODIV value for 1/2 period of REFO1 clock" mask="0xFF800000" name="ROTRIM" values="REFO1TRIM__ROTRIM"/>
        </register>
        <register caption="" name="REFO1TRIMCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x84"> </register>
        <register caption="" name="REFO1TRIMSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x88"> </register>
        <register caption="" name="REFO1TRIMINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x8C"> </register>
        <register caption="REFERENCE OSCILLATOR 2 CONTROL REGISTER" initval="0x0" name="REFO2CON" offset="0x90" rw="RW" size="4">
          <bitfield caption="Reference Clock Source Select bits" mask="0x0000000F" name="ROSEL" values="REFO2CON__ROSEL"/>
          <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO2CON__ACTIVE"/>
          <bitfield caption="Clock RODIV/ROTRIM switch enabled." mask="0x00000200" name="DIVSWEN" values="REFO2CON__DIVSWEN"/>
          <bitfield caption="Reference Oscillator Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO2CON__RSLP"/>
          <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO2CON__OE"/>
          <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO2CON__SIDL"/>
          <bitfield caption="Freeze in Debug mode bit" mask="0x4000" name="FRZ" values="REFO2CON__FRZ"/>
          <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO2CON__ON"/>
          <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO2CON__RODIV"/>
        </register>
        <register caption="" name="REFO2CONCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x94"> </register>
        <register caption="" name="REFO2CONSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x98"> </register>
        <register caption="" name="REFO2CONINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x9C"> </register>
        <register caption="REFERENCE OSCILLATOR 2 TRIM REGISTER" initval="0x0" name="REFO2TRIM" offset="0xa0" rw="RW" size="4">
          <bitfield caption="Trim bits - Provides fractional additive to RODIV value for 1/2 period of REFO1 clock" mask="0xFF800000" name="ROTRIM" values="REFO2TRIM__ROTRIM"/>
        </register>
        <register caption="" name="REFO2TRIMCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xa4"> </register>
        <register caption="" name="REFO2TRIMSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xa8"> </register>
        <register caption="" name="REFO2TRIMINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xaC"> </register>
        <register caption="REFERENCE OSCILLATOR 3 CONTROL REGISTER" initval="0x0" name="REFO3CON" offset="0xb0" rw="RW" size="4">
          <bitfield caption="Reference Clock Source Select bits" mask="0x0000000F" name="ROSEL" values="REFO3CON__ROSEL"/>
          <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO3CON__ACTIVE"/>
          <bitfield caption="Clock RODIV/ROTRIM switch enabled." mask="0x00000200" name="DIVSWEN" values="REFO3CON__DIVSWEN"/>
          <bitfield caption="Reference Oscillator Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO3CON__RSLP"/>
          <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO3CON__OE"/>
          <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO3CON__SIDL"/>
          <bitfield caption="Freeze in Debug mode bit" mask="0x4000" name="FRZ" values="REFO3CON__FRZ"/>
          <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO3CON__ON"/>
          <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO3CON__RODIV"/>
        </register>
        <register caption="" name="REFO3CONCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xb4"> </register>
        <register caption="" name="REFO3CONSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xb8"> </register>
        <register caption="" name="REFO3CONINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xbC"> </register>
        <register caption="REFERENCE OSCILLATOR 3 TRIM REGISTER" initval="0x0" name="REFO3TRIM" offset="0xc0" rw="RW" size="4">
          <bitfield caption="Trim bits - Provides fractional additive to RODIV value for 1/2 period of REFO1 clock" mask="0xFF800000" name="ROTRIM" values="REFO3TRIM__ROTRIM"/>
        </register>
        <register caption="" name="REFO3TRIMCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xc4"> </register>
        <register caption="" name="REFO3TRIMSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xc8"> </register>
        <register caption="" name="REFO3TRIMINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xcC"> </register>
        <register caption="REFERENCE OSCILLATOR 4 CONTROL REGISTER" initval="0x0" name="REFO4CON" offset="0xd0" rw="RW" size="4">
          <bitfield caption="Reference Clock Source Select bits" mask="0x0000000F" name="ROSEL" values="REFO4CON__ROSEL"/>
          <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO4CON__ACTIVE"/>
          <bitfield caption="Clock RODIV/ROTRIM switch enabled." mask="0x00000200" name="DIVSWEN" values="REFO4CON__DIVSWEN"/>
          <bitfield caption="Reference Oscillator Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO4CON__RSLP"/>
          <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO4CON__OE"/>
          <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO4CON__SIDL"/>
          <bitfield caption="Freeze in Debug mode bit" mask="0x4000" name="FRZ" values="REFO4CON__FRZ"/>
          <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO4CON__ON"/>
          <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO4CON__RODIV"/>
        </register>
        <register caption="" name="REFO4CONCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xd4"> </register>
        <register caption="" name="REFO4CONSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xd8"> </register>
        <register caption="" name="REFO4CONINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xdC"> </register>
        <register caption="REFERENCE OSCILLATOR 4 TRIM REGISTER" initval="0x0" name="REFO4TRIM" offset="0xe0" rw="RW" size="4">
          <bitfield caption="Trim bits - Provides fractional additive to RODIV value for 1/2 period of REFO1 clock" mask="0xFF800000" name="ROTRIM" values="REFO4TRIM__ROTRIM"/>
        </register>
        <register caption="" name="REFO4TRIMCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xe4"> </register>
        <register caption="" name="REFO4TRIMSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xe8"> </register>
        <register caption="" name="REFO4TRIMINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xeC"> </register>
        <register caption="REFERENCE OSCILLATOR 5 CONTROL REGISTER" initval="0x0" name="REFO5CON" offset="0xf0" rw="RW" size="4">
          <bitfield caption="Reference Clock Source Select bits" mask="0x0000000F" name="ROSEL" values="REFO5CON__ROSEL"/>
          <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO5CON__ACTIVE"/>
          <bitfield caption="Clock RODIV/ROTRIM switch enabled." mask="0x00000200" name="DIVSWEN" values="REFO5CON__DIVSWEN"/>
          <bitfield caption="Reference Oscillator Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO5CON__RSLP"/>
          <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO5CON__OE"/>
          <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO5CON__SIDL"/>
          <bitfield caption="Freeze in Debug mode bit" mask="0x4000" name="FRZ" values="REFO5CON__FRZ"/>
          <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO5CON__ON"/>
          <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO5CON__RODIV"/>
        </register>
        <register caption="" name="REFO5CONCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xf4"> </register>
        <register caption="" name="REFO5CONSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xf8"> </register>
        <register caption="" name="REFO5CONINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0xfC"> </register>
        <register caption="REFERENCE OSCILLATOR 5 TRIM REGISTER" initval="0x0" name="REFO5TRIM" offset="0x100" rw="RW" size="4">
          <bitfield caption="Trim bits - Provides fractional additive to RODIV value for 1/2 period of REFO1 clock" mask="0xFF800000" name="ROTRIM" values="REFO5TRIM__ROTRIM"/>
        </register>
        <register caption="" name="REFO5TRIMCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x104"> </register>
        <register caption="" name="REFO5TRIMSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x108"> </register>
        <register caption="" name="REFO5TRIMINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x10C"> </register>
        <register caption="REFERENCE OSCILLATOR 6 CONTROL REGISTER" initval="0x0" name="REFO6CON" offset="0x110" rw="RW" size="4">
          <bitfield caption="Reference Clock Source Select bits" mask="0x0000000F" name="ROSEL" values="REFO6CON__ROSEL"/>
          <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO6CON__ACTIVE"/>
          <bitfield caption="Clock RODIV/ROTRIM switch enabled." mask="0x00000200" name="DIVSWEN" values="REFO6CON__DIVSWEN"/>
          <bitfield caption="Reference Oscillator Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO6CON__RSLP"/>
          <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO6CON__OE"/>
          <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO6CON__SIDL"/>
          <bitfield caption="Freeze in Debug mode bit" mask="0x4000" name="FRZ" values="REFO6CON__FRZ"/>
          <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO6CON__ON"/>
          <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO6CON__RODIV"/>
        </register>
        <register caption="" name="REFO6CONCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x114"> </register>
        <register caption="" name="REFO6CONSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x118"> </register>
        <register caption="" name="REFO6CONINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x11C"> </register>
        <register caption="REFERENCE OSCILLATOR 6 TRIM REGISTER" initval="0x0" name="REFO6TRIM" offset="0x120" rw="RW" size="4">
          <bitfield caption="Trim bits - Provides fractional additive to RODIV value for 1/2 period of REFO1 clock" mask="0xFF800000" name="ROTRIM" values="REFO6TRIM__ROTRIM"/>
        </register>
        <register caption="" name="REFO6TRIMCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x124"> </register>
        <register caption="" name="REFO6TRIMSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x128"> </register>
        <register caption="" name="REFO6TRIMINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x12C"> </register>
        <register caption="PB1 CLOCK DIVISOR CONTROL REGISTER" initval="0x8801" name="PB1DIV" offset="0x130" rw="RW" size="4">
          <bitfield caption="PB1 Peripheral Clock Divisor Control value" mask="0x0000007F" name="PBDIV" values="PB1DIV__PBDIV"/>
          <bitfield caption="PB1 Peripheral Clock Divisor Ready" mask="0x00000800" name="PBDIVRDY" values="PB1DIV__PBDIVRDY"/>
          <bitfield caption="Output Enable bit" mask="0x00008000" name="PBDIVON" values="PB1DIV__PBDIVON"/>
        </register>
        <register caption="PB2 CLOCK DIVISOR CONTROL REGISTER" initval="0x8801" name="PB2DIV" offset="0x140" rw="RW" size="4">
          <bitfield caption="PB2 Peripheral Clock Divisor Control value" mask="0x0000007F" name="PBDIV" values="PB2DIV__PBDIV"/>
          <bitfield caption="PB2 Peripheral Clock Divisor Ready" mask="0x00000800" name="PBDIVRDY" values="PB2DIV__PBDIVRDY"/>
          <bitfield caption="Output Enable bit" mask="0x00008000" name="PBDIVON" values="PB2DIV__PBDIVON"/>
        </register>
        <register caption="PB3 CLOCK DIVISOR CONTROL REGISTER" initval="0x8801" name="PB3DIV" offset="0x150" rw="RW" size="4">
          <bitfield caption="PB3 Peripheral Clock Divisor Control value" mask="0x0000007F" name="PBDIV" values="PB3DIV__PBDIV"/>
          <bitfield caption="PB3 Peripheral Clock Divisor Ready" mask="0x00000800" name="PBDIVRDY" values="PB3DIV__PBDIVRDY"/>
          <bitfield caption="Output Enable bit" mask="0x00008000" name="PBDIVON" values="PB3DIV__PBDIVON"/>
        </register>
        <register caption="" name="PB1DIVCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x134"> </register>
        <register caption="" name="PB1DIVSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x138"> </register>
        <register caption="" name="PB1DIVINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x13C"> </register>
        <register caption="" name="PB2DIVCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x144"> </register>
        <register caption="" name="PB2DIVSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x148"> </register>
        <register caption="" name="PB2DIVINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x14C"> </register>
        <register caption="" name="PB3DIVCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x154"> </register>
        <register caption="" name="PB3DIVSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x158"> </register>
        <register caption="" name="PB3DIVINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x15C"> </register>
        <register caption="SLEW RATE CONTROL FOR CLOCK SWITCHING REGISTER" initval="0x0" name="SLEWCON" offset="0x160" rw="RW" size="4">
          <bitfield caption="Clock Switch Slewing Active Status Bit - Read-Only" mask="0x00000001" name="BUSY" values="SLEWCON__BUSY"/>
          <bitfield caption="Clock slew enable for switching down to slower clocks" mask="0x00000002" name="DNEN" values="SLEWCON__DNEN"/>
          <bitfield caption="Clock slew enable for switching up to faster clocks" mask="0x00000004" name="UPEN" values="SLEWCON__UPEN"/>
          <bitfield caption="Divisor steps used when doing slewed clock switches" mask="0x00000700" name="SLWDIV" values="SLEWCON__SLWDIV"/>
          <bitfield caption="PBx Peripheral Clock Divisor Control value" mask="0x000F0000" name="SYSDIV" values="SLEWCON__SYSDIV"/>
          <bitfield caption="Number of clocks generated at each slew step for a clock switch" mask="0x0F000000" name="SLWDLY" values="SLEWCON__SLWDLY"/>
        </register>
        <register caption="" name="SLEWCONCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x164"> </register>
        <register caption="" name="SLEWCONSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x168"> </register>
        <register caption="" name="SLEWCONINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x16C"> </register>
        <register caption="CLOCK STATUS REGISTER" initval="0x0" name="CLKSTAT" offset="0x170" rw="RW" size="4">
          <bitfield caption="FRC Ready Status value" mask="0x00000001" name="FRCRDY" values="CLKSTAT__FRCRDY"/>
          <bitfield caption="System PLL1 Ready Status value" mask="0x00000002" name="SPLL1RDY" values="CLKSTAT__SPLL1RDY"/>
          <bitfield caption="Primary Oscillator Ready Status value" mask="0x00000004" name="POSCRDY" values="CLKSTAT__POSCRDY"/>
          <bitfield caption="SOSC Ready Status value" mask="0x00000008" name="SOSCRDY" values="CLKSTAT__SOSCRDY"/>
          <bitfield caption="LPRC Ready Status value" mask="0x00000020" name="LPRCRDY" values="CLKSTAT__LPRCRDY"/>
          <bitfield caption="System PLL3 Ready Status value" mask="0x00000200" name="SPLL3RDY" values="CLKSTAT__SPLL3RDY"/>
        </register>
        <register caption="USER CLK DIAGNOSTICS CONTROL REGISTER" initval="0x0" name="CLKDIAG" offset="0x190" rw="RW" size="4">
          <bitfield caption="POSC Clock Stop Control value" mask="0x00000001" name="POSCSTOP" values="CLKDIAG__POSCSTOP"/>
          <bitfield caption="SOSC Clock Stop Control value" mask="0x00000002" name="SOSCSTOP" values="CLKDIAG__SOSCSTOP"/>
          <bitfield caption="FRC Clock Stop Control value" mask="0x00000004" name="FRCSTOP" values="CLKDIAG__FRCSTOP"/>
          <bitfield caption="LPRC Clock Stop Control value" mask="0x00000008" name="LPRCSTOP" values="CLKDIAG__LPRCSTOP"/>
          <bitfield caption="SPLL1 Clock Stop Control value" mask="0x00000010" name="SPLL1STOP" values="CLKDIAG__SPLL1STOP"/>
          <bitfield caption="SPLL2 Clock Stop Control value" mask="0x00000020" name="SPLL2STOP" values="CLKDIAG__SPLL2STOP"/>
          <bitfield caption="SPLL3 Clock Stop Control value" mask="0x00000040" name="SPLL3STOP" values="CLKDIAG__SPLL3STOP"/>
          <bitfield caption="NMI Counter value" mask="0xFFFF0000" name="NMICNT"/>
        </register>
      </register-group>
      <value-group caption="Oscillator Switch Enable bit" name="OSCCON__OSWEN">
        <value caption="Request oscillator switch to selection specified by NOSC[3:0] bits" name="SWITCH" value="0x1"/>
        <value caption="Oscillator switch is complete" name="SWITCH_COMPLETE" value="0x0"/>
      </value-group>
      <value-group caption="32 kHz Secondary (LP) Oscillator Enable bit" name="OSCCON__SOSCEN">
        <value caption="Enable Secondary Oscillator" name="ON" value="0x1"/>
        <value caption="Disable Secondary Oscillator" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Clock Fail Detect bit (Read / writable / Clearable by application)" name="OSCCON__CF">
        <value caption="FSCM has detected clock failure" name="FAIL_DET" value="0x1"/>
        <value caption="FSCM has not detected clock failure" name="NO_FAILDET" value="0x0"/>
      </value-group>
      <value-group caption="Enable SLEEP Mode bit" name="OSCCON__SLPEN">
        <value caption="When a WAIT Instruction is executed device will enter SLEEP Mode" name="SLEEP" value="0x1"/>
        <value caption="When a WAIT instruction is executed device will enter IDLE Mode" name="IDLE" value="0x0"/>
      </value-group>
      <value-group caption="Clock Lock Enabled bit" name="OSCCON__CLKLOCK">
        <value caption="All clock and PLL configuration registers are locked.  These include OSCCON, OSCTRIM, SPLLCON, UPLLCON, PBxDIV" name="LOCKED" value="0x1"/>
        <value caption="Clock and PLL selection registers are not locked, configurations may be modified" name="UNLOCKED" value="0x0"/>
      </value-group>
      <value-group caption="New Oscillator Selection bits" name="OSCCON__NOSC">
        <value caption="Fast RC Oscillator (FRC) divided by OSCCON.FRCDIV ( Supports FRC/16 and FRC/1)" name="FRCDIV" value="0x0"/>
        <value caption="System PLL (SPLL1 Module) (input clock and divider set by SPLLCON)" name="SPLL" value="0x1"/>
        <value caption="Primary Oscillator" name="POSC" value="0x2"/>
        <value caption="Secondary Oscillator (SOSC)" name="SOSC" value="0x3"/>
        <value caption="Low Power RC Oscillator (LPRC)" name="LPRC" value="0x4"/>
      </value-group>
      <value-group caption="Current Oscillator Selection bits (Read-only)" name="OSCCON__COSC">
        <value caption="Fast RC Oscillator (FRC) divided by OSCCON.FRCDIV (Supports FRC/16 and FRC/1)" name="FRCDIV" value="0x0"/>
        <value caption="System PLL (SPLL1 Module) (input clock and divider set by SPLLCON)" name="SPLL" value="0x1"/>
        <value caption="Primary Oscillator- POSC" name="POSC" value="0x2"/>
        <value caption="Secondary Oscillator (SOSC)" name="SOSC" value="0x3"/>
        <value caption="Low Power RC Oscillator (LPRC)" name="LPRC" value="0x4"/>
      </value-group>
      <value-group caption="" name="OSCCON__WAKE2SPD">
        <value caption="When the device EXITS Sleep Mode, the sys_clk will be from FRC until the selected clock is ready" name="FRC" value="0x1"/>
        <value caption="When the device EXITS Sleep Mode, the sys_clk will be from the selected clock." name="SELECTED_CLK" value="0x0"/>
      </value-group>
      <value-group caption="Enable Dream Mode bit" name="OSCCON__DRMEN">
        <value caption="When the cpu_si_sleep input is asserted and SLPEN = 1, DMA transfer complete causes SLEEP Mode to be entered" name="SLEEP" value="0x1"/>
        <value caption="DMA transfer has no effect" name="NO_EFFECT" value="0x0"/>
      </value-group>
      <value-group caption="Fast RC Clock Divider bits" name="OSCCON__FRCDIV">
        <value caption="FRC Divide by 1" name="DIV_1" value="0x0"/>
        <value caption="FRC Divide by 2" name="DIV_2" value="0x1"/>
        <value caption="FRC Divide by 4" name="DIV_4" value="0x2"/>
        <value caption="FRC Divide by 8" name="DIV_8" value="0x3"/>
        <value caption="FRC Divide by 16" name="DIV_16" value="0x4"/>
        <value caption="FRC Divide by 32" name="DIV_32" value="0x5"/>
        <value caption="FRC Divide by 64" name="DIV_64" value="0x6"/>
        <value caption="FRC Divide by 256" name="DIV_256" value="0x7"/>
      </value-group>
      <value-group caption="Internal Fast RC (FRC) Oscillator Tuning bits" name="OSCTUN__TUN">
        <value caption="Maximum Frequency" name="Max" value="0x1f"/>
        <value caption="Center Frequency, oscillator is running at calibrated frequency" name="Center" value="0x0"/>
        <value caption="Minimum Frequency" name="Min" value="0x20"/>
      </value-group>
      <value-group caption="PLL Power Down Register bit" name="SPLLCON__SPLLPWDN">
        <value caption="PLL is powered down" name="PLL_OFF" value="0x1"/>
        <value caption="PLL is active" name="PLL_ON" value="0x0"/>
      </value-group>
      <value-group caption="System PLL Force Lock" name="SPLLCON__SPLLFLOCK">
        <value caption="Force the SPLL lock signal to be asserted" name="ASSERT" value="0x1"/>
        <value caption="Do not force the SPLL lock signal to be asserted" name="NO_ASSERT" value="0x0"/>
      </value-group>
      <value-group caption="System PLL Reset" name="SPLLCON__SPLLRST">
        <value caption="Assert the reset to the SPLL" name="ASSERT" value="0x1"/>
        <value caption="De-assert the reset to the SPLL" name="NO_ASSERT" value="0x0"/>
      </value-group>
      <value-group caption="First Post Divide Value, 1 to 15" name="SPLLCON__SPLLPOSTDIV2">
        <value caption="Disable" name="DISABLE" value="0x0"/>
        <value caption="Second post divide by 1" name="DIV_1" value="0x1"/>
        <value caption="Second post divide by 2" name="DIV_2" value="0x2"/>
        <value caption="Second post divide by 3" name="DIV_3" value="0x3"/>
        <value caption="Second post divide by 4" name="DIV_4" value="0x4"/>
        <value caption="Second post divide by 5" name="DIV_5" value="0x5"/>
        <value caption="Second post divide by 6" name="DIV_6" value="0x6"/>
        <value caption="Second post divide by 7" name="DIV_7" value="0x7"/>
        <value caption="Second post divide by 8" name="DIV_8" value="0x8"/>
        <value caption="Second post divide by 9" name="DIV_9" value="0x9"/>
        <value caption="Second post divide by 10" name="DIV_10" value="0xa"/>
        <value caption="Second post divide by 11" name="DIV_11" value="0xb"/>
        <value caption="Second post divide by 12" name="DIV_12" value="0xc"/>
        <value caption="Second post divide by 13" name="DIV_13" value="0xd"/>
        <value caption="Second post divide by 14" name="DIV_14" value="0xe"/>
        <value caption="Second post divide by 15" name="DIV_15" value="0xf"/>
      </value-group>
      <value-group caption="SPLL Bypass; when this bit is set, the input clock REF bypasses PLL to PLLOUTx." name="SPLLCON__SPLL_BYP">
        <value caption="SPLL3 (RFPLL) Clock is the clock source for ADC CP Clock Generation." name="SPLL3" value="0x0"/>
        <value caption="FRC is used as clock source for ADC CP Clock Generation." name="FRC" value="0x3"/>
        <value caption="POSC is used as clock source for ADC CP Clock Generation." name="POSC" value="0x2"/>
      </value-group>
      <value-group caption="Reference Clock Source Select bits" name="REFO1CON__ROSEL">
        <value caption="REFI Pin" name="REFCLKI" value="0x8"/>
        <value caption="System clock (reference clock reflects any device clock switching)" name="SYSCLK" value="0x7"/>
        <value caption="Peripheral clock 1 (reference clock reflects any peripheral clock switching)" name="PBCLK1" value="0x6"/>
        <value caption="System PLL3 (Clock-3)" name="SPLL3" value="0x5"/>
        <value caption="LPRC" name="LPRC" value="0x4"/>
        <value caption="SOSC" name="SOSC" value="0x3"/>
        <value caption="POSC" name="POSC" value="0x2"/>
        <value caption="System PLL1 (Clock-1)" name="SPLL1" value="0x1"/>
        <value caption="FRC" name="FRC" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO1CON__ACTIVE">
        <value caption="Reference clock request is active (User should not update this REFOCON register)" name="ACTIVE" value="0x1"/>
        <value caption="Reference clock request is not active (User can update this REFOCON register)" name="NOT_ACTIVE" value="0x0"/>
      </value-group>
      <value-group caption="Clock RODIV/ROTRIM switch enabled." name="REFO1CON__DIVSWEN">
        <value caption="Clock Divider Switching currently in progress." name="SWINPROGRESS" value="0x1"/>
        <value caption="Clock Divider Switch has completed." name="SWCOMPLETE" value="0x0"/>
      </value-group>
      <value-group caption="Reference Oscillator Run in Sleep bit" name="REFO1CON__RSLP">
        <value caption="Reference Oscillator output continues to run in Sleep" name="RSLP" value="0x1"/>
        <value caption="Reference Oscillator output is disabled in Sleep" name="NO_RSLP" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO1CON__OE">
        <value caption="Reference clock is driven out on REFO1 pin" name="REFO1_OE" value="0x1"/>
        <value caption="Reference clock is not driven out on REFO1 pin." name="NO_REFO1_OE" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO1CON__SIDL">
        <value caption="Discontinue module operation when device enters Idle mode" name="SIDL" value="0x1"/>
        <value caption="Continue module operation in Idle mode" name="NO_SIDL" value="0x0"/>
      </value-group>
      <value-group caption="Freeze in Debug mode bit" name="REFO1CON__FRZ">
        <value caption="When emulator is in Debug mode, module freezes operation" name="FRZ" value="0x1"/>
        <value caption="When emulator is in Debug mode, module continues operation" name="NO_FRZ" value="0x0"/>
      </value-group>
      <value-group caption="Output Enable bit" name="REFO1CON__ON">
        <value caption="Reference Oscillator Module enabled" name="ON" value="0x1"/>
        <value caption="Reference Oscillator Module disabled" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO1CON__RODIV">
        <value caption="REFO1 clock is Base clock frequency divided by 65,534 (32,767 *2)" name="65K" value="0x7fff"/>
        <value caption="REFO1 clock is Base clock frequency divided by 4 (2*2)" name="4" value="0x2"/>
        <value caption="REFO1 clock is Base clock frequency divided by 2 (1*2)" name="2" value="0x1"/>
        <value caption="REFO1 clock is same frequency as Base clock (no divider)" name="NONE" value="0x0"/>
      </value-group>
      <value-group caption="Trim bits - Provides fractional additive to RODIV value for 1/2 period of REFO1 clock" name="REFO1TRIM__ROTRIM">
        <value caption="0/512 (0.0) divisor added to RODIV value" name="ZERO" value="0x0"/>
        <value caption="1/512 (0.001953125) divisor added to RODIV value" name="1" value="0x1"/>
        <value caption="2/512 (0.00390625) divisor added to RODIV value" name="2" value="0x2"/>
        <value caption="256/512 (0.5000) divisor added to RODIV value" name="256" value="0x100"/>
        <value caption="511/512 (0.998046875) divisor added to RODIV value" name="511" value="0x1ff"/>
      </value-group>
      <value-group caption="Reference Clock Source Select bits" name="REFO2CON__ROSEL">
        <value caption="REFI Pin" name="REFCLKI" value="0x8"/>
        <value caption="System clock (reference clock reflects any device clock switching)" name="SYSCLK" value="0x7"/>
        <value caption="Peripheral clock 1 (reference clock reflects any peripheral clock switching)" name="PBCLK1" value="0x6"/>
        <value caption="System PLL3 (Clock-3)" name="SPLL3" value="0x5"/>
        <value caption="LPRC" name="LPRC" value="0x4"/>
        <value caption="SOSC" name="SOSC" value="0x3"/>
        <value caption="POSC" name="POSC" value="0x2"/>
        <value caption="System PLL1 (Clock-1)" name="SPLL1" value="0x1"/>
        <value caption="FRC" name="FRC" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO2CON__ACTIVE">
        <value caption="Reference clock request is active (User should not update this REFOCON register)" name="ACTIVE" value="0x1"/>
        <value caption="Reference clock request is not active (User can update this REFOCON register)" name="NOT_ACTIVE" value="0x0"/>
      </value-group>
      <value-group caption="Clock RODIV/ROTRIM switch enabled." name="REFO2CON__DIVSWEN">
        <value caption="Clock Divider Switching currently in progress." name="SWINPROGRESS" value="0x1"/>
        <value caption="Clock Divider Switch has completed." name="SWCOMPLETE" value="0x0"/>
      </value-group>
      <value-group caption="Reference Oscillator Run in Sleep bit" name="REFO2CON__RSLP">
        <value caption="Reference Oscillator output continues to run in Sleep" name="RSLP" value="0x1"/>
        <value caption="Reference Oscillator output is disabled in Sleep" name="NO_RSLP" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO2CON__OE">
        <value caption="Reference clock is driven out on REFO2 pin" name="REFO2_OE" value="0x1"/>
        <value caption="Reference clock is not driven out on REFO2 pin." name="NO_REFO2_OE" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO2CON__SIDL">
        <value caption="Discontinue module operation when device enters Idle mode" name="SIDL" value="0x1"/>
        <value caption="Continue module operation in Idle mode" name="NO_SIDL" value="0x0"/>
      </value-group>
      <value-group caption="Freeze in Debug mode bit" name="REFO2CON__FRZ">
        <value caption="When emulator is in Debug mode, module freezes operation" name="FRZ" value="0x1"/>
        <value caption="When emulator is in Debug mode, module continues operation" name="NO_FRZ" value="0x0"/>
      </value-group>
      <value-group caption="Output Enable bit" name="REFO2CON__ON">
        <value caption="Reference Oscillator Module enabled" name="ON" value="0x1"/>
        <value caption="Reference Oscillator Module disabled" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO2CON__RODIV">
        <value caption="REFO2 clock is Base clock frequency divided by 65,534 (32,767 *2)" name="65K" value="0x7fff"/>
        <value caption="REFO2 clock is Base clock frequency divided by 4 (2*2)" name="4" value="0x2"/>
        <value caption="REFO2 clock is Base clock frequency divided by 2 (1*2)" name="2" value="0x1"/>
        <value caption="REFO2 clock is same frequency as Base clock (no divider)" name="NONE" value="0x0"/>
      </value-group>
      <value-group caption="Trim bits - Provides fractional additive to RODIV value for 1/2 period of REFO2 clock" name="REFO2TRIM__ROTRIM">
        <value caption="0/512 (0.0) divisor added to RODIV value" name="ZERO" value="0x0"/>
        <value caption="1/512 (0.001953125) divisor added to RODIV value" name="1" value="0x1"/>
        <value caption="2/512 (0.00390625) divisor added to RODIV value" name="2" value="0x2"/>
        <value caption="256/512 (0.5000) divisor added to RODIV value" name="256" value="0x100"/>
        <value caption="511/512 (0.998046875) divisor added to RODIV value" name="511" value="0x1ff"/>
      </value-group>
      <value-group caption="Reference Clock Source Select bits" name="REFO3CON__ROSEL">
        <value caption="REFI Pin" name="REFCLKI" value="0x8"/>
        <value caption="System clock (reference clock reflects any device clock switching)" name="SYSCLK" value="0x7"/>
        <value caption="Peripheral clock 1 (reference clock reflects any peripheral clock switching)" name="PBCLK1" value="0x6"/>
        <value caption="System PLL3 (Clock-3)" name="SPLL3" value="0x5"/>
        <value caption="LPRC" name="LPRC" value="0x4"/>
        <value caption="SOSC" name="SOSC" value="0x3"/>
        <value caption="POSC" name="POSC" value="0x2"/>
        <value caption="System PLL1 (Clock-1)" name="SPLL1" value="0x1"/>
        <value caption="FRC" name="FRC" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO3CON__ACTIVE">
        <value caption="Reference clock request is active (User should not update this REFOCON register)" name="ACTIVE" value="0x1"/>
        <value caption="Reference clock request is not active (User can update this REFOCON register)" name="NOT_ACTIVE" value="0x0"/>
      </value-group>
      <value-group caption="Clock RODIV/ROTRIM switch enabled." name="REFO3CON__DIVSWEN">
        <value caption="Clock Divider Switching currently in progress." name="SWINPROGRESS" value="0x1"/>
        <value caption="Clock Divider Switch has completed." name="SWCOMPLETE" value="0x0"/>
      </value-group>
      <value-group caption="Reference Oscillator Run in Sleep bit" name="REFO3CON__RSLP">
        <value caption="Reference Oscillator output continues to run in Sleep" name="RSLP" value="0x1"/>
        <value caption="Reference Oscillator output is disabled in Sleep" name="NO_RSLP" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO3CON__OE">
        <value caption="Reference clock is driven out on REFO3 pin" name="REFO3_OE" value="0x1"/>
        <value caption="Reference clock is not driven out on REFO3 pin." name="NO_REFO3_OE" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO3CON__SIDL">
        <value caption="Discontinue module operation when device enters Idle mode" name="SIDL" value="0x1"/>
        <value caption="Continue module operation in Idle mode" name="NO_SIDL" value="0x0"/>
      </value-group>
      <value-group caption="Freeze in Debug mode bit" name="REFO3CON__FRZ">
        <value caption="When emulator is in Debug mode, module freezes operation" name="FRZ" value="0x1"/>
        <value caption="When emulator is in Debug mode, module continues operation" name="NO_FRZ" value="0x0"/>
      </value-group>
      <value-group caption="Output Enable bit" name="REFO3CON__ON">
        <value caption="Reference Oscillator Module enabled" name="ON" value="0x1"/>
        <value caption="Reference Oscillator Module disabled" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO3CON__RODIV">
        <value caption="REFO3 clock is Base clock frequency divided by 65,534 (32,767 *2)" name="65K" value="0x7fff"/>
        <value caption="REFO3 clock is Base clock frequency divided by 4 (2*2)" name="4" value="0x2"/>
        <value caption="REFO3 clock is Base clock frequency divided by 2 (1*2)" name="2" value="0x1"/>
        <value caption="REFO3 clock is same frequency as Base clock (no divider)" name="NONE" value="0x0"/>
      </value-group>
      <value-group caption="Trim bits - Provides fractional additive to RODIV value for 1/2 period of REFO3 clock" name="REFO3TRIM__ROTRIM">
        <value caption="0/512 (0.0) divisor added to RODIV value" name="ZERO" value="0x0"/>
        <value caption="1/512 (0.001953125) divisor added to RODIV value" name="1" value="0x1"/>
        <value caption="2/512 (0.00390625) divisor added to RODIV value" name="2" value="0x2"/>
        <value caption="256/512 (0.5000) divisor added to RODIV value" name="256" value="0x100"/>
        <value caption="511/512 (0.998046875) divisor added to RODIV value" name="511" value="0x1ff"/>
      </value-group>
      <value-group caption="Reference Clock Source Select bits" name="REFO4CON__ROSEL">
        <value caption="REFI Pin" name="REFCLKI" value="0x8"/>
        <value caption="System clock (reference clock reflects any device clock switching)" name="SYSCLK" value="0x7"/>
        <value caption="Peripheral clock 1 (reference clock reflects any peripheral clock switching)" name="PBCLK1" value="0x6"/>
        <value caption="System PLL3 (Clock-3)" name="SPLL3" value="0x5"/>
        <value caption="LPRC" name="LPRC" value="0x4"/>
        <value caption="SOSC" name="SOSC" value="0x3"/>
        <value caption="POSC" name="POSC" value="0x2"/>
        <value caption="System PLL1 (Clock-1)" name="SPLL1" value="0x1"/>
        <value caption="FRC" name="FRC" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO4CON__ACTIVE">
        <value caption="Reference clock request is active (User should not update this REFOCON register)" name="ACTIVE" value="0x1"/>
        <value caption="Reference clock request is not active (User can update this REFOCON register)" name="NOT_ACTIVE" value="0x0"/>
      </value-group>
      <value-group caption="Clock RODIV/ROTRIM switch enabled." name="REFO4CON__DIVSWEN">
        <value caption="Clock Divider Switching currently in progress." name="SWINPROGRESS" value="0x1"/>
        <value caption="Clock Divider Switch has completed." name="SWCOMPLETE" value="0x0"/>
      </value-group>
      <value-group caption="Reference Oscillator Run in Sleep bit" name="REFO4CON__RSLP">
        <value caption="Reference Oscillator output continues to run in Sleep" name="RSLP" value="0x1"/>
        <value caption="Reference Oscillator output is disabled in Sleep" name="NO_RSLP" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO4CON__OE">
        <value caption="Reference clock is driven out on REFO4 pin" name="REFO4_OE" value="0x1"/>
        <value caption="Reference clock is not driven out on REFO4 pin." name="NO_REFO4_OE" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO4CON__SIDL">
        <value caption="Discontinue module operation when device enters Idle mode" name="SIDL" value="0x1"/>
        <value caption="Continue module operation in Idle mode" name="NO_SIDL" value="0x0"/>
      </value-group>
      <value-group caption="Freeze in Debug mode bit" name="REFO4CON__FRZ">
        <value caption="When emulator is in Debug mode, module freezes operation" name="FRZ" value="0x1"/>
        <value caption="When emulator is in Debug mode, module continues operation" name="NO_FRZ" value="0x0"/>
      </value-group>
      <value-group caption="Output Enable bit" name="REFO4CON__ON">
        <value caption="Reference Oscillator Module enabled" name="ON" value="0x1"/>
        <value caption="Reference Oscillator Module disabled" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO4CON__RODIV">
        <value caption="REFO4 clock is Base clock frequency divided by 65,534 (32,767 *2)" name="65K" value="0x7fff"/>
        <value caption="REFO4 clock is Base clock frequency divided by 4 (2*2)" name="4" value="0x2"/>
        <value caption="REFO4 clock is Base clock frequency divided by 2 (1*2)" name="2" value="0x1"/>
        <value caption="REFO4 clock is same frequency as Base clock (no divider)" name="NONE" value="0x0"/>
      </value-group>
      <value-group caption="Trim bits - Provides fractional additive to RODIV value for 1/2 period of REFO4 clock" name="REFO4TRIM__ROTRIM">
        <value caption="0/512 (0.0) divisor added to RODIV value" name="ZERO" value="0x0"/>
        <value caption="1/512 (0.001953125) divisor added to RODIV value" name="1" value="0x1"/>
        <value caption="2/512 (0.00390625) divisor added to RODIV value" name="2" value="0x2"/>
        <value caption="256/512 (0.5000) divisor added to RODIV value" name="256" value="0x100"/>
        <value caption="511/512 (0.998046875) divisor added to RODIV value" name="511" value="0x1ff"/>
      </value-group>
      <value-group caption="Reference Clock Source Select bits" name="REFO5CON__ROSEL">
        <value caption="REFI Pin" name="REFCLKI" value="0x8"/>
        <value caption="System clock (reference clock reflects any device clock switching)" name="SYSCLK" value="0x7"/>
        <value caption="Peripheral clock 1 (reference clock reflects any peripheral clock switching)" name="PBCLK1" value="0x6"/>
        <value caption="System PLL3 (Clock-3)" name="SPLL3" value="0x5"/>
        <value caption="LPRC" name="LPRC" value="0x4"/>
        <value caption="SOSC" name="SOSC" value="0x3"/>
        <value caption="POSC" name="POSC" value="0x2"/>
        <value caption="System PLL1 (Clock-1)" name="SPLL1" value="0x1"/>
        <value caption="FRC" name="FRC" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO5CON__ACTIVE">
        <value caption="Reference clock request is active (User should not update this REFOCON register)" name="ACTIVE" value="0x1"/>
        <value caption="Reference clock request is not active (User can update this REFOCON register)" name="NOT_ACTIVE" value="0x0"/>
      </value-group>
      <value-group caption="Clock RODIV/ROTRIM switch enabled." name="REFO5CON__DIVSWEN">
        <value caption="Clock Divider Switching currently in progress." name="SWINPROGRESS" value="0x1"/>
        <value caption="Clock Divider Switch has completed." name="SWCOMPLETE" value="0x0"/>
      </value-group>
      <value-group caption="Reference Oscillator Run in Sleep bit" name="REFO5CON__RSLP">
        <value caption="Reference Oscillator output continues to run in Sleep" name="RSLP" value="0x1"/>
        <value caption="Reference Oscillator output is disabled in Sleep" name="NO_RSLP" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO5CON__OE">
        <value caption="Reference clock is driven out on REFO5 pin" name="REFO5_OE" value="0x1"/>
        <value caption="Reference clock is not driven out on REFO5 pin." name="NO_REFO5_OE" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO5CON__SIDL">
        <value caption="Discontinue module operation when device enters Idle mode" name="SIDL" value="0x1"/>
        <value caption="Continue module operation in Idle mode" name="NO_SIDL" value="0x0"/>
      </value-group>
      <value-group caption="Freeze in Debug mode bit" name="REFO5CON__FRZ">
        <value caption="When emulator is in Debug mode, module freezes operation" name="FRZ" value="0x1"/>
        <value caption="When emulator is in Debug mode, module continues operation" name="NO_FRZ" value="0x0"/>
      </value-group>
      <value-group caption="Output Enable bit" name="REFO5CON__ON">
        <value caption="Reference Oscillator Module enabled" name="ON" value="0x1"/>
        <value caption="Reference Oscillator Module disabled" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO5CON__RODIV">
        <value caption="REFO5 clock is Base clock frequency divided by 65,534 (32,767 *2)" name="65K" value="0x7fff"/>
        <value caption="REFO5 clock is Base clock frequency divided by 4 (2*2)" name="4" value="0x2"/>
        <value caption="REFO5 clock is Base clock frequency divided by 2 (1*2)" name="2" value="0x1"/>
        <value caption="REFO5 clock is same frequency as Base clock (no divider)" name="NONE" value="0x0"/>
      </value-group>
      <value-group caption="Trim bits - Provides fractional additive to RODIV value for 1/2 period of REFO5 clock" name="REFO5TRIM__ROTRIM">
        <value caption="0/512 (0.0) divisor added to RODIV value" name="ZERO" value="0x0"/>
        <value caption="1/512 (0.001953125) divisor added to RODIV value" name="1" value="0x1"/>
        <value caption="2/512 (0.00390625) divisor added to RODIV value" name="2" value="0x2"/>
        <value caption="256/512 (0.5000) divisor added to RODIV value" name="256" value="0x100"/>
        <value caption="511/512 (0.998046875) divisor added to RODIV value" name="511" value="0x1ff"/>
      </value-group>
      <value-group caption="Reference Clock Source Select bits" name="REFO6CON__ROSEL">
        <value caption="REFI Pin" name="REFCLKI" value="0x8"/>
        <value caption="System clock (reference clock reflects any device clock switching)" name="SYSCLK" value="0x7"/>
        <value caption="Peripheral clock 1 (reference clock reflects any peripheral clock switching)" name="PBCLK1" value="0x6"/>
        <value caption="System PLL3 (Clock-3)" name="SPLL3" value="0x5"/>
        <value caption="LPRC" name="LPRC" value="0x4"/>
        <value caption="SOSC" name="SOSC" value="0x3"/>
        <value caption="POSC" name="POSC" value="0x2"/>
        <value caption="System PLL1 (Clock-1)" name="SPLL1" value="0x1"/>
        <value caption="FRC" name="FRC" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO6CON__ACTIVE">
        <value caption="Reference clock request is active (User should not update this REFOCON register)" name="ACTIVE" value="0x1"/>
        <value caption="Reference clock request is not active (User can update this REFOCON register)" name="NOT_ACTIVE" value="0x0"/>
      </value-group>
      <value-group caption="Clock RODIV/ROTRIM switch enabled." name="REFO6CON__DIVSWEN">
        <value caption="Clock Divider Switching currently in progress." name="SWINPROGRESS" value="0x1"/>
        <value caption="Clock Divider Switch has completed." name="SWCOMPLETE" value="0x0"/>
      </value-group>
      <value-group caption="Reference Oscillator Run in Sleep bit" name="REFO6CON__RSLP">
        <value caption="Reference Oscillator output continues to run in Sleep" name="RSLP" value="0x1"/>
        <value caption="Reference Oscillator output is disabled in Sleep" name="NO_RSLP" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO6CON__OE">
        <value caption="Reference clock is driven out on REFO6 pin" name="REFO6_OE" value="0x1"/>
        <value caption="Reference clock is not driven out on REFO6 pin." name="NO_REFO6_OE" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO6CON__SIDL">
        <value caption="Discontinue module operation when device enters Idle mode" name="SIDL" value="0x1"/>
        <value caption="Continue module operation in Idle mode" name="NO_SIDL" value="0x0"/>
      </value-group>
      <value-group caption="Freeze in Debug mode bit" name="REFO6CON__FRZ">
        <value caption="When emulator is in Debug mode, module freezes operation" name="FRZ" value="0x1"/>
        <value caption="When emulator is in Debug mode, module continues operation" name="NO_FRZ" value="0x0"/>
      </value-group>
      <value-group caption="Output Enable bit" name="REFO6CON__ON">
        <value caption="Reference Oscillator Module enabled" name="ON" value="0x1"/>
        <value caption="Reference Oscillator Module disabled" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO6CON__RODIV">
        <value caption="REFO6 clock is Base clock frequency divided by 65,534 (32,767 *2)" name="65K" value="0x7fff"/>
        <value caption="REFO6 clock is Base clock frequency divided by 4 (2*2)" name="4" value="0x2"/>
        <value caption="REFO6 clock is Base clock frequency divided by 2 (1*2)" name="2" value="0x1"/>
        <value caption="REFO6 clock is same frequency as Base clock (no divider)" name="NONE" value="0x0"/>
      </value-group>
      <value-group caption="Trim bits - Provides fractional additive to RODIV value for 1/2 period of REFO6 clock" name="REFO6TRIM__ROTRIM">
        <value caption="0/512 (0.0) divisor added to RODIV value" name="ZERO" value="0x0"/>
        <value caption="1/512 (0.001953125) divisor added to RODIV value" name="1" value="0x1"/>
        <value caption="2/512 (0.00390625) divisor added to RODIV value" name="2" value="0x2"/>
        <value caption="256/512 (0.5000) divisor added to RODIV value" name="256" value="0x100"/>
        <value caption="511/512 (0.998046875) divisor added to RODIV value" name="511" value="0x1ff"/>
      </value-group>
      <value-group caption="PB1 Peripheral Clock Divisor Control value" name="PB1DIV__PBDIV">
        <value caption="Divide by 1 PB1 Clock same frequency as sys_clk" name="DIV1" value="0x0"/>
        <value caption="Divide by 2 PB1 Clock is 1/2 of sys_clk" name="DIV2" value="0x1"/>
        <value caption="Divide by 3 PB1 Clock is 1/3 of sys_clk" name="DIV3" value="0x2"/>
        <value caption="Divide by 16 PB1 Clock is 1/16 of sys_clk" name="DIV16" value="0xf"/>
        <value caption="Divide by 17 PB1 Clock is 1/17 of sys_clk" name="DIV17" value="0x10"/>
        <value caption="Divide by 127 PB1 Clock is 1/127 of sys_clk" name="DIV127" value="0x7e"/>
        <value caption="Divide by 128 PB1 Clock is 1/128 of sys_clk" name="DIV128" value="0x7f"/>
      </value-group>
      <value-group caption="PB1 Peripheral Clock Divisor Ready" name="PB1DIV__PBDIVRDY">
        <value caption="Indicates the PB clock divisor logic is not switching divisors and the PB1DIV may be written." name="PB1RDY" value="0x1"/>
        <value caption="Indicates the PB clock divisor logic is currently switching values and the PB1DIV cannot be written." name="NOT_PB1RDY" value="0x0"/>
      </value-group>
      <value-group caption="Output Enable bit" name="PB1DIV__PBDIVON">
        <value caption="PB1 Output clock is enabled" name="PB1ON" value="0x1"/>
        <value caption="PB1 Output clock is disabled" name="PB1OFF" value="0x0"/>
      </value-group>
      <value-group caption="PB2 Peripheral Clock Divisor Control value" name="PB2DIV__PBDIV">
        <value caption="Divide by 1 PB2 Clock same frequency as sys_clk" name="DIV1" value="0x0"/>
        <value caption="Divide by 2 PB2 Clock is 1/2 of sys_clk" name="DIV2" value="0x1"/>
        <value caption="Divide by 3 PB2 Clock is 1/3 of sys_clk" name="DIV3" value="0x2"/>
        <value caption="Divide by 16 PB2 Clock is 1/16 of sys_clk" name="DIV16" value="0xf"/>
        <value caption="Divide by 17 PB2 Clock is 1/17 of sys_clk" name="DIV17" value="0x10"/>
        <value caption="Divide by 127 PB2 Clock is 1/127 of sys_clk" name="DIV127" value="0x7e"/>
        <value caption="Divide by 128 PB2 Clock is 1/128 of sys_clk" name="DIV128" value="0x7f"/>
      </value-group>
      <value-group caption="PB2 Peripheral Clock Divisor Ready" name="PB2DIV__PBDIVRDY">
        <value caption="Indicates the PB clock divisor logic is not switching divisors and the PB2DIV may be written." name="PB2RDY" value="0x1"/>
        <value caption="Indicates the PB clock divisor logic is currently switching values and the PB2DIV cannot be written." name="NOT_PB2RDY" value="0x0"/>
      </value-group>
      <value-group caption="Output Enable bit" name="PB2DIV__PBDIVON">
        <value caption="PB2 Output clock is enabled" name="PB2ON" value="0x1"/>
        <value caption="PB2 Output clock is disabled" name="PB2OFF" value="0x0"/>
      </value-group>
      <value-group caption="PB3 Peripheral Clock Divisor Control value" name="PB3DIV__PBDIV">
        <value caption="Divide by 1 PB3 Clock same frequency as sys_clk" name="DIV1" value="0x0"/>
        <value caption="Divide by 2 PB3 Clock is 1/2 of sys_clk" name="DIV2" value="0x1"/>
        <value caption="Divide by 3 PB3 Clock is 1/3 of sys_clk" name="DIV3" value="0x2"/>
        <value caption="Divide by 16 PB3 Clock is 1/16 of sys_clk" name="DIV16" value="0xf"/>
        <value caption="Divide by 17 PB3 Clock is 1/17 of sys_clk" name="DIV17" value="0x10"/>
        <value caption="Divide by 127 PB3 Clock is 1/127 of sys_clk" name="DIV127" value="0x7e"/>
        <value caption="Divide by 128 PB3 Clock is 1/128 of sys_clk" name="DIV128" value="0x7f"/>
      </value-group>
      <value-group caption="PB3 Peripheral Clock Divisor Ready" name="PB3DIV__PBDIVRDY">
        <value caption="Indicates the PB clock divisor logic is not switching divisors and the PB3DIV may be written." name="PB3RDY" value="0x1"/>
        <value caption="Indicates the PB clock divisor logic is currently switching values and the PB3DIV cannot be written." name="NOT_PB3RDY" value="0x0"/>
      </value-group>
      <value-group caption="Output Enable bit" name="PB3DIV__PBDIVON">
        <value caption="PB3 Output clock is enabled" name="PB3ON" value="0x1"/>
        <value caption="PB3 Output clock is disabled" name="PB3OFF" value="0x0"/>
      </value-group>
      <value-group caption="Clock Switch Slewing Active Status Bit - Read-Only" name="SLEWCON__BUSY">
        <value caption="Clock Switch has reached its final value" name="FINAL" value="0x0"/>
        <value caption="Clock frequency is being actively Slewed" name="BUSY" value="0x1"/>
      </value-group>
      <value-group caption="Clock slew enable for switching down to slower clocks" name="SLEWCON__DNEN">
        <value caption="Clock Slewing disabled" name="DISABLED" value="0x0"/>
        <value caption="Clock Slewing enabled on a clock switch" name="ENABLED" value="0x1"/>
      </value-group>
      <value-group caption="Clock slew enable for switching up to faster clocks" name="SLEWCON__UPEN">
        <value caption="Clock Slewing disabled" name="DISABLED" value="0x0"/>
        <value caption="Clock Slewing enabled on a clock switch OR exit from SLEEP" name="ENABLED" value="0x1"/>
      </value-group>
      <value-group caption="Divisor steps used when doing slewed clock switches" name="SLEWCON__SLWDIV">
        <value caption="No Divisor used" name="NONE" value="0x0"/>
        <value caption="Divide by 2, then no divisor" name="2" value="0x1"/>
        <value caption="Divide by 4, then by 2, then no divisor" name="4to2" value="0x2"/>
        <value caption="Divide by 8, then by 4, then by 2, then no divisor" name="8to2" value="0x3"/>
        <value caption="Divide by 16, then by 8, then by 4, then by 2, then no divisor" name="16to2" value="0x4"/>
        <value caption="Divide by 32, then by 16, then by 8, then by 4, then by 2, then no divisor" name="32to2" value="0x5"/>
        <value caption="Divide by 64, then by 32, then by 16, then by 8, then by 4, then by 2, then no divisor" name="64to2" value="0x6"/>
        <value caption="Divide by 128, then by 64, then by 32, then by 16, then by 8, then by 4, then by 2, then no divisor" name="128to2" value="0x7"/>
      </value-group>
      <value-group caption="PBx Peripheral Clock Divisor Control value" name="SLEWCON__SYSDIV">
        <value caption="Divide by 1- sys_clk_out same frequency as sys_clk source - Default" name="DIV1" value="0x0"/>
        <value caption="Divide by 2- sys_clk_out is 1/2 of sys_clk source" name="DIV2" value="0x1"/>
        <value caption="Divide by 3- sys_clk_out is 1/3 of sys_clk source" name="DIV3" value="0x2"/>
        <value caption="Divide by 4- sys_clk_out is 1/4 of sys_clk source" name="DIV4" value="0x3"/>
        <value caption="Divide by 5- sys_clk_out is 1/5 of sys_clk source" name="DIV5" value="0x4"/>
        <value caption="Divide by 6- sys_clk_out is 1/6 of sys_clk source" name="DIV6" value="0x5"/>
        <value caption="Divide by 7- sys_clk_out is 1/7 of sys_clk source" name="DIV7" value="0x6"/>
        <value caption="Divide by 8- sys_clk_out is 1/8 of sys_clk source" name="DIV8" value="0x7"/>
        <value caption="Divide by 9- sys_clk_out is 1/9 of sys_clk source" name="DIV9" value="0x8"/>
        <value caption="Divide by 10- sys_clk_out is 1/10 of sys_clk source" name="DIV10" value="0x9"/>
        <value caption="Divide by 11- sys_clk_out is 1/11 of sys_clk source" name="DIV11" value="0xa"/>
        <value caption="Divide by 12- sys_clk_out is 1/12 of sys_clk source" name="DIV12" value="0xb"/>
        <value caption="Divide by 13- sys_clk_out is 1/13 of sys_clk source" name="DIV13" value="0xc"/>
        <value caption="Divide by 14- sys_clk_out is 1/14 of sys_clk source" name="DIV14" value="0xd"/>
        <value caption="Divide by 15- sys_clk_out is 1/15 of sys_clk source" name="DIV15" value="0xe"/>
        <value caption="Divide by 16- sys_clk_out is 1/16 of sys_clk source" name="DIV16" value="0xf"/>
      </value-group>
      <value-group caption="Number of clocks generated at each slew step for a clock switch" name="SLEWCON__SLWDLY">
        <value caption="1 clock will be generated at each slew step" name="1" value="0x0"/>
        <value caption="2 clocks will be generated at each slew step" name="2" value="0x1"/>
        <value caption="3 clocks will be generated at each slew step" name="3" value="0x2"/>
        <value caption="4 clocks will be generated at each slew step" name="4" value="0x3"/>
        <value caption="5 clocks will be generated at each slew step" name="5" value="0x4"/>
        <value caption="6 clocks will be generated at each slew step" name="6" value="0x5"/>
        <value caption="7 clocks will be generated at each slew step" name="7" value="0x6"/>
        <value caption="8 clocks will be generated at each slew step" name="8" value="0x7"/>
        <value caption="9 clocks will be generated at each slew step" name="9" value="0x8"/>
        <value caption="10 clocks will be generated at each slew step" name="10" value="0x9"/>
        <value caption="11 clocks will be generated at each slew step" name="11" value="0xa"/>
        <value caption="12 clocks will be generated at each slew step" name="12" value="0xb"/>
        <value caption="13 clocks will be generated at each slew step" name="13" value="0xc"/>
        <value caption="14 clocks will be generated at each slew step" name="14" value="0xd"/>
        <value caption="15 clocks will be generated at each slew step" name="15" value="0xe"/>
        <value caption="16 clocks will be generated at each slew step" name="16" value="0xf"/>
      </value-group>
      <value-group caption="FRC Ready Status value" name="CLKSTAT__FRCRDY">
        <value caption="FRC is not stable and not ready" name="NOTRDY" value="0x0"/>
        <value caption="FRC is stable and ready" name="RDY" value="0x1"/>
      </value-group>
      <value-group caption="System PLL1 Ready Status value" name="CLKSTAT__SPLL1RDY">
        <value caption="SPLL1 Primary Output is not stable and not ready" name="NOTRDY" value="0x0"/>
        <value caption="SPLL1 Primary Output is stable and ready" name="RDY" value="0x1"/>
      </value-group>
      <value-group caption="Primary Oscillator Ready Status value" name="CLKSTAT__POSCRDY">
        <value caption="POSC is not stable and not ready" name="NOTRDY" value="0x0"/>
        <value caption="POSC is stable and ready" name="RDY" value="0x1"/>
      </value-group>
      <value-group caption="SOSC Ready Status value" name="CLKSTAT__SOSCRDY">
        <value caption="SOSC is not stable and not ready" name="NOTRDY" value="0x0"/>
        <value caption="SOSC is stable and ready" name="RDY" value="0x1"/>
      </value-group>
      <value-group caption="LPRC Ready Status value" name="CLKSTAT__LPRCRDY">
        <value caption="LPRC is not stable and not ready" name="NOTRDY" value="0x0"/>
        <value caption="LPRC is stable and ready" name="RDY" value="0x1"/>
      </value-group>
      <value-group caption="System PLL3 Ready Status value" name="CLKSTAT__SPLL3RDY">
        <value caption="SPLL3 Output is not stable and not ready" name="NOTRDY" value="0x0"/>
        <value caption="SPLL3 Output is stable and ready" name="RDY" value="0x1"/>
      </value-group>
      <value-group caption="POSC Clock Stop Control value" name="CLKDIAG__POSCSTOP">
        <value caption="POSC clock source runs as normal" name="NORM" value="0x0"/>
        <value caption="POSC clock source is stopped" name="STOP" value="0x1"/>
      </value-group>
      <value-group caption="SOSC Clock Stop Control value" name="CLKDIAG__SOSCSTOP">
        <value caption="SOSC clock source runs as normal" name="NORM" value="0x0"/>
        <value caption="SOSC clock source is stopped" name="STOP" value="0x1"/>
      </value-group>
      <value-group caption="FRC Clock Stop Control value" name="CLKDIAG__FRCSTOP">
        <value caption="FRC clock source runs as normal" name="NORM" value="0x0"/>
        <value caption="FRC clock source is stopped" name="STOP" value="0x1"/>
      </value-group>
      <value-group caption="LPRC Clock Stop Control value" name="CLKDIAG__LPRCSTOP">
        <value caption="LPRC clock source runs as normal" name="NORM" value="0x0"/>
        <value caption="LPRC clock source is stopped" name="STOP" value="0x1"/>
      </value-group>
      <value-group caption="SPLL1 Clock Stop Control value" name="CLKDIAG__SPLL1STOP">
        <value caption="SPLL1 clock source runs as normal" name="NORM" value="0x0"/>
        <value caption="SPLL1 clock source is stopped" name="STOP" value="0x1"/>
      </value-group>
      <value-group caption="SPLL2 Clock Stop Control value" name="CLKDIAG__SPLL2STOP">
        <value caption="SPLL2 clock source runs as normal" name="NORM" value="0x0"/>
        <value caption="SPLL2 clock source is stopped" name="STOP" value="0x1"/>
      </value-group>
      <value-group caption="SPLL3 Clock Stop Control value" name="CLKDIAG__SPLL3STOP">
        <value caption="SPLL3 clock source runs as normal" name="NORM" value="0x0"/>
        <value caption="SPLL3 clock source is stopped" name="STOP" value="0x1"/>
      </value-group>
    </module>
    <module name="RCON" id="03100" version="1.0" caption="">
      <register-group name="RCON" caption="">
        <register caption="RESET CONTROL REGISTER" initval="0x3" name="RCON" offset="0x30" rw="RW" size="4">
          <bitfield caption="Power-On Reset Flag bit" mask="0x00000001" name="POR" values="RCON__POR"/>
          <bitfield caption="Brown-out Reset Flag bit" mask="0x00000002" name="BOR" values="RCON__BOR"/>
          <bitfield caption="Wake from Idle Flag bit" mask="0x00000004" name="IDLE" values="RCON__IDLE"/>
          <bitfield caption="Wake from Sleep Flag bit" mask="0x00000008" name="SLEEP" values="RCON__SLEEP"/>
          <bitfield caption="Watchdog Timer Time-Out Flag bit" mask="0x00000010" name="WDTO" values="RCON__WDTO"/>
          <bitfield caption="Deadman Timer Time-Out Flag bit" mask="0x00000020" name="DMTO" values="RCON__DMTO"/>
          <bitfield caption="Software Reset Flag bit" mask="0x00000040" name="SWR" values="RCON__SWR"/>
          <bitfield caption="External Reset (MCLR) Status bit" mask="0x00000080" name="EXTR" values="RCON__EXTR"/>
          <bitfield caption="Configuration Mismatch Flag bit" mask="0x00000200" name="CMR" values="RCON__CMR"/>
          <bitfield caption="DPSLP Deep Sleep Mode Flag Bit" mask="0x00000400" name="DPSLP" values="RCON__DPSLP"/>
          <bitfield caption="NVM End of Life Flag Bit" mask="0x01000000" name="NVMEOL" values="RCON__NVMEOL"/>
          <bitfield caption="NVM Life Time Alert Flag Bit" mask="0x02000000" name="NVMLTA" values="RCON__NVMLTA"/>
          <bitfield caption="BCFG Failure Flag Bit" mask="0x04000000" name="BCFGFAIL" values="RCON__BCFGFAIL"/>
          <bitfield caption="BCFG Error Flag Bit" mask="0x08000000" name="BCFGERR" values="RCON__BCFGERR"/>
          <bitfield caption="Core Voltage POR Flag bit" mask="0x40000000" name="PORCORE" values="RCON__PORCORE"/>
          <bitfield caption="IO Voltage POR Flag bit" mask="0x80000000" name="PORIO" values="RCON__PORIO"/>
        </register>
        <register caption="" name="RCONCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x34"> </register>
        <register caption="" name="RCONSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x38"> </register>
        <register caption="" name="RCONINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x3C"> </register>
        <register caption="SOFTWARE RESET REGISTER" initval="0x0" name="RSWRST" offset="0x40" rw="W" size="4">
          <bitfield caption="Software Reset Trigger" mask="0x00000001" name="SWRST" values="RSWRST__SWRST"/>
        </register>
        <register caption="" name="RSWRSTCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x44"> </register>
        <register caption="" name="RSWRSTSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x48"> </register>
        <register caption="" name="RSWRSTINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x4C"> </register>
        <register caption="NMI CONTROL REGISTER" initval="0x0" name="RNMICON" offset="0x50" rw="RW" size="4">
          <bitfield caption="NMI Reset counter value" mask="0x0000FFFF" name="NMICNT" values="RNMICON__NMICNT"/>
          <bitfield caption="Watch-Dog Timer Time-Out in Sleep Flag bit" mask="0x00010000" name="WDTS" values="RNMICON__WDTS"/>
          <bitfield caption="Clock Fail Detect bit" mask="0x00020000" name="CF" values="RNMICON__CF"/>
          <bitfield caption="Programmable Low Voltage Detect Event" mask="0x00040000" name="LVD" values="RNMICON__LVD"/>
          <bitfield caption="External / Generic NMI Event" mask="0x00080000" name="GNMI" values="RNMICON__GNMI"/>
          <bitfield caption="Software NMI Trigger" mask="0x00800000" name="SWNMI" values="RNMICON__SWNMI"/>
          <bitfield caption="Watchdog Timer Time-Out in Run Flag bit" mask="0x01000000" name="WDTR" values="RNMICON__WDTR"/>
          <bitfield caption="Deadman Timer Time-Out Flag bit" mask="0x02000000" name="DMTO" values="RNMICON__DMTO"/>
        </register>
        <register caption="" name="RNMICONCLR" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x54"> </register>
        <register caption="" name="RNMICONSET" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x58"> </register>
        <register caption="" name="RNMICONINV" initval="0x00000000" access-size="4" size="4" rw="RW" offset="0x5C"> </register>
      </register-group>
      <value-group caption="Power-On Reset Flag bit" name="RCON__POR">
        <value caption="A Power-up Reset has occurred." name="POR" value="0x1"/>
        <value caption="A Power-up Reset has not occurred." name="NO_POR" value="0x0"/>
      </value-group>
      <value-group caption="Brown-out Reset Flag bit" name="RCON__BOR">
        <value caption="A Brown-out Reset has occurred." name="BOR" value="0x1"/>
        <value caption="A Brown-out Reset has not occurred." name="NO_BOR" value="0x0"/>
      </value-group>
      <value-group caption="Wake from Idle Flag bit" name="RCON__IDLE">
        <value caption="Device was in Idle mode." name="IDLE" value="0x1"/>
        <value caption="Device was not in Idle mode." name="NOT_IDLE" value="0x0"/>
      </value-group>
      <value-group caption="Wake from Sleep Flag bit" name="RCON__SLEEP">
        <value caption="Device has been in Sleep mode." name="SLEEP" value="0x1"/>
        <value caption="Device has not been in Sleep mode." name="NOT_SLEEP" value="0x0"/>
      </value-group>
      <value-group caption="Watchdog Timer Time-Out Flag bit" name="RCON__WDTO">
        <value caption="WDT Time-out has occurred and caused a reset." name="WDTO" value="0x1"/>
        <value caption="WDT Time-out has not occurred." name="NOT_WDTO" value="0x0"/>
      </value-group>
      <value-group caption="Deadman Timer Time-Out Flag bit" name="RCON__DMTO">
        <value caption="DMT Time-out has occurred and caused a reset." name="DMTO" value="0x1"/>
        <value caption="DMT Time-out has not occurred." name="NOT_DMTO" value="0x0"/>
      </value-group>
      <value-group caption="Software Reset Flag bit" name="RCON__SWR">
        <value caption="A Software Commanded Reset has occurred." name="SWR" value="0x1"/>
        <value caption="A Software Commanded Reset has not occurred." name="NOT_SWR" value="0x0"/>
      </value-group>
      <value-group caption="External Reset (MCLR) Status bit" name="RCON__EXTR">
        <value caption="A Master Clear (pin) Reset has occurred." name="EXTR" value="0x1"/>
        <value caption="A Master Clear (pin) Reset has not occurred." name="NOT_EXTR" value="0x0"/>
      </value-group>
      <value-group caption="Configuration Mismatch Flag bit" name="RCON__CMR">
        <value caption="A Configuration Mismatch Reset Event has occurred." name="CMR" value="0x1"/>
        <value caption="A Configuration Mismatch Reset Event has not occurred." name="NOT_CMR" value="0x0"/>
      </value-group>
      <value-group caption="DPSLP Deep Sleep Mode Flag Bit" name="RCON__DPSLP">
        <value caption="Deep Sleep Mode has occurred." name="DSLP" value="0x1"/>
        <value caption="Deep Sleep Mode has not occurred." name="NOT_DSLP" value="0x0"/>
      </value-group>
      <value-group caption="NVM End of Life Flag Bit" name="RCON__NVMEOL">
        <value caption="A NVM EOL Failure has not occurred." name="NO_NVMEOL" value="0x0"/>
        <value caption="A NVM EOL Failure has occurred." name="NVMEOL" value="0x1"/>
      </value-group>
      <value-group caption="NVM Life Time Alert Flag Bit" name="RCON__NVMLTA">
        <value caption="A NVM LTA Error has not occurred." name="NO_NVMLTA" value="0x0"/>
        <value caption="A NVM LTA Error has occurred." name="NVMLTA" value="0x1"/>
      </value-group>
      <value-group caption="BCFG Failure Flag Bit" name="RCON__BCFGFAIL">
        <value caption="A BCFG Failure has not occurred." name="NO_BCFGFAIL" value="0x0"/>
        <value caption="A BCFG Failure has occurred." name="BCFGFAIL" value="0x1"/>
      </value-group>
      <value-group caption="BCFG Error Flag Bit" name="RCON__BCFGERR">
        <value caption="A BCFG Error has not occurred." name="NO_BCFGERR" value="0x0"/>
        <value caption="A BCFG Error has occurred." name="BCFGERR" value="0x1"/>
      </value-group>
      <value-group caption="Core Voltage POR Flag bit" name="RCON__PORCORE">
        <value caption="A Power-up Reset has occurred due to Core Voltage." name="PORCORE" value="0x1"/>
        <value caption="A Power-up Reset has not occurred due to Core Voltage." name="NO_PORCORE" value="0x0"/>
      </value-group>
      <value-group caption="IO Voltage POR Flag bit" name="RCON__PORIO">
        <value caption="A Power-up Reset has occurred due to IO Voltage." name="PORIO" value="0x1"/>
        <value caption="A Power-up Reset has not occurred due to IO Voltage." name="NO_PORIO" value="0x0"/>
      </value-group>
      <value-group caption="Software Reset Trigger" name="RSWRST__SWRST">
        <value caption="Enable software reset event" name="SWRST" value="0x1"/>
        <value caption="Do not enable software reset event" name="NO_SWRST" value="0x0"/>
      </value-group>
      <value-group caption="NMI Reset counter value" name="RNMICON__NMICNT">
        <value caption="No delay between NMI assertion and device reset event" name="NODLY" value="0x0"/>
        <value caption="1 sys_clk cycle that Software has to clear the NMI event before a device reset is performed." name="1CLKDLY" value="0x1"/>
        <value caption="2 sys_clk cycles that Software has to clear the NMI event before a device reset is performed." name="2CLKDLY" value="0x2"/>
        <value caption="65535 sys_clk cycles that Software has to clear the NMI event before a device reset is performed." name="64KCLKDLY" value="0xffff"/>
      </value-group>
      <value-group caption="Watch-Dog Timer Time-Out in Sleep Flag bit" name="RNMICON__WDTS">
        <value caption="WDT Time-out has occurred during sleep_mode and caused a wake-up from sleep." name="WDTS" value="0x1"/>
        <value caption="WDT Time-out has not occurred during sleep_mode." name="NO_WDTS" value="0x0"/>
      </value-group>
      <value-group caption="Clock Fail Detect bit" name="RNMICON__CF">
        <value caption="FSCM has detected clock failure and caused an NMI" name="CFAIL" value="0x1"/>
        <value caption="FSCM has not detected clock failure" name="NO_FAILDET" value="0x0"/>
      </value-group>
      <value-group caption="Programmable Low Voltage Detect Event" name="RNMICON__LVD">
        <value caption="PLVD has detected a low voltage condition and caused an NMI" name="LVD" value="0x1"/>
        <value caption="PLVD has not detected a low voltage condition" name="NO_LVD" value="0x0"/>
      </value-group>
      <value-group caption="External / Generic NMI Event" name="RNMICON__GNMI">
        <value caption="A general NMI event has been detected and caused an NMI" name="NMI" value="0x1"/>
        <value caption="A general NMI event has not been detected." name="NO_NMI" value="0x0"/>
      </value-group>
      <value-group caption="Software NMI Trigger" name="RNMICON__SWNMI">
        <value caption="Writing a 1 to this bit will cause an NMI to be generated" name="SWNMI" value="0x1"/>
        <value caption="Writing a 0 to this bit will have no effect." name="NO_SWNMI" value="0x0"/>
      </value-group>
      <value-group caption="Watchdog Timer Time-Out in Run Flag bit" name="RNMICON__WDTR">
        <value caption="WDT Time-out has occurred and caused a NMI." name="WDTR" value="0x1"/>
        <value caption="WDT Time-out has not occurred." name="NO_WDTR" value="0x0"/>
      </value-group>
      <value-group caption="Deadman Timer Time-Out Flag bit" name="RNMICON__DMTO">
        <value caption="DMT Time-out has occurred and caused a NMI." name="DMTO" value="0x1"/>
        <value caption="DMT Time-out has not occurred." name="NO_DMTO" value="0x0"/>
      </value-group>
    </module>
    <module name="DMAC" id="U2503" version="1.0.1" caption="Direct Memory Access Controller">
      <register-group name="CHANNEL" size="0x10">
        <register name="CHCTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Channel n Control A">
          <bitfield name="SWRST" caption="Channel Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Channel Enable" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="Channel Run in Standby" mask="0x40"/>
          <bitfield name="TRIGSRC" caption="Trigger Source" mask="0x7F00" values="DMAC_CHCTRLA__TRIGSRC"/>
          <bitfield name="TRIGACT" caption="Trigger Action" mask="0x300000" values="DMAC_CHCTRLA__TRIGACT"/>
          <bitfield name="BURSTLEN" caption="Burst Length" mask="0xF000000" values="DMAC_CHCTRLA__BURSTLEN"/>
          <bitfield name="THRESHOLD" caption="FIFO Threshold" mask="0x30000000" values="DMAC_CHCTRLA__THRESHOLD"/>
        </register>
        <register name="CHCTRLB" offset="0x4" rw="RW" size="1" initval="0x00" caption="Channel n Control B">
          <bitfield name="CMD" caption="Software Command" mask="0x3" values="DMAC_CHCTRLB__CMD"/>
        </register>
        <register name="CHPRILVL" offset="0x5" rw="RW" size="1" initval="0x00" caption="Channel n Priority Level">
          <bitfield name="PRILVL" caption="Channel Priority Level" mask="0x3" values="DMAC_CHPRILVL__PRILVL"/>
        </register>
        <register name="CHEVCTRL" offset="0x6" rw="RW" size="1" initval="0x00" caption="Channel n Event Control">
          <bitfield name="EVACT" caption="Channel Event Input Action" mask="0x7" values="DMAC_CHEVCTRL__EVACT"/>
          <bitfield name="EVOMODE" caption="Channel Event Output Mode" mask="0x30" values="DMAC_CHEVCTRL__EVOMODE"/>
          <bitfield name="EVIE" caption="Channel Event Input Enable" mask="0x40"/>
          <bitfield name="EVOE" caption="Channel Event Output Enable" mask="0x80"/>
        </register>
        <register name="CHINTENCLR" offset="0xC" rw="RW" size="1" atomic-op="clear:CHINTENCLR" initval="0x00" caption="Channel n Interrupt Enable Clear">
          <bitfield name="TERR" caption="Channel Transfer Error Interrupt Enable" mask="0x1"/>
          <bitfield name="TCMPL" caption="Channel Transfer Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="SUSP" caption="Channel Suspend Interrupt Enable" mask="0x4"/>
        </register>
        <register name="CHINTENSET" offset="0xD" rw="RW" size="1" atomic-op="set:CHINTENSET" initval="0x00" caption="Channel n Interrupt Enable Set">
          <bitfield name="TERR" caption="Channel Transfer Error Interrupt Enable" mask="0x1"/>
          <bitfield name="TCMPL" caption="Channel Transfer Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="SUSP" caption="Channel Suspend Interrupt Enable" mask="0x4"/>
        </register>
        <register name="CHINTFLAG" offset="0xE" rw="RW" size="1" atomic-op="clear:CHINTFLAG" initval="0x00" caption="Channel n Interrupt Flag Status and Clear">
          <bitfield name="TERR" caption="Channel Transfer Error" mask="0x1"/>
          <bitfield name="TCMPL" caption="Channel Transfer Complete" mask="0x2"/>
          <bitfield name="SUSP" caption="Channel Suspend" mask="0x4"/>
        </register>
        <register name="CHSTATUS" offset="0xF" rw="RW" size="1" initval="0x00" caption="Channel n Status">
          <bitfield name="PEND" caption="Channel Pending" mask="0x1"/>
          <bitfield name="BUSY" caption="Channel Busy" mask="0x2"/>
          <bitfield name="FERR" caption="Channel Fetch Error" mask="0x4"/>
          <bitfield name="CRCERR" caption="Channel CRC Error" mask="0x8"/>
        </register>
      </register-group>
      <register-group name="DMAC" caption="Direct Memory Access Controller">
        <register name="CTRL" offset="0x0" rw="RW" size="2" initval="0x0000" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="DMAENABLE" caption="DMA Enable" mask="0x2"/>
          <bitfield name="CRCENABLE" caption="CRC Enable" mask="0x4"/>
          <bitfield name="LVLEN0" caption="Priority Level 0 Enable" mask="0x100"/>
          <bitfield name="LVLEN1" caption="Priority Level 1 Enable" mask="0x200"/>
          <bitfield name="LVLEN2" caption="Priority Level 2 Enable" mask="0x400"/>
          <bitfield name="LVLEN3" caption="Priority Level 3 Enable" mask="0x800"/>
        </register>
        <register name="CRCCTRL" offset="0x2" rw="RW" size="2" initval="0x0000" caption="CRC Control">
          <bitfield name="CRCBEATSIZE" caption="CRC Beat Size" mask="0x3" values="DMAC_CRCCTRL__CRCBEATSIZE"/>
          <bitfield name="CRCPOLY" caption="CRC Polynomial Type" mask="0xC" values="DMAC_CRCCTRL__CRCPOLY"/>
          <bitfield name="CRCSRC" caption="CRC Input Source" mask="0x3F00" values="DMAC_CRCCTRL__CRCSRC"/>
          <bitfield name="CRCMODE" caption="CRC Operating Mode" mask="0xC000" values="DMAC_CRCCTRL__CRCMODE"/>
        </register>
        <register name="CRCDATAIN" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="CRC Data Input">
          <bitfield name="CRCDATAIN" caption="CRC Data Input" mask="0xFFFFFFFF"/>
        </register>
        <register name="CRCCHKSUM" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="CRC Checksum">
          <bitfield name="CRCCHKSUM" caption="CRC Checksum" mask="0xFFFFFFFF"/>
        </register>
        <register name="CRCSTATUS" offset="0xC" rw="RW" size="1" initval="0x00" caption="CRC Status">
          <bitfield name="CRCBUSY" caption="CRC Module Busy" mask="0x1"/>
          <bitfield name="CRCZERO" caption="CRC Zero" mask="0x2"/>
          <bitfield name="CRCERR" caption="CRC Error" mask="0x4"/>
        </register>
        <register name="DBGCTRL" offset="0xD" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Run" mask="0x1"/>
        </register>
        <register name="SWTRIGCTRL" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Software Trigger Control">
          <bitfield name="SWTRIG0" caption="Channel 0 Software Trigger" mask="0x1"/>
          <bitfield name="SWTRIG1" caption="Channel 1 Software Trigger" mask="0x2"/>
          <bitfield name="SWTRIG2" caption="Channel 2 Software Trigger" mask="0x4"/>
          <bitfield name="SWTRIG3" caption="Channel 3 Software Trigger" mask="0x8"/>
          <bitfield name="SWTRIG4" caption="Channel 4 Software Trigger" mask="0x10"/>
          <bitfield name="SWTRIG5" caption="Channel 5 Software Trigger" mask="0x20"/>
          <bitfield name="SWTRIG6" caption="Channel 6 Software Trigger" mask="0x40"/>
          <bitfield name="SWTRIG7" caption="Channel 7 Software Trigger" mask="0x80"/>
          <bitfield name="SWTRIG8" caption="Channel 8 Software Trigger" mask="0x100"/>
          <bitfield name="SWTRIG9" caption="Channel 9 Software Trigger" mask="0x200"/>
          <bitfield name="SWTRIG10" caption="Channel 10 Software Trigger" mask="0x400"/>
          <bitfield name="SWTRIG11" caption="Channel 11 Software Trigger" mask="0x800"/>
          <bitfield name="SWTRIG12" caption="Channel 12 Software Trigger" mask="0x1000"/>
          <bitfield name="SWTRIG13" caption="Channel 13 Software Trigger" mask="0x2000"/>
          <bitfield name="SWTRIG14" caption="Channel 14 Software Trigger" mask="0x4000"/>
          <bitfield name="SWTRIG15" caption="Channel 15 Software Trigger" mask="0x8000"/>
        </register>
        <register name="PRICTRL0" offset="0x14" rw="RW" size="4" initval="0x40404040" caption="Priority Control 0">
          <bitfield name="LVLPRI0" caption="Level 0 Channel Priority Number" mask="0x1F"/>
          <bitfield name="QOS0" caption="Level 0 Quality of Service" mask="0x60" values="DMAC_PRICTRL0__QOS0"/>
          <bitfield name="RRLVLEN0" caption="Level 0 Round-Robin Scheduling Enable" mask="0x80"/>
          <bitfield name="LVLPRI1" caption="Level 1 Channel Priority Number" mask="0x1F00"/>
          <bitfield name="QOS1" caption="Level 1 Quality of Service" mask="0x6000" values="DMAC_PRICTRL0__QOS1"/>
          <bitfield name="RRLVLEN1" caption="Level 1 Round-Robin Scheduling Enable" mask="0x8000"/>
          <bitfield name="LVLPRI2" caption="Level 2 Channel Priority Number" mask="0x1F0000"/>
          <bitfield name="QOS2" caption="Level 2 Quality of Service" mask="0x600000" values="DMAC_PRICTRL0__QOS2"/>
          <bitfield name="RRLVLEN2" caption="Level 2 Round-Robin Scheduling Enable" mask="0x800000"/>
          <bitfield name="LVLPRI3" caption="Level 3 Channel Priority Number" mask="0x1F000000"/>
          <bitfield name="QOS3" caption="Level 3 Quality of Service" mask="0x60000000" values="DMAC_PRICTRL0__QOS3"/>
          <bitfield name="RRLVLEN3" caption="Level 3 Round-Robin Scheduling Enable" mask="0x80000000"/>
        </register>
        <register name="INTPEND" offset="0x20" rw="RW" size="2" initval="0x0000" caption="Interrupt Pending">
          <bitfield name="ID" caption="Channel ID" mask="0x1F"/>
          <bitfield name="TERR" caption="Transfer Error" mask="0x100"/>
          <bitfield name="TCMPL" caption="Transfer Complete" mask="0x200"/>
          <bitfield name="SUSP" caption="Channel Suspend" mask="0x400"/>
          <bitfield name="CRCERR" caption="CRC Error" mask="0x1000"/>
          <bitfield name="FERR" caption="Fetch Error" mask="0x2000"/>
          <bitfield name="BUSY" caption="Busy" mask="0x4000"/>
          <bitfield name="PEND" caption="Pending" mask="0x8000"/>
        </register>
        <register name="INTSTATUS" offset="0x24" rw="R" size="4" initval="0x00000000" caption="Interrupt Status">
          <bitfield name="CHINT0" caption="Channel 0 Pending Interrupt" mask="0x1"/>
          <bitfield name="CHINT1" caption="Channel 1 Pending Interrupt" mask="0x2"/>
          <bitfield name="CHINT2" caption="Channel 2 Pending Interrupt" mask="0x4"/>
          <bitfield name="CHINT3" caption="Channel 3 Pending Interrupt" mask="0x8"/>
          <bitfield name="CHINT4" caption="Channel 4 Pending Interrupt" mask="0x10"/>
          <bitfield name="CHINT5" caption="Channel 5 Pending Interrupt" mask="0x20"/>
          <bitfield name="CHINT6" caption="Channel 6 Pending Interrupt" mask="0x40"/>
          <bitfield name="CHINT7" caption="Channel 7 Pending Interrupt" mask="0x80"/>
          <bitfield name="CHINT8" caption="Channel 8 Pending Interrupt" mask="0x100"/>
          <bitfield name="CHINT9" caption="Channel 9 Pending Interrupt" mask="0x200"/>
          <bitfield name="CHINT10" caption="Channel 10 Pending Interrupt" mask="0x400"/>
          <bitfield name="CHINT11" caption="Channel 11 Pending Interrupt" mask="0x800"/>
          <bitfield name="CHINT12" caption="Channel 12 Pending Interrupt" mask="0x1000"/>
          <bitfield name="CHINT13" caption="Channel 13 Pending Interrupt" mask="0x2000"/>
          <bitfield name="CHINT14" caption="Channel 14 Pending Interrupt" mask="0x4000"/>
          <bitfield name="CHINT15" caption="Channel 15 Pending Interrupt" mask="0x8000"/>
        </register>
        <register name="BUSYCH" offset="0x28" rw="R" size="4" initval="0x00000000" caption="Busy Channels">
          <bitfield name="BUSYCH0" caption="Busy Channel 0" mask="0x1"/>
          <bitfield name="BUSYCH1" caption="Busy Channel 1" mask="0x2"/>
          <bitfield name="BUSYCH2" caption="Busy Channel 2" mask="0x4"/>
          <bitfield name="BUSYCH3" caption="Busy Channel 3" mask="0x8"/>
          <bitfield name="BUSYCH4" caption="Busy Channel 4" mask="0x10"/>
          <bitfield name="BUSYCH5" caption="Busy Channel 5" mask="0x20"/>
          <bitfield name="BUSYCH6" caption="Busy Channel 6" mask="0x40"/>
          <bitfield name="BUSYCH7" caption="Busy Channel 7" mask="0x80"/>
          <bitfield name="BUSYCH8" caption="Busy Channel 8" mask="0x100"/>
          <bitfield name="BUSYCH9" caption="Busy Channel 9" mask="0x200"/>
          <bitfield name="BUSYCH10" caption="Busy Channel 10" mask="0x400"/>
          <bitfield name="BUSYCH11" caption="Busy Channel 11" mask="0x800"/>
          <bitfield name="BUSYCH12" caption="Busy Channel 12" mask="0x1000"/>
          <bitfield name="BUSYCH13" caption="Busy Channel 13" mask="0x2000"/>
          <bitfield name="BUSYCH14" caption="Busy Channel 14" mask="0x4000"/>
          <bitfield name="BUSYCH15" caption="Busy Channel 15" mask="0x8000"/>
        </register>
        <register name="PENDCH" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="Pending Channels">
          <bitfield name="PENDCH0" caption="Pending Channel 0" mask="0x1"/>
          <bitfield name="PENDCH1" caption="Pending Channel 1" mask="0x2"/>
          <bitfield name="PENDCH2" caption="Pending Channel 2" mask="0x4"/>
          <bitfield name="PENDCH3" caption="Pending Channel 3" mask="0x8"/>
          <bitfield name="PENDCH4" caption="Pending Channel 4" mask="0x10"/>
          <bitfield name="PENDCH5" caption="Pending Channel 5" mask="0x20"/>
          <bitfield name="PENDCH6" caption="Pending Channel 6" mask="0x40"/>
          <bitfield name="PENDCH7" caption="Pending Channel 7" mask="0x80"/>
          <bitfield name="PENDCH8" caption="Pending Channel 8" mask="0x100"/>
          <bitfield name="PENDCH9" caption="Pending Channel 9" mask="0x200"/>
          <bitfield name="PENDCH10" caption="Pending Channel 10" mask="0x400"/>
          <bitfield name="PENDCH11" caption="Pending Channel 11" mask="0x800"/>
          <bitfield name="PENDCH12" caption="Pending Channel 12" mask="0x1000"/>
          <bitfield name="PENDCH13" caption="Pending Channel 13" mask="0x2000"/>
          <bitfield name="PENDCH14" caption="Pending Channel 14" mask="0x4000"/>
          <bitfield name="PENDCH15" caption="Pending Channel 15" mask="0x8000"/>
        </register>
        <register name="ACTIVE" offset="0x30" rw="R" size="4" initval="0x00000000" caption="Active Channel and Levels">
          <bitfield name="LVLEX0" caption="Level 0 Channel Trigger Request Executing" mask="0x1"/>
          <bitfield name="LVLEX1" caption="Level 1 Channel Trigger Request Executing" mask="0x2"/>
          <bitfield name="LVLEX2" caption="Level 2 Channel Trigger Request Executing" mask="0x4"/>
          <bitfield name="LVLEX3" caption="Level 3 Channel Trigger Request Executing" mask="0x8"/>
          <bitfield name="ID" caption="Active Channel ID" mask="0x1F00"/>
          <bitfield name="ABUSY" caption="Active Channel Busy" mask="0x8000"/>
          <bitfield name="BTCNT" caption="Active Channel Block Transfer Count" mask="0xFFFF0000"/>
        </register>
        <register name="BASEADDR" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="Descriptor Memory Section Base Address">
          <bitfield name="BASEADDR" caption="Descriptor Memory Base Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="WRBADDR" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="Write-Back Memory Section Base Address">
          <bitfield name="WRBADDR" caption="Write-Back Memory Base Address" mask="0xFFFFFFFF"/>
        </register>
        <register-group name="CHANNEL" name-in-module="CHANNEL" offset="0x40" size="0x10" count="16"/>
      </register-group>
      <register-group name="DMAC_DESCRIPTOR" caption="Direct Memory Access Controller" section="hsram" aligned="8">
        <register name="BTCTRL" offset="0x0" rw="RW" size="2" initval="0x0000" caption="Block Transfer Control">
          <bitfield name="VALID" caption="Descriptor Valid" mask="0x1"/>
          <bitfield name="EVOSEL" caption="Block Event Output Selection" mask="0x6" values="DMAC_BTCTRL__EVOSEL"/>
          <bitfield name="BLOCKACT" caption="Block Action" mask="0x18" values="DMAC_BTCTRL__BLOCKACT"/>
          <bitfield name="BEATSIZE" caption="Beat Size" mask="0x300" values="DMAC_BTCTRL__BEATSIZE"/>
          <bitfield name="SRCINC" caption="Source Address Increment Enable" mask="0x400"/>
          <bitfield name="DSTINC" caption="Destination Address Increment Enable" mask="0x800"/>
          <bitfield name="STEPSEL" caption="Step Selection" mask="0x1000" values="DMAC_BTCTRL__STEPSEL"/>
          <bitfield name="STEPSIZE" caption="Address Increment Step Size" mask="0xE000" values="DMAC_BTCTRL__STEPSIZE"/>
        </register>
        <register name="BTCNT" offset="0x2" rw="RW" size="2" initval="0x0000" caption="Block Transfer Count">
          <bitfield name="BTCNT" caption="Block Transfer Count" mask="0xFFFF"/>
        </register>
        <register name="SRCADDR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Block Transfer Source Address">
          <bitfield name="SRCADDR" caption="Transfer Source Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="DSTADDR" offset="0x8" rw="RW" size="4" caption="Block Transfer Destination Address">
          <mode name="CRC"/>
          <mode name="DEFAULT"/>
          <bitfield modes="CRC" name="CHKINIT" caption="CRC Checksum Initial Value" mask="0xFFFFFFFF"/>
          <bitfield modes="DEFAULT" name="DSTADDR" caption="Transfer Destination Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="DESCADDR" offset="0xC" rw="RW" size="4" caption="Next Descriptor Address">
          <bitfield name="DESCADDR" caption="Next Descriptor Address" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="DMAC_BTCTRL__BEATSIZE">
        <value name="BYTE" caption="8-bit bus transfer" value="0x0"/>
        <value name="HWORD" caption="16-bit bus transfer" value="0x1"/>
        <value name="WORD" caption="32-bit bus transfer" value="0x2"/>
      </value-group>
      <value-group name="DMAC_BTCTRL__BLOCKACT">
        <value name="NOACT" caption="Channel will be disabled if it is the last block transfer in the transaction" value="0x0"/>
        <value name="INT" caption="Channel will be disabled if it is the last block transfer in the transaction and block interrupt" value="0x1"/>
        <value name="SUSPEND" caption="Channel suspend operation is completed" value="0x2"/>
        <value name="BOTH" caption="Both channel suspend operation and block interrupt" value="0x3"/>
      </value-group>
      <value-group name="DMAC_BTCTRL__EVOSEL">
        <value name="DISABLE" caption="Event generation disabled" value="0x0"/>
        <value name="BLOCK" caption="Block event strobe" value="0x1"/>
        <value name="BURST" caption="Burst event strobe" value="0x3"/>
      </value-group>
      <value-group name="DMAC_BTCTRL__STEPSEL">
        <value name="DST" caption="Step size settings apply to the destination address" value="0x0"/>
        <value name="SRC" caption="Step size settings apply to the source address" value="0x1"/>
      </value-group>
      <value-group name="DMAC_BTCTRL__STEPSIZE">
        <value name="X1" caption="Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 1" value="0x0"/>
        <value name="X2" caption="Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 2" value="0x1"/>
        <value name="X4" caption="Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 4" value="0x2"/>
        <value name="X8" caption="Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 8" value="0x3"/>
        <value name="X16" caption="Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 16" value="0x4"/>
        <value name="X32" caption="Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 32" value="0x5"/>
        <value name="X64" caption="Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 64" value="0x6"/>
        <value name="X128" caption="Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 128" value="0x7"/>
      </value-group>
      <value-group name="DMAC_CRCCTRL__CRCBEATSIZE">
        <value name="BYTE" caption="8-bit bus transfer" value="0x0"/>
        <value name="HWORD" caption="16-bit bus transfer" value="0x1"/>
        <value name="WORD" caption="32-bit bus transfer" value="0x2"/>
      </value-group>
      <value-group name="DMAC_CRCCTRL__CRCMODE">
        <value name="DEFAULT" caption="Default operating mode" value="0"/>
        <value name="CRCMON" caption="Memory CRC monitor operating mode" value="2"/>
        <value name="CRCGEN" caption="Memory CRC generation operating mode" value="3"/>
      </value-group>
      <value-group name="DMAC_CRCCTRL__CRCPOLY">
        <value name="CRC16" caption="CRC-16 (CRC-CCITT)" value="0x0"/>
        <value name="CRC32" caption="CRC32 (IEEE 802.3)" value="0x1"/>
      </value-group>
      <value-group name="DMAC_CRCCTRL__CRCSRC">
        <value name="DISABLE" caption="CRC Disabled" value="0x00"/>
        <value name="IO" caption="I/O interface" value="0x01"/>
      </value-group>
      <value-group name="DMAC_PRICTRL0__QOS0">
        <value name="REGULAR" caption="Regular delivery" value="0"/>
        <value name="SHORTAGE" caption="Bandwidth shortage" value="1"/>
        <value name="SENSITIVE" caption="Latency sensitive" value="2"/>
        <value name="CRITICAL" caption="Latency critical" value="3"/>
      </value-group>
      <value-group name="DMAC_PRICTRL0__QOS1">
        <value name="REGULAR" caption="Regular delivery" value="0"/>
        <value name="SHORTAGE" caption="Bandwidth shortage" value="1"/>
        <value name="SENSITIVE" caption="Latency sensitive" value="2"/>
        <value name="CRITICAL" caption="Latency critical" value="3"/>
      </value-group>
      <value-group name="DMAC_PRICTRL0__QOS2">
        <value name="REGULAR" caption="Regular delivery" value="0"/>
        <value name="SHORTAGE" caption="Bandwidth shortage" value="1"/>
        <value name="SENSITIVE" caption="Latency sensitive" value="2"/>
        <value name="CRITICAL" caption="Latency critical" value="3"/>
      </value-group>
      <value-group name="DMAC_PRICTRL0__QOS3">
        <value name="REGULAR" caption="Regular delivery" value="0"/>
        <value name="SHORTAGE" caption="Bandwidth shortage" value="1"/>
        <value name="SENSITIVE" caption="Latency sensitive" value="2"/>
        <value name="CRITICAL" caption="Latency critical" value="3"/>
      </value-group>
      <value-group name="DMAC_CHCTRLA__BURSTLEN">
        <value name="SINGLE" caption="Single-beat burst length" value="0"/>
        <value name="2BEAT" caption="2-beats burst length" value="1"/>
        <value name="3BEAT" caption="3-beats burst length" value="2"/>
        <value name="4BEAT" caption="4-beats burst length" value="3"/>
        <value name="5BEAT" caption="5-beats burst length" value="4"/>
        <value name="6BEAT" caption="6-beats burst length" value="5"/>
        <value name="7BEAT" caption="7-beats burst length" value="6"/>
        <value name="8BEAT" caption="8-beats burst length" value="7"/>
        <value name="9BEAT" caption="9-beats burst length" value="8"/>
        <value name="10BEAT" caption="10-beats burst length" value="9"/>
        <value name="11BEAT" caption="11-beats burst length" value="10"/>
        <value name="12BEAT" caption="12-beats burst length" value="11"/>
        <value name="13BEAT" caption="13-beats burst length" value="12"/>
        <value name="14BEAT" caption="14-beats burst length" value="13"/>
        <value name="15BEAT" caption="15-beats burst length" value="14"/>
        <value name="16BEAT" caption="16-beats burst length" value="15"/>
      </value-group>
      <value-group name="DMAC_CHCTRLA__THRESHOLD">
        <value name="1BEAT" caption="Destination write starts after each beat source address read" value="0"/>
        <value name="2BEATS" caption="Destination write starts after 2-beats source address read" value="1"/>
        <value name="4BEATS" caption="Destination write starts after 4-beats source address read" value="2"/>
        <value name="8BEATS" caption="Destination write starts after 8-beats source address read" value="3"/>
      </value-group>
      <value-group name="DMAC_CHCTRLA__TRIGACT">
        <value name="BLOCK" caption="One trigger required for each block transfer" value="0"/>
        <value name="BURST" caption="One trigger required for each burst transfer" value="2"/>
        <value name="TRANSACTION" caption="One trigger required for each transaction" value="3"/>
      </value-group>
      <value-group name="DMAC_CHCTRLA__TRIGSRC">
        <value name="DISABLE" caption="Only software/event triggers" value="0"/>
      </value-group>
      <value-group name="DMAC_CHCTRLB__CMD">
        <value name="NOACT" caption="No action" value="0x0"/>
        <value name="SUSPEND" caption="Channel suspend operation" value="0x1"/>
        <value name="RESUME" caption="Channel resume operation" value="0x2"/>
      </value-group>
      <value-group name="DMAC_CHPRILVL__PRILVL">
        <value name="LVL0" caption="Channel Priority Level 0 (Lowest Level)" value="0"/>
        <value name="LVL1" caption="Channel Priority Level 1" value="1"/>
        <value name="LVL2" caption="Channel Priority Level 2" value="2"/>
        <value name="LVL3" caption="Channel Priority Level 3 (Highest Level)" value="3"/>
      </value-group>
      <value-group name="DMAC_CHEVCTRL__EVACT">
        <value name="NOACT" caption="No action" value="0"/>
        <value name="TRIG" caption="Transfer and periodic transfer trigger" value="1"/>
        <value name="CTRIG" caption="Conditional transfer trigger" value="2"/>
        <value name="CBLOCK" caption="Conditional block transfer" value="3"/>
        <value name="SUSPEND" caption="Channel suspend operation" value="4"/>
        <value name="RESUME" caption="Channel resume operation" value="5"/>
        <value name="SSKIP" caption="Skip next block suspend action" value="6"/>
        <value name="INCPRI" caption="Increase priority" value="7"/>
      </value-group>
      <value-group name="DMAC_CHEVCTRL__EVOMODE">
        <value name="DEFAULT" caption="Block event output selection. Refer to BTCTRL.EVOSEL for available selections." value="0"/>
        <value name="TRIGACT" caption="Ongoing trigger action" value="1"/>
      </value-group>
    </module>
    <module name="DMT" id="01520" version="1.0" caption="Dead Man Timer">
      <register-group name="DMT" caption="Dead Man Timer">
        <register name="DMTCON" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ON" caption="" mask="0x8000"/>
        </register>
        <register name="DMTPRECLR" offset="0x10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="STEP1" caption="" mask="0xff00"/>
        </register>
        <register name="DMTCLR" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="STEP2" caption="" mask="0xff"/>
        </register>
        <register name="DMTSTAT" offset="0x30" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="WINOPN" caption="" mask="0x1"/>
          <bitfield name="DMTEVENT" caption="" mask="0x20"/>
          <bitfield name="BAD" caption="" mask="0xc0"/>
        </register>
        <register name="DMTCNT" offset="0x40" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="COUNTER" caption="" mask="0xffffffff"/>
        </register>
        <register name="DMTHOLDREG" offset="0x50" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="UPRCNT" caption="" mask="0xffff"/>
        </register>
        <register name="DMTPSCNT" offset="0x60" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PSCNT" caption="" mask="0xffffffff"/>
        </register>
        <register name="DMTPSINTV" offset="0x70" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PSINTV" caption="" mask="0xffffffff"/>
        </register>
        <register name="DMTCONCLR" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="DMTCONSET" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="DMTCONINV" offset="0xc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="DMTPRECLRCLR" offset="0x14" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="DMTPRECLRSET" offset="0x18" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="DMTPRECLRINV" offset="0x1c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="DMTCLRCLR" offset="0x24" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="DMTCLRSET" offset="0x28" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="DMTCLRINV" offset="0x2c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="DMTSTATCLR" offset="0x34" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="DMTSTATSET" offset="0x38" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="DMTSTATINV" offset="0x3c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="DMTCNTCLR" offset="0x44" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="DMTCNTSET" offset="0x48" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="DMTCNTINV" offset="0x4c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="DMTHOLDREGCLR" offset="0x54" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="DMTHOLDREGSET" offset="0x58" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="DMTHOLDREGINV" offset="0x5c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="DMTPSCNTCLR" offset="0x64" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="DMTPSCNTSET" offset="0x68" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="DMTPSCNTINV" offset="0x6c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
        <register name="DMTPSINTVCLR" offset="0x74" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit clear register"/>
        <register name="DMTPSINTVSET" offset="0x78" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit set register"/>
        <register name="DMTPSINTVINV" offset="0x7c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bit invert register"/>
      </register-group>
    </module>
    <module name="DSCON" id="01348" version="1.0" caption="">
      <register-group name="DSCON" caption="">
        <register name="DSCON" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DSSR" caption="" mask="0x1"/>
          <bitfield name="ZPBOR" caption="" mask="0x2"/>
          <bitfield name="RTCCWDIS" caption="" mask="0x100"/>
          <bitfield name="RTCPWREQ" caption="" mask="0x1000"/>
          <bitfield name="XSEMAEN" caption="" mask="0x2000"/>
          <bitfield name="DSEN" caption="" mask="0x8000"/>
        </register>
        <register name="DSWAKE" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ICD" caption="" mask="0x2"/>
          <bitfield name="MCLR" caption="" mask="0x4"/>
          <bitfield name="RTCC" caption="" mask="0x8"/>
          <bitfield name="DSWDT" caption="" mask="0x10"/>
          <bitfield name="EXT" caption="" mask="0x20"/>
          <bitfield name="FAULT" caption="" mask="0x80"/>
          <bitfield name="INT0" caption="" mask="0x100"/>
        </register>
        <register name="DSSEMA1" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DSSEMA" caption="" mask="0xffffffff"/>
        </register>
        <register caption="" name="DSXSEMA1" offset="0x10" rw="RW" size="4">
          <bitfield mask="0xFFFFFFFF" name="DSXSEMA"/>
        </register>
      </register-group>
    </module>
    <module name="DSU" id="U2410" version="1.0.0" caption="Device Service Unit">
      <register-group name="DSU" caption="Device Service Unit">
        <register name="CTRL" offset="0x0" rw="W" size="1" initval="0x00" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="CRC" caption="32-bit Cyclic Redundancy Code" mask="0x4"/>
          <bitfield name="MBIST" caption="Memory built-in self-test" mask="0x8"/>
          <bitfield name="CE" caption="Chip-Erase" mask="0x10"/>
          <bitfield name="ARR" caption="Auxiliary Row Read" mask="0x40"/>
          <bitfield name="SMSA" caption="Start Memory Stream Access" mask="0x80"/>
        </register>
        <register name="STATUSA" offset="0x1" rw="RW" size="1" initval="0x00" caption="Status A">
          <bitfield name="DONE" caption="Done" mask="0x1"/>
          <bitfield name="CRSTEXT" caption="CPU Reset Phase Extension" mask="0x2"/>
          <bitfield name="BERR" caption="Bus Error" mask="0x4"/>
          <bitfield name="FAIL" caption="Failure" mask="0x8"/>
          <bitfield name="PERR" caption="Protection Error" mask="0x10"/>
        </register>
        <register name="STATUSB" offset="0x2" rw="R" size="1" initval="0x00" caption="Status B">
          <bitfield name="PROT" caption="Protected" mask="0x1"/>
          <bitfield name="DBGPRES" caption="Debugger Present" mask="0x2"/>
          <bitfield name="DCCD0" caption="Debug Communication Channel 0 Dirty" mask="0x4"/>
          <bitfield name="DCCD1" caption="Debug Communication Channel 1 Dirty" mask="0x8"/>
          <bitfield name="HPE" caption="Hot-Plugging Enable" mask="0x10"/>
          <bitfield name="CELCK" caption="Chip Erase Locked" mask="0x20"/>
          <bitfield name="TDCCD0" caption="Test Debug Communication Channel 0 Dirty" mask="0x40"/>
          <bitfield name="TDCCD1" caption="Test Debug Communication Channel 1 Dirty" mask="0x80"/>
        </register>
        <register name="ADDR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Address">
          <bitfield name="AMOD" caption="Access Mode" mask="0x3"/>
          <bitfield name="ADDR" caption="Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="LENGTH" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Length">
          <bitfield name="LENGTH" caption="Length" mask="0xFFFFFFFC"/>
        </register>
        <register name="DATA" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Data">
          <bitfield name="DATA" caption="Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="DCC" offset="0x10" rw="RW" size="4" count="2" initval="0x00000000" caption="Debug Communication Channel n">
          <bitfield name="DATA" caption="Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="DID" offset="0x18" rw="R" size="4" initval="0x00009B8F" caption="Device Identification">
          <bitfield name="DEVSEL" caption="Device Select" mask="0xFF"/>
          <bitfield name="DIE" caption="Die Number" mask="0xFF00"/>
          <bitfield name="SERIES" caption="Series" mask="0x3F0000" values="DSU_DID__SERIES"/>
          <bitfield name="FAMILY" caption="Family" mask="0xF800000" values="DSU_DID__FAMILY"/>
          <bitfield name="REVISION" caption="Revision Number" mask="0xF0000000"/>
        </register>
        <register name="ENTRY0" offset="0x1000" rw="R" size="4" initval="0x9F0FC002" caption="CoreSight ROM Table Entry 0">
          <bitfield name="EPRES" caption="Entry Present" mask="0x1"/>
          <bitfield name="FMT" caption="Format" mask="0x2"/>
          <bitfield name="ADDOFF" caption="Address Offset" mask="0xFFFFF000"/>
        </register>
        <register name="ENTRY1" offset="0x1004" rw="R" size="4" initval="0x00000000" caption="CoreSight ROM Table Entry 1">
        </register>
        <register name="END" offset="0x1008" rw="R" size="4" initval="0x00000000" caption="CoreSight ROM Table End">
          <bitfield name="END" caption="End Marker" mask="0xFFFFFFFF"/>
        </register>
        <register name="MEMTYPE" offset="0x1FCC" rw="R" size="4" initval="0x00000000" caption="CoreSight ROM Table Memory Type">
          <bitfield name="SMEMP" caption="System Memory Present" mask="0x1"/>
        </register>
        <register name="PID4" offset="0x1FD0" rw="R" size="4" initval="0x00000000" caption="Peripheral Identification 4">
          <bitfield name="JEPCC" caption="JEP-106 Continuation Code" mask="0xF"/>
          <bitfield name="FKBC" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="PID0" offset="0x1FE0" rw="R" size="4" initval="0x000000D0" caption="Peripheral Identification 0">
          <bitfield name="PARTNBL" caption="Part Number Low" mask="0xFF"/>
        </register>
        <register name="PID1" offset="0x1FE4" rw="R" size="4" initval="0x000000FC" caption="Peripheral Identification 1">
          <bitfield name="PARTNBH" caption="Part Number High" mask="0xF"/>
          <bitfield name="JEPIDCL" caption="Low part of the JEP-106 Identity Code" mask="0xF0"/>
        </register>
        <register name="PID2" offset="0x1FE8" rw="R" size="4" initval="0x00000009" caption="Peripheral Identification 2">
          <bitfield name="JEPIDCH" caption="JEP-106 Identity Code High" mask="0x7"/>
          <bitfield name="JEPU" caption="JEP-106 Identity Code is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Revision Number" mask="0xF0"/>
        </register>
        <register name="PID3" offset="0x1FEC" rw="R" size="4" initval="0x00000000" caption="Peripheral Identification 3">
          <bitfield name="CUSMOD" caption="ARM CUSMOD" mask="0xF"/>
          <bitfield name="REVAND" caption="Revision Number" mask="0xF0"/>
        </register>
        <register name="CID0" offset="0x1FF0" rw="R" size="4" initval="0x0000000D" caption="Component Identification 0">
          <bitfield name="PREAMBLEB0" caption="Preamble Byte 0" mask="0xFF"/>
        </register>
        <register name="CID1" offset="0x1FF4" rw="R" size="4" initval="0x00000010" caption="Component Identification 1">
          <bitfield name="PREAMBLE" caption="Preamble" mask="0xF"/>
          <bitfield name="CCLASS" caption="Component Class" mask="0xF0"/>
        </register>
        <register name="CID2" offset="0x1FF8" rw="R" size="4" initval="0x00000005" caption="Component Identification 2">
          <bitfield name="PREAMBLEB2" caption="Preamble Byte 2" mask="0xFF"/>
        </register>
        <register name="CID3" offset="0x1FFC" rw="R" size="4" initval="0x000000B1" caption="Component Identification 3">
          <bitfield name="PREAMBLEB3" caption="Preamble Byte 3" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="DSU_DID__FAMILY">
        <value name="0" caption="General purpose microcontroller" value="0"/>
        <value name="1" caption="PicoPower" value="1"/>
      </value-group>
      <value-group name="DSU_DID__PROCESSOR">
        <value name="CM0P" caption="Cortex-M0+" value="0x1"/>
        <value name="CM23" caption="Cortex-M23" value="0x2"/>
        <value name="CM3" caption="Cortex-M3" value="0x3"/>
        <value name="CM4" caption="Cortex-M4" value="0x5"/>
        <value name="CM4F" caption="Cortex-M4 with FPU" value="0x6"/>
        <value name="CM33" caption="Cortex-M33" value="0x7"/>
      </value-group>
      <value-group name="DSU_DID__SERIES">
        <value name="0" caption="Cortex-M0+ processor, basic feature set" value="0"/>
        <value name="1" caption="Cortex-M0+ processor, USB" value="1"/>
      </value-group>
      <value-group name="DSU_CFG__DCCDMALEVEL">
        <value name="EMPTY" caption="Trigger rises when DCC is empty" value="0"/>
        <value name="FULL" caption="Trigger rises when DCC is full" value="1"/>
      </value-group>
    </module>
    <module name="EIC" id="U2254" version="3.0.0" caption="External Interrupt Controller">
      <register-group name="EIC" caption="External Interrupt Controller">
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="CKSEL" caption="Clock Selection" mask="0x10" values="EIC_CTRLA__CKSEL"/>
        </register>
        <register name="NMICTRL" offset="0x1" rw="RW" size="1" initval="0x00" caption="Non-Maskable Interrupt Control">
          <bitfield name="NMISENSE" caption="Non-Maskable Interrupt Sense Configuration" mask="0x7" values="EIC_NMICTRL__NMISENSE"/>
          <bitfield name="NMIFILTEN" caption="Non-Maskable Interrupt Filter Enable" mask="0x8"/>
          <bitfield name="NMIASYNCH" caption="Asynchronous Edge Detection Mode" mask="0x10" values="EIC_NMICTRL__NMIASYNCH"/>
        </register>
        <register name="NMIFLAG" offset="0x2" rw="RW" size="2" atomic-op="clear:NMIFLAG" initval="0x0000" caption="Non-Maskable Interrupt Flag Status and Clear">
          <bitfield name="NMI" caption="Non-Maskable Interrupt" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy Status" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy Status" mask="0x2"/>
        </register>
        <register name="EVCTRL" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="EXTINTEO" caption="External Interrupt Event Output Enable" mask="0xF"/>
        </register>
        <register name="INTENCLR" offset="0xC" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="EXTINT" caption="External Interrupt Enable" mask="0xF"/>
        </register>
        <register name="INTENSET" offset="0x10" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="EXTINT" caption="External Interrupt Enable" mask="0xF"/>
        </register>
        <register name="INTFLAG" offset="0x14" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="EXTINT" caption="External Interrupt" mask="0xF"/>
        </register>
        <register name="ASYNCH" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="External Interrupt Asynchronous Mode">
          <bitfield name="ASYNCH" caption="Asynchronous Edge Detection Mode" mask="0xF" values="EIC_ASYNCH__ASYNCH"/>
        </register>
        <register name="CONFIG" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="External Interrupt Sense Configuration">
          <bitfield name="SENSE0" caption="Input Sense Configuration 0" mask="0x7" values="EIC_CONFIG__SENSE0"/>
          <bitfield name="FILTEN0" caption="Filter Enable 0" mask="0x8"/>
          <bitfield name="SENSE1" caption="Input Sense Configuration 1" mask="0x70" values="EIC_CONFIG__SENSE1"/>
          <bitfield name="FILTEN1" caption="Filter Enable 1" mask="0x80"/>
          <bitfield name="SENSE2" caption="Input Sense Configuration 2" mask="0x700" values="EIC_CONFIG__SENSE2"/>
          <bitfield name="FILTEN2" caption="Filter Enable 2" mask="0x800"/>
          <bitfield name="SENSE3" caption="Input Sense Configuration 3" mask="0x7000" values="EIC_CONFIG__SENSE3"/>
          <bitfield name="FILTEN3" caption="Filter Enable 3" mask="0x8000"/>
        </register>
        <register name="DEBOUNCEN" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="Debouncer Enable">
          <bitfield name="DEBOUNCEN" caption="Debouncer Enable" mask="0xF"/>
        </register>
        <register name="DPRESCALER" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="Debouncer Prescaler">
          <bitfield name="PRESCALER0" caption="Debouncer Prescaler" mask="0x7" values="EIC_DPRESCALER__PRESCALER0"/>
          <bitfield name="STATES0" caption="Debouncer number of states" mask="0x8" values="EIC_DPRESCALER__STATES0"/>
          <bitfield name="PRESCALER1" caption="Debouncer Prescaler" mask="0x70" values="EIC_DPRESCALER__PRESCALER1"/>
          <bitfield name="STATES1" caption="Debouncer number of states" mask="0x80" values="EIC_DPRESCALER__STATES1"/>
          <bitfield name="TICKON" caption="Pin Sampler frequency selection" mask="0x10000" values="EIC_DPRESCALER__TICKON"/>
        </register>
        <register name="PINSTATE" offset="0x38" rw="R" size="4" initval="0x00000000" caption="Pin State">
          <bitfield name="PINSTATE" caption="Pin State" mask="0xF"/>
        </register>
      </register-group>
      <value-group name="EIC_CTRLA__CKSEL">
        <value name="CLK_GCLK" caption="Clocked by GCLK" value="0"/>
        <value name="CLK_ULP32K" caption="Clocked by ULP32K" value="1"/>
      </value-group>
      <value-group name="EIC_DPRESCALER__PRESCALER0">
        <value name="DIV2" caption="EIC clock divided by 2" value="0"/>
        <value name="DIV4" caption="EIC clock divided by 4" value="1"/>
        <value name="DIV8" caption="EIC clock divided by 8" value="2"/>
        <value name="DIV16" caption="EIC clock divided by 16" value="3"/>
        <value name="DIV32" caption="EIC clock divided by 32" value="4"/>
        <value name="DIV64" caption="EIC clock divided by 64" value="5"/>
        <value name="DIV128" caption="EIC clock divided by 128" value="6"/>
        <value name="DIV256" caption="EIC clock divided by 256" value="7"/>
      </value-group>
      <value-group name="EIC_DPRESCALER__STATES0">
        <value name="LFREQ3" caption="3 low frequency samples" value="0"/>
        <value name="LFREQ7" caption="7 low frequency samples" value="1"/>
      </value-group>
      <value-group name="EIC_DPRESCALER__PRESCALER1">
        <value name="DIV2" caption="EIC clock divided by 2" value="0"/>
        <value name="DIV4" caption="EIC clock divided by 4" value="1"/>
        <value name="DIV8" caption="EIC clock divided by 8" value="2"/>
        <value name="DIV16" caption="EIC clock divided by 16" value="3"/>
        <value name="DIV32" caption="EIC clock divided by 32" value="4"/>
        <value name="DIV64" caption="EIC clock divided by 64" value="5"/>
        <value name="DIV128" caption="EIC clock divided by 128" value="6"/>
        <value name="DIV256" caption="EIC clock divided by 256" value="7"/>
      </value-group>
      <value-group name="EIC_DPRESCALER__STATES1">
        <value name="LFREQ3" caption="3 low frequency samples" value="0"/>
        <value name="LFREQ7" caption="7 low frequency samples" value="1"/>
      </value-group>
      <value-group name="EIC_DPRESCALER__TICKON">
        <value name="CLK_GCLK_EIC" caption="Clocked by GCLK" value="0"/>
        <value name="CLK_LFREQ" caption="Clocked by Low Frequency Clock" value="1"/>
      </value-group>
      <value-group name="EIC_NMICTRL__NMISENSE">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising-edge detection" value="1"/>
        <value name="FALL" caption="Falling-edge detection" value="2"/>
        <value name="BOTH" caption="Both-edges detection" value="3"/>
        <value name="HIGH" caption="High-level detection" value="4"/>
        <value name="LOW" caption="Low-level detection" value="5"/>
      </value-group>
      <value-group name="EIC_NMICTRL__NMIASYNCH">
        <value name="SYNC" caption="Edge detection is clock synchronously operated" value="0"/>
        <value name="ASYNC" caption="Edge detection is clock asynchronously operated" value="1"/>
      </value-group>
      <value-group name="EIC_ASYNCH__ASYNCH">
        <value name="SYNC" caption="Edge detection is clock synchronously operated" value="0"/>
        <value name="ASYNC" caption="Edge detection is clock asynchronously operated" value="1"/>
      </value-group>
      <value-group name="EIC_CONFIG__SENSE0">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="EIC_CONFIG__SENSE1">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="EIC_CONFIG__SENSE2">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="EIC_CONFIG__SENSE3">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
    </module>
    <module name="EVSYS" id="U2504" version="1.0.0" caption="Event System Interface">
      <register-group name="CHANNEL" size="0x8">
        <register name="CHANNEL" offset="0x0" rw="RW" size="4" initval="0x00008000" caption="Channel n Control">
          <bitfield name="EVGEN" caption="Event Generator Selection" mask="0x7F"/>
          <bitfield name="PATH" caption="Path Selection" mask="0x300" values="EVSYS_CHANNEL__PATH"/>
          <bitfield name="EDGSEL" caption="Edge Detection Selection" mask="0xC00" values="EVSYS_CHANNEL__EDGSEL"/>
          <bitfield name="RUNSTDBY" caption="Run in standby" mask="0x4000"/>
          <bitfield name="ONDEMAND" caption="Generic Clock On Demand" mask="0x8000"/>
        </register>
        <register name="CHINTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:CHINTENCLR" initval="0x00" caption="Channel n Interrupt Enable Clear">
          <bitfield name="OVR" caption="Channel Overrun Interrupt Disable" mask="0x1"/>
          <bitfield name="EVD" caption="Channel Event Detected Interrupt Disable" mask="0x2"/>
        </register>
        <register name="CHINTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:CHINTENSET" initval="0x00" caption="Channel n Interrupt Enable Set">
          <bitfield name="OVR" caption="Channel Overrun Interrupt Enable" mask="0x1"/>
          <bitfield name="EVD" caption="Channel Event Detected Interrupt Enable" mask="0x2"/>
        </register>
        <register name="CHINTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:CHINTFLAG" initval="0x00" caption="Channel n Interrupt Flag Status and Clear">
          <bitfield name="OVR" caption="Channel Overrun" mask="0x1"/>
          <bitfield name="EVD" caption="Channel Event Detected" mask="0x2"/>
        </register>
        <register name="CHSTATUS" offset="0x7" rw="R" size="1" initval="0x01" caption="Channel n Status">
          <bitfield name="RDYUSR" caption="Ready User" mask="0x1"/>
          <bitfield name="BUSYCH" caption="Busy Channel" mask="0x2"/>
        </register>
      </register-group>
      <register-group name="EVSYS" caption="Event System Interface">
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
        </register>
        <register name="SWEVT" offset="0x4" rw="W" size="4" initval="0x00000000" caption="Software Event">
          <bitfield name="CHANNEL0" caption="Channel 0 Software Selection" mask="0x1"/>
          <bitfield name="CHANNEL1" caption="Channel 1 Software Selection" mask="0x2"/>
          <bitfield name="CHANNEL2" caption="Channel 2 Software Selection" mask="0x4"/>
          <bitfield name="CHANNEL3" caption="Channel 3 Software Selection" mask="0x8"/>
          <bitfield name="CHANNEL4" caption="Channel 4 Software Selection" mask="0x10"/>
          <bitfield name="CHANNEL5" caption="Channel 5 Software Selection" mask="0x20"/>
          <bitfield name="CHANNEL6" caption="Channel 6 Software Selection" mask="0x40"/>
          <bitfield name="CHANNEL7" caption="Channel 7 Software Selection" mask="0x80"/>
          <bitfield name="CHANNEL8" caption="Channel 8 Software Selection" mask="0x100"/>
          <bitfield name="CHANNEL9" caption="Channel 9 Software Selection" mask="0x200"/>
          <bitfield name="CHANNEL10" caption="Channel 10 Software Selection" mask="0x400"/>
          <bitfield name="CHANNEL11" caption="Channel 11 Software Selection" mask="0x800"/>
          <bitfield name="CHANNEL12" caption="Channel 12 Software Selection" mask="0x1000"/>
          <bitfield name="CHANNEL13" caption="Channel 13 Software Selection" mask="0x2000"/>
          <bitfield name="CHANNEL14" caption="Channel 14 Software Selection" mask="0x4000"/>
          <bitfield name="CHANNEL15" caption="Channel 15 Software Selection" mask="0x8000"/>
          <bitfield name="CHANNEL16" caption="Channel 16 Software Selection" mask="0x10000"/>
          <bitfield name="CHANNEL17" caption="Channel 17 Software Selection" mask="0x20000"/>
          <bitfield name="CHANNEL18" caption="Channel 18 Software Selection" mask="0x40000"/>
          <bitfield name="CHANNEL19" caption="Channel 19 Software Selection" mask="0x80000"/>
          <bitfield name="CHANNEL20" caption="Channel 20 Software Selection" mask="0x100000"/>
          <bitfield name="CHANNEL21" caption="Channel 21 Software Selection" mask="0x200000"/>
          <bitfield name="CHANNEL22" caption="Channel 22 Software Selection" mask="0x400000"/>
          <bitfield name="CHANNEL23" caption="Channel 23 Software Selection" mask="0x800000"/>
          <bitfield name="CHANNEL24" caption="Channel 24 Software Selection" mask="0x1000000"/>
          <bitfield name="CHANNEL25" caption="Channel 25 Software Selection" mask="0x2000000"/>
          <bitfield name="CHANNEL26" caption="Channel 26 Software Selection" mask="0x4000000"/>
          <bitfield name="CHANNEL27" caption="Channel 27 Software Selection" mask="0x8000000"/>
          <bitfield name="CHANNEL28" caption="Channel 28 Software Selection" mask="0x10000000"/>
          <bitfield name="CHANNEL29" caption="Channel 29 Software Selection" mask="0x20000000"/>
          <bitfield name="CHANNEL30" caption="Channel 30 Software Selection" mask="0x40000000"/>
          <bitfield name="CHANNEL31" caption="Channel 31 Software Selection" mask="0x80000000"/>
        </register>
        <register name="PRICTRL" offset="0x8" rw="RW" size="1" initval="0x00" caption="Priority Control">
          <bitfield name="PRI" caption="Channel Priority Number" mask="0xF"/>
          <bitfield name="RREN" caption="Round-Robin Scheduling Enable" mask="0x80"/>
        </register>
        <register name="INTPEND" offset="0x10" rw="RW" size="2" initval="0x4000" caption="Channel Pending Interrupt">
          <bitfield name="ID" caption="Channel ID" mask="0xF"/>
          <bitfield name="OVR" caption="Channel Overrun" mask="0x100"/>
          <bitfield name="EVD" caption="Channel Event Detected" mask="0x200"/>
          <bitfield name="READY" caption="Ready" mask="0x4000"/>
          <bitfield name="BUSY" caption="Busy" mask="0x8000"/>
        </register>
        <register name="INTSTATUS" offset="0x14" rw="R" size="4" initval="0x00000000" caption="Interrupt Status">
          <bitfield name="CHINT0" caption="Channel 0 Pending Interrupt" mask="0x1"/>
          <bitfield name="CHINT1" caption="Channel 1 Pending Interrupt" mask="0x2"/>
          <bitfield name="CHINT2" caption="Channel 2 Pending Interrupt" mask="0x4"/>
          <bitfield name="CHINT3" caption="Channel 3 Pending Interrupt" mask="0x8"/>
          <bitfield name="CHINT4" caption="Channel 4 Pending Interrupt" mask="0x10"/>
          <bitfield name="CHINT5" caption="Channel 5 Pending Interrupt" mask="0x20"/>
          <bitfield name="CHINT6" caption="Channel 6 Pending Interrupt" mask="0x40"/>
          <bitfield name="CHINT7" caption="Channel 7 Pending Interrupt" mask="0x80"/>
          <bitfield name="CHINT8" caption="Channel 8 Pending Interrupt" mask="0x100"/>
          <bitfield name="CHINT9" caption="Channel 9 Pending Interrupt" mask="0x200"/>
          <bitfield name="CHINT10" caption="Channel 10 Pending Interrupt" mask="0x400"/>
          <bitfield name="CHINT11" caption="Channel 11 Pending Interrupt" mask="0x800"/>
        </register>
        <register name="BUSYCH" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Busy Channels">
          <bitfield name="BUSYCH0" caption="Busy Channel 0" mask="0x1"/>
          <bitfield name="BUSYCH1" caption="Busy Channel 1" mask="0x2"/>
          <bitfield name="BUSYCH2" caption="Busy Channel 2" mask="0x4"/>
          <bitfield name="BUSYCH3" caption="Busy Channel 3" mask="0x8"/>
          <bitfield name="BUSYCH4" caption="Busy Channel 4" mask="0x10"/>
          <bitfield name="BUSYCH5" caption="Busy Channel 5" mask="0x20"/>
          <bitfield name="BUSYCH6" caption="Busy Channel 6" mask="0x40"/>
          <bitfield name="BUSYCH7" caption="Busy Channel 7" mask="0x80"/>
          <bitfield name="BUSYCH8" caption="Busy Channel 8" mask="0x100"/>
          <bitfield name="BUSYCH9" caption="Busy Channel 9" mask="0x200"/>
          <bitfield name="BUSYCH10" caption="Busy Channel 10" mask="0x400"/>
          <bitfield name="BUSYCH11" caption="Busy Channel 11" mask="0x800"/>
        </register>
        <register name="READYUSR" offset="0x1C" rw="R" size="4" initval="0xFFFFFFFF" caption="Ready Users">
          <bitfield name="READYUSR0" caption="Ready User for Channel 0" mask="0x1"/>
          <bitfield name="READYUSR1" caption="Ready User for Channel 1" mask="0x2"/>
          <bitfield name="READYUSR2" caption="Ready User for Channel 2" mask="0x4"/>
          <bitfield name="READYUSR3" caption="Ready User for Channel 3" mask="0x8"/>
          <bitfield name="READYUSR4" caption="Ready User for Channel 4" mask="0x10"/>
          <bitfield name="READYUSR5" caption="Ready User for Channel 5" mask="0x20"/>
          <bitfield name="READYUSR6" caption="Ready User for Channel 6" mask="0x40"/>
          <bitfield name="READYUSR7" caption="Ready User for Channel 7" mask="0x80"/>
          <bitfield name="READYUSR8" caption="Ready User for Channel 8" mask="0x100"/>
          <bitfield name="READYUSR9" caption="Ready User for Channel 9" mask="0x200"/>
          <bitfield name="READYUSR10" caption="Ready User for Channel 10" mask="0x400"/>
          <bitfield name="READYUSR11" caption="Ready User for Channel 11" mask="0x800"/>
        </register>
        <register-group name="CHANNEL" name-in-module="CHANNEL" offset="0x020" size="0x8" count="32"/>
        <register name="USER" offset="0x120" rw="RW" size="4" count="52" initval="0x00000000" caption="User Multiplexer n">
          <bitfield name="CHANNEL" caption="Channel Event Selection" mask="0x3F"/>
        </register>
      </register-group>
      <value-group name="EVSYS_CHANNEL__EDGSEL">
        <value name="NO_EVT_OUTPUT" caption="No event output when using the resynchronized or synchronous path" value="0"/>
        <value name="RISING_EDGE" caption="Event detection only on the rising edge of the signal from the event generator when using the resynchronized or synchronous path" value="1"/>
        <value name="FALLING_EDGE" caption="Event detection only on the falling edge of the signal from the event generator when using the resynchronized or synchronous path" value="2"/>
        <value name="BOTH_EDGES" caption="Event detection on rising and falling edges of the signal from the event generator when using the resynchronized or synchronous path" value="3"/>
      </value-group>
      <value-group name="EVSYS_CHANNEL__PATH">
        <value name="SYNCHRONOUS" caption="Synchronous path" value="0"/>
        <value name="RESYNCHRONIZED" caption="Resynchronized path" value="1"/>
        <value name="ASYNCHRONOUS" caption="Asynchronous path" value="2"/>
      </value-group>
    </module>
    <module name="NVM" id="03140" version="1.0" caption="flash controller">
      <register-group name="NVM" caption="flash controller">
        <register name="NVMCON" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="NVMOP" caption="" mask="0xf"/>
          <bitfield name="BFSWAP" caption="" mask="0x40"/>
          <bitfield name="PFSWAP" caption="" mask="0x80"/>
          <bitfield name="HTDPGM" caption="" mask="0x100"/>
          <bitfield name="LVDERR" caption="" mask="0x1000"/>
          <bitfield name="WRERR" caption="" mask="0x2000"/>
          <bitfield name="WREN" caption="" mask="0x4000"/>
          <bitfield name="WR" caption="" mask="0x8000"/>
        </register>
        <register name="NVMCONCLR" offset="0x04" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMCONSET" offset="0x08" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMCONINV" offset="0x0C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMCON2" offset="0x10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PREPG" caption="" mask="0x1"/>
          <bitfield name="SWAPLK" caption="" mask="0xc0"/>
          <bitfield name="RETRY" caption="" mask="0x300"/>
          <bitfield name="VREAD1" caption="" mask="0x1000"/>
          <bitfield name="CREAD1" caption="" mask="0x2000"/>
          <bitfield name="TEMP" caption="" mask="0x4000"/>
          <bitfield name="WS" caption="" mask="0x1f0000"/>
          <bitfield name="SLEEP" caption="" mask="0x1000000"/>
          <bitfield name="ERS" caption="" mask="0xf0000000"/>
        </register>
        <register name="NVMCON2CLR" offset="0x14" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMCON2SET" offset="0x18" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMCON2INV" offset="0x1C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMKEY" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="NVMKEY" caption="" mask="0xffffffff"/>
        </register>
        <register name="NVMADDR" offset="0x30" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="NVMADDR" caption="" mask="0xffffffff"/>
        </register>
        <register name="NVMDATA0" offset="0x40" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="NVMDATA0" caption="" mask="0xffffffff"/>
        </register>
        <register name="NVMDATA1" offset="0x50" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="NVMDATA1" caption="" mask="0xffffffff"/>
        </register>
        <register name="NVMDATA2" offset="0x60" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="NVMDATA2" caption="" mask="0xffffffff"/>
        </register>
        <register name="NVMDATA3" offset="0x70" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="NVMDATA3" caption="" mask="0xffffffff"/>
        </register>
        <register name="NVMDATA4" offset="0x80" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="NVMDATA4" caption="" mask="0xffffffff"/>
        </register>
        <register name="NVMDATA5" offset="0x90" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="NVMDATA5" caption="" mask="0xffffffff"/>
        </register>
        <register name="NVMDATA6" offset="0xa0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="NVMDATA6" caption="" mask="0xffffffff"/>
        </register>
        <register name="NVMDATA7" offset="0xb0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="NVMDATA7" caption="" mask="0xffffffff"/>
        </register>
        <register name="NVMSRCADDR" offset="0xc0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="NVMSRCADDR" caption="" mask="0xffffffff"/>
        </register>
        <register name="NVMPWPLT" offset="0xd0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PWPLT" caption="" mask="0xffffff"/>
          <bitfield name="ULOCK" caption="" mask="0x80000000"/>
        </register>
        <register name="NVMPWPLTCLR" offset="0xd4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMPWPLTSET" offset="0xd8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMPWPLTINV" offset="0xdC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMPWPGTE" offset="0xe0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PWPGTE" caption="" mask="0xffffff"/>
          <bitfield name="ULOCK" caption="" mask="0x80000000"/>
        </register>
        <register name="NVMPWPGTECLR" offset="0xe4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMPWPGTESET" offset="0xe8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMPWPGTEINV" offset="0xeC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMLBWP" offset="0xf0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="LBWP0" caption="" mask="0x1"/>
          <bitfield name="LBWP1" caption="" mask="0x2"/>
          <bitfield name="LBWP2" caption="" mask="0x4"/>
          <bitfield name="LBWP3" caption="" mask="0x8"/>
          <bitfield name="LBWP4" caption="" mask="0x10"/>
          <bitfield name="LBWP5" caption="" mask="0x20"/>
          <bitfield name="LBWP6" caption="" mask="0x40"/>
          <bitfield name="LBWP7" caption="" mask="0x80"/>
          <bitfield name="LBWP8" caption="" mask="0x100"/>
          <bitfield name="LBWP9" caption="" mask="0x200"/>
          <bitfield name="LBWP10" caption="" mask="0x400"/>
          <bitfield name="LBWP11" caption="" mask="0x800"/>
          <bitfield name="LBWP12" caption="" mask="0x1000"/>
          <bitfield name="LBWP13" caption="" mask="0x2000"/>
          <bitfield name="LBWP14" caption="" mask="0x4000"/>
          <bitfield name="LBWP15" caption="" mask="0x8000"/>
          <bitfield name="LBWP16" caption="" mask="0x10000"/>
          <bitfield name="LBWP17" caption="" mask="0x20000"/>
          <bitfield name="LBWP18" caption="" mask="0x40000"/>
          <bitfield name="LBWP19" caption="" mask="0x80000"/>
          <bitfield name="LBWP20" caption="" mask="0x100000"/>
          <bitfield name="LBWP21" caption="" mask="0x200000"/>
          <bitfield name="LBWP22" caption="" mask="0x400000"/>
          <bitfield name="LBWP23" caption="" mask="0x800000"/>
          <bitfield name="ULOCK" caption="" mask="0x80000000"/>
        </register>
        <register name="NVMLBWPCLR" offset="0xf4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMLBWPSET" offset="0xf8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMLBWPINV" offset="0xfC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMUBWP" offset="0x100" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="UBWP0" caption="" mask="0x1"/>
          <bitfield name="UBWP1" caption="" mask="0x2"/>
          <bitfield name="UBWP2" caption="" mask="0x4"/>
          <bitfield name="UBWP3" caption="" mask="0x8"/>
          <bitfield name="UBWP4" caption="" mask="0x10"/>
          <bitfield name="UBWP5" caption="" mask="0x20"/>
          <bitfield name="UBWP6" caption="" mask="0x40"/>
          <bitfield name="UBWP7" caption="" mask="0x80"/>
          <bitfield name="UBWP8" caption="" mask="0x100"/>
          <bitfield name="UBWP9" caption="" mask="0x200"/>
          <bitfield name="UBWP10" caption="" mask="0x400"/>
          <bitfield name="UBWP11" caption="" mask="0x800"/>
          <bitfield name="UBWP12" caption="" mask="0x1000"/>
          <bitfield name="UBWP13" caption="" mask="0x2000"/>
          <bitfield name="UBWP14" caption="" mask="0x4000"/>
          <bitfield name="UBWP15" caption="" mask="0x8000"/>
          <bitfield name="UBWP16" caption="" mask="0x10000"/>
          <bitfield name="UBWP17" caption="" mask="0x20000"/>
          <bitfield name="UBWP18" caption="" mask="0x40000"/>
          <bitfield name="UBWP19" caption="" mask="0x80000"/>
          <bitfield name="UBWP20" caption="" mask="0x100000"/>
          <bitfield name="UBWP21" caption="" mask="0x200000"/>
          <bitfield name="UBWP22" caption="" mask="0x400000"/>
          <bitfield name="UBWP23" caption="" mask="0x800000"/>
          <bitfield name="ULOCK" caption="" mask="0x80000000"/>
        </register>
        <register name="NVMUBWPCLR" offset="0x104" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMUBWPSET" offset="0x108" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="NVMUBWPINV" offset="0x10C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
      </register-group>
    </module>
    <module name="FREQM" id="U2257" version="1.1.0" caption="Frequency Meter">
      <register-group name="FREQM" caption="Frequency Meter">
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control A Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
        </register>
        <register name="CTRLB" offset="0x1" rw="W" size="1" initval="0x00" caption="Control B Register">
          <bitfield name="START" caption="Start Measurement" mask="0x1"/>
        </register>
        <register name="CFGA" offset="0x2" rw="RW" size="2" initval="0x0000" caption="Config A register">
          <bitfield name="REFNUM" caption="Number of Reference Clock Cycles" mask="0xFF"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear Register">
          <bitfield name="DONE" caption="Measurement Done Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set Register">
          <bitfield name="DONE" caption="Measurement Done Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0xA" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Register">
          <bitfield name="DONE" caption="Measurement Done" mask="0x1"/>
        </register>
        <register name="STATUS" offset="0xB" rw="RW" size="1" initval="0x00" caption="Status Register">
          <bitfield name="BUSY" caption="FREQM Status" mask="0x1"/>
          <bitfield name="OVF" caption="Sticky Count Value Overflow" mask="0x2"/>
        </register>
        <register name="SYNCBUSY" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
        </register>
        <register name="VALUE" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Count Value Register">
          <bitfield name="VALUE" caption="Measurement Value" mask="0xFFFFFF"/>
        </register>
      </register-group>
    </module>
    <module name="FUSES" id="U2409" version="1.0.0" caption="Non-Volatile Fuses">
      <register-group name="USER_FUSES">
        <register name="FBCFG7" initval="0xFFFFFFFF" offset="0x100" size="4" rw="RW" caption="RESERVED"/>
        <register name="FBCFG6" initval="0xFFFFFFFF" offset="0x104" size="4" rw="RW" caption="RESERVED"/>
        <register name="FUSERID" initval="0x0000FFFF" offset="0x108" size="4" rw="RW" caption="USER Page USERID">
          <bitfield name="USER_ID" caption="User unique ID, readable using the JTAG USER_ID instruction" mask="0xffff"/>
        </register>
        <register name="DEVCFG4" initval="0x840e4000" offset="0x10C" size="4" rw="RW" caption="USER Page CFGCON4 Fuses">
          <bitfield name="SOSCCFG" caption="SOSC Configuration" mask="0xff"/>
          <bitfield name="RTCEVENT_SEL" caption="RTC Event Selection" mask="0x300" values="DEVCFG4__RTCEVENT_SEL"/>
          <bitfield name="RTCEVENT_EN" caption="Pad Output Enable for MCHP legacy RTC event output" mask="0x400" values="DEVCFG4__RTCEVENT_EN"/>
          <bitfield name="VBKP_1KCSEL" caption="VDDBUKPCORE LPCLK Clock Selection" mask="0x800" values="DEVCFG4__VBKP_1KCSEL"/>
          <bitfield name="VBKP_32KCSEL" caption="VDDBUKPCORE 32kHz clock source selection" mask="0x3000" values="DEVCFG4__VBKP_32KCSEL"/>
          <bitfield name="VBKP_DIVSEL" caption="VDDBUKPCORE LPCLK Clock Divider Selection" mask="0x4000" values="DEVCFG4__VBKP_DIVSEL"/>
          <bitfield name="LPCLK_MOD" caption="LPCLK modifier in counter/delay mode" mask="0x8000" values="DEVCFG4__LPCLK_MOD"/>
          <bitfield name="RTCEVTYPE" caption="RTC Event Type" mask="0x10000" values="DEVCFG4__RTCEVTYPE"/>
          <bitfield name="CPEN_DLY" caption="Charge-pump ready digital delay" mask="0xe0000" values="DEVCFG4__CPEN_DLY"/>
          <bitfield name="DSZPBOREN" caption="Deep Sleep Zero-Power BOR Enable" mask="0x100000" values="DEVCFG4__DSZPBOREN"/>
          <bitfield name="DSWDTPS" caption="Deep Sleep Watchdog Timer Postscale Select" mask="0x3e00000" values="DEVCFG4__DSWDTPS"/>
          <bitfield name="DSWDTOSC" caption="Deep Sleep Watchdog Timer Reference Clock Select" mask="0x4000000" values="DEVCFG4__DSWDTOSC"/>
          <bitfield name="DSWDTEN" caption="Deep Sleep Watchdog Timer Enable" mask="0x8000000" values="DEVCFG4__DSWDTEN"/>
          <bitfield name="DSEN" caption="Deep Sleep Bit Enable" mask="0x10000000" values="DEVCFG4__DSEN"/>
          <bitfield name="UVREGROVR" caption="ULPVREG Retention Mode Override" mask="0x20000000" values="DEVCFG4__UVREGROVR"/>
          <bitfield name="LPOSCEN" caption="Low Power (Secondary) Oscillator Enable" mask="0x40000000" values="DEVCFG4__LPOSCEN"/>
          <bitfield name="RTCNTM_CSEL" caption="RTC Counter Mode Clock Select" mask="0x80000000" values="DEVCFG4__RTCNTM_CSEL"/>
        </register>
        <register name="DEVCFG2" initval="0x5f74ff38" offset="0x110" size="4" rw="RW" caption="USER Page CFGCON2 Fuses">
          <bitfield name="ACMP_CYCLE" caption="AC Comparator Result Wait Cycles" mask="0x7" values="DEVCFG2__ACMP_CYCLE"/>
          <bitfield name="DMTINTV" caption="Dead Man Timer Count Window Interval" mask="0x38" values="DEVCFG2__DMTINTV"/>
          <bitfield name="PMUTEST_VDD_EN" caption="PMU Test Output or VDD/2 Enable via ADC IE12" mask="0x80" values="DEVCFG2__PMUTEST_VDD_EN"/>
          <bitfield name="POSCMOD" caption="Primary Oscillator Configuration" mask="0x300" values="DEVCFG2__POSCMOD"/>
          <bitfield name="WDTRMCS" caption="WDT RUN Mode Clock Select" mask="0xc00" values="DEVCFG2__WDTRMCS"/>
          <bitfield name="SOSCSEL" caption="SOSC Selection Configuration" mask="0x1000" values="DEVCFG2__SOSCSEL"/>
          <bitfield name="WAKE2SPD" caption="2-Speed startup enabled in Sleep mode" mask="0x2000" values="DEVCFG2__WAKE2SPD"/>
          <bitfield name="CKSWEN" caption="Software Clock Switching Enable" mask="0x4000" values="DEVCFG2__CKSWEN"/>
          <bitfield name="FSCMEN" caption="Fail-Safe Clock Monitor Enable" mask="0x8000" values="DEVCFG2__FSCMEN"/>
          <bitfield name="WDTPSR" caption="Watchdog Timer Post-scale Select Run" mask="0x1f0000" values="DEVCFG2__WDTPSR"/>
          <bitfield name="WDTSPGM" caption="Watchdog Timer Stop during Flash Programming" mask="0x200000" values="DEVCFG2__WDTSPGM"/>
          <bitfield name="WINDIS" caption="Windowed Watchdog Timer Disable" mask="0x400000" values="DEVCFG2__WINDIS"/>
          <bitfield name="WDTEN" caption="Watchdog Timer Enable" mask="0x800000" values="DEVCFG2__WDTEN"/>
          <bitfield name="WDTWINSZ" caption="Watchdog Timer Window Size" mask="0x3000000" values="DEVCFG2__WDTWINSZ"/>
          <bitfield name="DMTCNT" caption="Dead Man Timer Count Select" mask="0x7c000000" values="DEVCFG2__DMTCNT"/>
          <bitfield name="DMTEN" caption="Dead Man Timer Enable" mask="0x80000000" values="DEVCFG2__DMTEN"/>
        </register>
        <register name="DEVCFG1" initval="0x1410443b" offset="0x114" size="4" rw="RW" caption="USER Page CFGCON1 Fuses">
          <bitfield name="ICESEL" caption="EMUC/EMUD Communication Channel Select" mask="0x18" values="DEVCFG1__ICESEL"/>
          <bitfield name="TRCEN" caption="Trace Enable" mask="0x20" values="DEVCFG1__TRCEN"/>
          <bitfield name="ZBTWKSYS" caption="ZBT Subsystem External Wake-up source" mask="0x80" values="DEVCFG1__ZBTWKSYS"/>
          <bitfield name="CMP0_OE" caption="Analog Comparator-0 Output Enable" mask="0x100" values="DEVCFG1__CMP0_OE"/>
          <bitfield name="CMP1_OE" caption="Analog Comparator-1 Output Enable" mask="0x200" values="DEVCFG1__CMP1_OE"/>
          <bitfield name="CLASSBDIS" caption="Disable CLASSB Device Functionality" mask="0x400" values="DEVCFG1__CLASSBDIS"/>
          <bitfield name="SLRCTRL0" caption="I2C Slew Rate Control for SERCOM0" mask="0x800" values="DEVCFG1__SLRCTRL0"/>
          <bitfield name="SLRCTRL1" caption="I2C Slew Rate Control for SERCOM1" mask="0x1000" values="DEVCFG1__SLRCTRL1"/>
          <bitfield name="SLRCTRL2" caption="I2C Slew Rate Control for SERCOM2" mask="0x2000" values="DEVCFG1__SLRCTRL2"/>
          <bitfield name="SMCLR" caption="Selects CRU handling of MCLR Control" mask="0x4000" values="DEVCFG1__SMCLR"/>
          <bitfield name="QSCHE_EN" caption="QSPI Address Space Cache Attribute" mask="0x8000" values="DEVCFG1__QSCHE_EN"/>
          <bitfield name="QSPI_HSEN" caption="QSPI Direct (High Speed) Pin Enable" mask="0x10000" values="DEVCFG1__QSPI_HSEN"/>
          <bitfield name="SCOM0_HSEN" caption="SERCOM0 Direct (High Speed) Pin Enable" mask="0x20000" values="DEVCFG1__SCOM0_HSEN"/>
          <bitfield name="SCOM1_HSEN" caption="SERCOM1 Direct (High Speed) Pin Enable" mask="0x40000" values="DEVCFG1__SCOM1_HSEN"/>
          <bitfield name="SCOM2_HSEN" caption="SERCOM2 Direct (High Speed) Pin Enable" mask="0x80000" values="DEVCFG1__SCOM2_HSEN"/>
          <bitfield name="CCL_OE" caption="CCL Pads (via PPS) Output Enable" mask="0x100000" values="DEVCFG1__CCL_OE"/>
          <bitfield name="I2CDSEL0" caption="I2C Delay Select for SERCOM0" mask="0x200000" values="DEVCFG1__I2CDSEL0"/>
          <bitfield name="I2CDSEL1" caption="I2C Delay Select for SERCOM1" mask="0x400000" values="DEVCFG1__I2CDSEL1"/>
          <bitfield name="I2CDSEL2" caption="I2C Delay Select for SERCOM2" mask="0x800000" values="DEVCFG1__I2CDSEL2"/>
          <bitfield name="WDTPSS" caption="Watchdog Timer Post-scale Select Sleep" mask="0x1f000000" values="DEVCFG1__WDTPSS"/>
          <bitfield name="QSPIDDRM" caption="QSPI DDR Mode Clock Enable" mask="0x20000000" values="DEVCFG1__QSPIDDRM"/>
          <bitfield name="CLKZBREF" caption="External Reference Clock ZB Enable" mask="0x40000000" values="DEVCFG1__CLKZBREF"/>
        </register>
        <register name="DEVCFG0" initval="0x7100000b" offset="0x118" size="4" rw="RW" caption="USER Page CFGCON0 Fuses">
          <bitfield name="TDOEN" caption="TDO enable for 2-wire JTAG" mask="0x1" values="DEVCFG0__TDOEN"/>
          <bitfield name="SWOEN" caption="SWO enable on 2-wire debug interface" mask="0x2" values="DEVCFG0__SWOEN"/>
          <bitfield name="TROEN" caption="Trace Output Enable" mask="0x4" values="DEVCFG0__TROEN"/>
          <bitfield name="ADCPOVR" caption="ADC Charge Pump Override" mask="0x10" values="DEVCFG0__ADCPOVR"/>
          <bitfield name="ACCMP1_ALTEN" caption="AC CMP1 Alternate Enable" mask="0x40" values="DEVCFG0__ACCMP1_ALTEN"/>
          <bitfield name="CPENFILT" caption="ADC CP Filter Enable" mask="0x80" values="DEVCFG0__CPENFILT"/>
          <bitfield name="RTCIN0_ALTEN" caption="RTCIN0 Alternate Enable" mask="0x100" values="DEVCFG0__RTCIN0_ALTEN"/>
          <bitfield name="RTCOUT_ALTEN" caption="RTCOUT Alternate Enable" mask="0x200" values="DEVCFG0__RTCOUT_ALTEN"/>
          <bitfield name="VBCMODE" caption="VBC Operating Mode" mask="0x10000" values="DEVCFG0__VBCMODE"/>
          <bitfield name="SMBUSEN0" caption="SMBus Enable for SERCOM0" mask="0x20000" values="DEVCFG0__SMBUSEN0"/>
          <bitfield name="SMBUSEN1" caption="SMBus Enable for SERCOM1" mask="0x40000" values="DEVCFG0__SMBUSEN1"/>
          <bitfield name="SMBUSEN2" caption="SMBus Enable for SERCOM2" mask="0x80000" values="DEVCFG0__SMBUSEN2"/>
          <bitfield name="HPLUGDIS" caption="Hot Plugging Disable" mask="0x100000" values="DEVCFG0__HPLUGDIS"/>
          <bitfield name="SLRTEN0" caption="SLRT Enable for SERCOM0" mask="0x200000" values="DEVCFG0__SLRTEN0"/>
          <bitfield name="SLRTEN1" caption="SLRT Enable for SERCOM1" mask="0x400000" values="DEVCFG0__SLRTEN1"/>
          <bitfield name="SLRTEN2" caption="SLRT Enable for SERCOM2" mask="0x800000" values="DEVCFG0__SLRTEN2"/>
          <bitfield name="PCM" caption="PCHE I/D Cacheable Mode" mask="0x1000000" values="DEVCFG0__PCM"/>
          <bitfield name="INT0E" caption="INT0 Enable" mask="0x2000000" values="DEVCFG0__INT0E"/>
          <bitfield name="INT0P" caption="INT0P Polarity" mask="0x4000000" values="DEVCFG0__INT0P"/>
          <bitfield name="FECCCON" caption="Flash ECC Control" mask="0x30000000" values="DEVCFG0__FECCCON"/>
          <bitfield name="FRECCDIS" caption="Flex RAM ECC Control" mask="0x40000000" values="DEVCFG0__FRECCDIS"/>
        </register>
        <register name="FBCFG0" initval="0x00000002" offset="0x11C" size="4" rw="RW" caption="NVR BCFG User Configuration Area">
          <bitfield name="BINFOVALID" caption="BCFG info valid" mask="0x80000000" values="FBCFG0__BINFOVALID"/>
          <bitfield name="PCSCMODE" caption="PCache Single cache Mode" mask="0x00000002" values="FBCFG0__PCSCMODE"/>
        </register>
        <register name="FCPN3" initval="0xFFFFFFFF" offset="0x130" size="4" rw="RW" caption="RESERVED"/>
        <register name="FCPN2" initval="0xFFFFFFFF" offset="0x134" size="4" rw="RW" caption="RESERVED"/>
        <register name="FCPN1" initval="0xFFFFFFFF" offset="0x138" size="4" rw="RW" caption="RESERVED"/>
        <register name="FCPN0" initval="0x10000000" offset="0x13C" size="4" rw="RW" caption="NVR CPN Register">
          <bitfield caption="Boot Code Protect" mask="0x10000000" name="CP" values="FCPN0__CP"/>
        </register>
        <!-- Alternative backup config locations -->
        <register name="ALTFBCFG7" initval="0xFFFFFFFF" offset="0x0" size="4" rw="RW" caption="RESERVED"/>
        <register name="ALTFBCFG6" initval="0xFFFFFFFF" offset="0x4" size="4" rw="RW" caption="RESERVED"/>
        <register name="ALTFUSERID" initval="0x0000FFFF" offset="0x8" size="4" rw="RW" caption="ALT USERID"/>
        <register name="ALTDEVCFG4" initval="0x840e4000" offset="0xC" size="4" rw="RW" caption="ALT CFGCON4 Fuses"/>
        <register name="ALTDEVCFG2" initval="0x5f74ff38" offset="0x10" size="4" rw="RW" caption="ALT CFGCON2 Fuses"/>
        <register name="ALTDEVCFG1" initval="0x1410443b" offset="0x14" size="4" rw="RW" caption="ALT CFGCON1 Fuses"/>
        <register name="ALTDEVCFG0" initval="0x7100000b" offset="0x18" size="4" rw="RW" caption="ALT CFGCON0 Fuses"/>
        <register name="ALTFBCFG0" initval="0x80000002" offset="0x1C" size="4" rw="RW" caption="ALT NVR BCFG0"/>
        <register name="ALTFCPN3" initval="0xFFFFFFFF" offset="0x30" size="4" rw="RW" caption="RESERVED"/>
        <register name="ALTFCPN2" initval="0xFFFFFFFF" offset="0x34" size="4" rw="RW" caption="RESERVED"/>
        <register name="ALTFCPN1" initval="0xFFFFFFFF" offset="0x38" size="4" rw="RW" caption="RESERVED"/>
        <register name="ALTFCPN0" initval="0x10000000" offset="0x3C" size="4" rw="RW" caption="ALT NVR CPN Register"/>
      </register-group>
      <!-- DEVCFG0 -->
      <value-group name="DEVCFG0__TDOEN">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__SWOEN">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__TROEN">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__ADCPOVR">
        <value name="HW" caption="" value="0x0"/>
        <value name="SW" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__GPSOSCE">
        <value name="GPIO" caption="" value="0x0"/>
        <value name="SOSC" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__ACCMP1_ALTEN">
        <value name="PA6" caption="" value="0x1"/>
        <value name="PA1" caption="" value="0x0"/>
      </value-group>
      <value-group name="DEVCFG0__CPENFILT">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__RTCIN0_ALTEN">
        <value name="PA3" caption="" value="0x0"/>
        <value name="PA9" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__RTCOUT_ALTEN">
        <value name="PA4" caption="" value="0x0"/>
        <value name="PA10" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__VBCMODE">
        <value name="DIRECT" caption="" value="0x0"/>
        <value name="INDIR" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__SMBUSEN0">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__SMBUSEN1">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__SMBUSEN2">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__HPLUGDIS">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__SLRTEN0">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__SLRTEN1">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__SLRTEN2">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__PCM">
        <value name="CPU" caption="" value="0x0"/>
        <value name="SFR" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__INT0E">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__INT0P">
        <value name="NEG" caption="" value="0x0"/>
        <value name="POS" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG0__FECCCON">
        <value name="ON" caption="" value="0x0"/>
        <value name="DYNAMIC" caption="" value="0x1"/>
        <value name="OFF" caption="" value="0x3"/>
      </value-group>
      <value-group name="DEVCFG0__FRECCDIS">
        <value name="OFF" caption="" value="0x1"/>
        <value name="ON" caption="" value="0x0"/>
      </value-group>
      <!-- DEVCFG1 -->
      <value-group name="DEVCFG1__ICESEL">
        <value name="PGC4_PGD4" caption="" value="0x0"/>
        <value name="NOT_USED" caption="" value="0x1"/>
        <value name="PGC2_PGD2" caption="" value="0x2"/>
        <value name="PGC1_PGD1" caption="" value="0x3"/>
      </value-group>
      <value-group name="DEVCFG1__TRCEN">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__ZBTWKSYS">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__CMP0_OE">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__CMP1_OE">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__CLASSBDIS">
        <value name="ON" caption="" value="0x0"/>
        <value name="OFF" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__SLRCTRL0">
        <value name="GPIO" caption="" value="0x0"/>
        <value name="SERCOM" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__SLRCTRL1">
        <value name="GPIO" caption="" value="0x0"/>
        <value name="SERCOM" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__SLRCTRL2">
        <value name="GPIO" caption="" value="0x0"/>
        <value name="SERCOM" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__SMCLR">
        <value name="NO_POR" caption="" value="0x1"/>
        <value name="FAUX_POR" caption="" value="0x0"/>
      </value-group>
      <value-group name="DEVCFG1__QSCHE_EN">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__QSPI_HSEN">
        <value name="PPS" caption="" value="0x0"/>
        <value name="DIRECT" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__SCOM0_HSEN">
        <value name="PPS" caption="" value="0x0"/>
        <value name="DIRECT" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__SCOM1_HSEN">
        <value name="PPS" caption="" value="0x0"/>
        <value name="DIRECT" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__SCOM2_HSEN">
        <value name="PPS" caption="" value="0x0"/>
        <value name="DIRECT" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__CCL_OE">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__I2CDSEL0">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__I2CDSEL1">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__I2CDSEL2">
        <value name="OFF" caption="" value="0x0"/>
        <value name="ON" caption="" value="0x1"/>
      </value-group>
      <value-group name="DEVCFG1__QSPIDDRM">
        <value name="ON" caption="" value="0x1"/>
        <value name="OFF" caption="" value="0x0"/>
      </value-group>
      <value-group name="DEVCFG1__CLKZBREF">
        <value name="ON" caption="" value="0x01"/>
        <value name="OFF" caption="" value="0x0"/>
      </value-group>
      <value-group name="DEVCFG1__FMPDAEN">
        <value name="ON" caption="" value="0x1"/>
        <value name="OFF" caption="" value="0x0"/>
      </value-group>
      <value-group name="DEVCFG1__WDTPSS">
        <value name="PSS1" caption="1:1" value="0x0"/>
        <value name="PSS2" caption="1:2" value="0x1"/>
        <value name="PSS4" caption="1:4" value="0x2"/>
        <value name="PSS8" caption="1:8" value="0x3"/>
        <value name="PSS16" caption="1:16" value="0x4"/>
        <value name="PSS32" caption="1:32" value="0x5"/>
        <value name="PSS64" caption="1:64" value="0x6"/>
        <value name="PSS128" caption="1:128" value="0x7"/>
        <value name="PSS256" caption="1:256" value="0x8"/>
        <value name="PSS512" caption="1:512" value="0x9"/>
        <value name="PSS1024" caption="1:1024" value="0xA"/>
        <value name="PSS2048" caption="1:2048" value="0xB"/>
        <value name="PSS4096" caption="1:4096" value="0xC"/>
        <value name="PSS8192" caption="1:8192" value="0xD"/>
        <value name="PSS16384" caption="1:16384" value="0xE"/>
        <value name="PSS32768" caption="1:32768" value="0xF"/>
        <value name="PSS65536" caption="1:65536" value="0x10"/>
        <value name="PSS131072" caption="1:131072" value="0x11"/>
        <value name="PSS262144" caption="1:262144" value="0x12"/>
        <value name="PSS524288" caption="1:524288" value="0x13"/>
        <value name="PSS1048576" caption="1:1048576" value="0x14"/>
      </value-group>
      <!-- DEVCFG2 -->
      <value-group caption="Analog Comparator Result Wait Cycles" name="DEVCFG2__ACMP_CYCLE">
        <value caption="32us" name="_32US" value="0x0"/>
        <value caption="64us" name="_64US" value="0x1"/>
        <value caption="96us" name="_96US" value="0x2"/>
        <value caption="128us" name="_128US" value="0x3"/>
        <value caption="160us" name="_160US" value="0x4"/>
        <value caption="196us" name="_196US" value="0x5"/>
        <value caption="224us" name="_224US" value="0x6"/>
        <value caption="256us" name="_256US" value="0x7"/>
      </value-group>
      <value-group caption="PMU Test Output or VDD div 2 Enable via ADC IE12" name="DEVCFG2__PMUTEST_VDD_EN">
        <value caption="PMU Test Output Monitor" name="PMU" value="0x1"/>
        <value caption="VDD_div_2 Monitor" name="VDD_DIV_2" value="0x0"/>
      </value-group>
      <value-group caption="WDT RUN Mode Clock Select" name="DEVCFG2__WDTRMCS">
        <value caption="LPRC" name="LPRC" value="0x3"/>
        <value caption="SYSCLK" name="SYSCLK" value="0x0"/>
      </value-group>
      <value-group caption="SOSC Selection Configuration" name="DEVCFG2__SOSCSEL">
        <value caption="" name="XTAL" value="0x1"/>
        <value caption="" name="SCLKI" value="0x0"/>
      </value-group>
      <value-group caption="2-Speed startup enabled in Sleep mode" name="DEVCFG2__WAKE2SPD">
        <value caption="" name="ON" value="0x1"/>
        <value caption="" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Software Clock Switching Enable" name="DEVCFG2__CKSWEN">
        <value caption="" name="ON" value="0x1"/>
        <value caption="" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Fail-Safe Clock Monitor Enable" name="DEVCFG2__FSCMEN">
        <value caption="" name="ON" value="0x1"/>
        <value caption="" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Watchdog Timer Stop during Flash Programming" name="DEVCFG2__WDTSPGM">
        <value caption="" name="STOPS" value="0x1"/>
        <value caption="" name="RUNS" value="0x0"/>
      </value-group>
      <value-group caption="Windowed Watchdog Timer Disable" name="DEVCFG2__WINDIS">
        <value caption="" name="NORMAL" value="0x1"/>
        <value caption="" name="WINDOW" value="0x0"/>
      </value-group>
      <value-group caption="Watchdog Timer Enable" name="DEVCFG2__WDTEN">
        <value caption="" name="ON" value="0x1"/>
        <value caption="" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Dead Man Timer Enable" name="DEVCFG2__DMTEN">
        <value caption="" name="ON" value="0x1"/>
        <value caption="" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Primary Oscillator Configuration" name="DEVCFG2__POSCMOD">
        <value caption="" name="OFF" value="0x3"/>
        <value caption="" name="HS" value="0x0"/>
      </value-group>
      <value-group caption="DMT Count Window Interval" name="DEVCFG2__DMTINTV">
        <value caption="Window/Interval value is zero" name="WIN_0" value="0x0"/>
        <value caption="Window/Interval value is 1/2 counter value" name="WIN_1_2" value="0x1"/>
        <value caption="Window/Interval value is 3/4 counter value" name="WIN_3_4" value="0x2"/>
        <value caption="Window/Interval value is 7/8 counter value" name="WIN_7_8" value="0x3"/>
        <value caption="Window/Interval value is 15/16 counter value" name="WIN_15_16" value="0x4"/>
        <value caption="Window/Interval value is 31/32 counter value" name="WIN_31_32" value="0x5"/>
        <value caption="Window/Interval value is 63/64 counter value" name="WIN_63_64" value="0x6"/>
        <value caption="Window/Interval value is 127/128 counter value" name="WIN_127_128" value="0x7"/>
      </value-group>
      <value-group caption="Run mode watchdog timer postscaler" name="DEVCFG2__WDTPSR">
        <value caption="1:1" name="PS1" value="0x0"/>
        <value caption="1:2" name="PS2" value="0x1"/>
        <value caption="1:4" name="PS4" value="0x2"/>
        <value caption="1:8" name="PS8" value="0x3"/>
        <value caption="1:16" name="PS16" value="0x4"/>
        <value caption="1:32" name="PS32" value="0x5"/>
        <value caption="1:64" name="PS64" value="0x6"/>
        <value caption="1:128" name="PS128" value="0x7"/>
        <value caption="1:256" name="PS256" value="0x8"/>
        <value caption="1:512" name="PS512" value="0x9"/>
        <value caption="1:1024" name="PS1024" value="0xa"/>
        <value caption="1:2048" name="PS2048" value="0xb"/>
        <value caption="1:4096" name="PS4096" value="0xc"/>
        <value caption="1:8192" name="PS8192" value="0xd"/>
        <value caption="1:16384" name="PS16384" value="0xe"/>
        <value caption="1:32768" name="PS32768" value="0xf"/>
        <value caption="1:65536" name="PS65536" value="0x10"/>
        <value caption="1:131072" name="PS131072" value="0x11"/>
        <value caption="1:262144" name="PS262144" value="0x12"/>
        <value caption="1:524288" name="PS524288" value="0x13"/>
        <value caption="1:1048576" name="PS1048576" value="0x14"/>
      </value-group>
      <value-group caption="Watchdog Timer Window Size" name="DEVCFG2__WDTWINSZ">
        <value caption="Window size is 25%" name="WINSZ_25" value="0x3"/>
        <value caption="Window size is 37.5%" name="WINSZ_37" value="0x2"/>
        <value caption="Window size is 50%" name="WINSZ_50" value="0x1"/>
        <value caption="Window size is 75%" name="WINSZ_75" value="0x0"/>
      </value-group>
      <value-group caption="Dead Man Timer Count Select bits" name="DEVCFG2__DMTCNT">
        <value caption="2^8 (256)" name="DMT8" value="0x0"/>
        <value caption="2^9 (512)" name="DMT9" value="0x1"/>
        <value caption="2^10 (1024)" name="DMT10" value="0x2"/>
        <value caption="2^11 (2048)" name="DMT11" value="0x3"/>
        <value caption="2^12 (4096)" name="DMT12" value="0x4"/>
        <value caption="2^13 (8192)" name="DMT13" value="0x5"/>
        <value caption="2^14 (16384)" name="DMT14" value="0x6"/>
        <value caption="2^15 (32768)" name="DMT15" value="0x7"/>
        <value caption="2^16 (65536)" name="DMT16" value="0x8"/>
        <value caption="2^17 (131072)" name="DMT17" value="0x9"/>
        <value caption="2^18 (262144)" name="DMT18" value="0xa"/>
        <value caption="2^19 (524288)" name="DMT19" value="0xb"/>
        <value caption="2^20 (1048576)" name="DMT20" value="0xc"/>
        <value caption="2^21 (2097152)" name="DMT21" value="0xd"/>
        <value caption="2^22 (4194304)" name="DMT22" value="0xe"/>
        <value caption="2^23 (8388608)" name="DMT23" value="0xf"/>
        <value caption="2^24 (16777216)" name="DMT24" value="0x10"/>
        <value caption="2^25 (33554432)" name="DMT25" value="0x11"/>
        <value caption="2^26 (67108864)" name="DMT26" value="0x12"/>
        <value caption="2^27 (134217728)" name="DMT27" value="0x13"/>
        <value caption="2^28 (268435456)" name="DMT28" value="0x14"/>
        <value caption="2^29 (536870912)" name="DMT29" value="0x15"/>
        <value caption="2^30 (1073741824)" name="DMT30" value="0x16"/>
        <value caption="2^31 (2147483648)" name="DMT31" value="0x17"/>
      </value-group>
      <!--DEVCFG4 -->
      <value-group caption="Deep Sleep Watchdog Timer Postscaler" name="DEVCFG4__DSWDTPS">
        <value caption="1:32(1ms)" name="DSPS5" value="0x0"/>
        <value caption="1:64(2.1ms)" name="DSPS6" value="0x1"/>
        <value caption="1:128(4.1ms)" name="DSPS7" value="0x2"/>
        <value caption="1:256(8.3ms)" name="DSPS8" value="0x3"/>
        <value caption="1:512(16.5ms)" name="DSPS9" value="0x4"/>
        <value caption="1:1024(33ms)" name="DSPS10" value="0x5"/>
        <value caption="1:2048(66.1ms)" name="DSPS11" value="0x6"/>
        <value caption="1:4096(132.1ms)" name="DSPS12" value="0x7"/>
        <value caption="1:8192(264.3ms)" name="DSPS13" value="0x8"/>
        <value caption="1:16384(528.5ms)" name="DSPS14" value="0x9"/>
        <value caption="1:32768(1.057s)" name="DSPS15" value="0xa"/>
        <value caption="1:65536(2.114s)" name="DSPS16" value="0xb"/>
        <value caption="1:2^17(4.288s)" name="DSPS17" value="0xc"/>
        <value caption="1:2^18(8.456s)" name="DSPS18" value="0xd"/>
        <value caption="1:2^19(16.912s)" name="DSPS19" value="0xe"/>
        <value caption="1:2^20(33.825s)" name="DSPS20" value="0xf"/>
        <value caption="1:2^21(67.7s)" name="DSPS21" value="0x10"/>
        <value caption="1:2^22(135.3s)" name="DSPS22" value="0x11"/>
        <value caption="1:2^23(4.5 minutes)" name="DSPS23" value="0x12"/>
        <value caption="1:2^24(9.0 minutes)" name="DSPS24" value="0x13"/>
        <value caption="1:2^25(18.0 minutes)" name="DSPS25" value="0x14"/>
        <value caption="1:2^26(36.1 minutes)" name="DSPS26" value="0x15"/>
        <value caption="1:2^27(72.2 minutes)" name="DSPS27" value="0x16"/>
        <value caption="1:2^28(2.4 hours)" name="DSPS28" value="0x17"/>
        <value caption="1:2^29(4.8 hours)" name="DSPS29" value="0x18"/>
        <value caption="1:2^30(9.6 hours)" name="DSPS30" value="0x19"/>
        <value caption="1:2^31(19.2 hours)" name="DSPS31" value="0x1a"/>
        <value caption="1:2^32(38.5 hours)" name="DSPS32" value="0x1b"/>
        <value caption="1:2^33(77.0 hours)" name="DSPS33" value="0x1c"/>
        <value caption="1:2^34(6.4 days)" name="DSPS34" value="0x1d"/>
        <value caption="1:2^35(12.8 days)" name="DSPS35" value="0x1e"/>
        <value caption="1:2^36(25.7 days)" name="DSPS36" value="0x1f"/>
      </value-group>
      <value-group caption="Deep Sleep WDT Reference Clock Selection" name="DEVCFG4__DSWDTOSC">
        <value caption="Select SOSC as DSWDT Reference Clock" name="SOSC" value="0x0"/>
        <value caption="Select LPRC as DSWDT Reference Clock" name="LPRC" value="0x1"/>
      </value-group>
      <value-group caption="Deep Sleep Watchdog Timer Enable" name="DEVCFG4__DSWDTEN">
        <value caption="Enabled" name="ON" value="0x1"/>
        <value caption="Disabled" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Deep Sleep Zero-Power BOR Enable bit" name="DEVCFG4__DSZPBOREN">
        <value caption="Enabled" name="ON" value="0x1"/>
        <value caption="Disabled" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Deep Sleep Bit Enable" name="DEVCFG4__DSEN">
        <value caption="Enable DS Bit in DSCON" name="ON" value="0x1"/>
        <value caption="Disable DS Bit in DSCON" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="RTC Counter Mode Clock Select" name="DEVCFG4__RTCNTM_CSEL">
        <value caption="Raw 32kHz clock" name="RAW" value="0x1"/>
        <value caption="Processed 32kHz clock" name="PROCESSED" value="0x0"/>
      </value-group>
      <value-group caption="Low Power Osc (Secondary) Enable bit" name="DEVCFG4__LPOSCEN">
        <value caption="Enabled" name="ON" value="0x1"/>
        <value caption="Disable" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="ULPVREG Retention Mode Override" name="DEVCFG4__UVREGROVR">
        <value caption="ULPVREG forced in retention mode" name="FORCED" value="0x1"/>
        <value caption="ULPVREG controlled by XDS/DS FSM" name="CONTROLLED" value="0x0"/>
      </value-group>
      <value-group caption="Charge-pump Ready Digital Delay" name="DEVCFG4__CPEN_DLY">
        <value caption="1 LPRC Clock Cycle Delay" name="_1_LPRC" value="0x0"/>
        <value caption="2 LPRC Clock Cycle Delay" name="_2_LPRC" value="0x1"/>
        <value caption="3 LPRC Clock Cycle Delay" name="_3_LPRC" value="0x2"/>
        <value caption="4 LPRC Clock Cycle Delay" name="_4_LPRC" value="0x3"/>
        <value caption="5 LPRC Clock Cycle Delay" name="_5_LPRC" value="0x4"/>
        <value caption="6 LPRC Clock Cycle Delay" name="_6_LPRC" value="0x5"/>
        <value caption="7 LPRC Clock Cycle Delay" name="_7_LPRC" value="0x6"/>
        <value caption="8 LPRC Clock Cycle Delay" name="_8_LPRC" value="0x7"/>
      </value-group>
      <value-group caption="RTC Event Type" name="DEVCFG4__RTCEVTYPE">
        <value caption="RTC_EVENT" name="EVENT" value="0x1"/>
        <value caption="RTC_OUT" name="OUT" value="0x0"/>
      </value-group>
      <value-group caption="LPCLK Modifier in counter/delay mode" name="DEVCFG4__LPCLK_MOD">
        <value caption="Divide-by 1 (Recommended when LPCLK=32kHz)" name="DIV_1" value="0x0"/>
        <value caption="Divide-by 1.024 (Recommended when LPCLK=32.768kHz)" name="DIV_1_024" value="0x1"/>
      </value-group>
      <value-group caption="VDDBUKPCORE LPCLK Clock Divider Selection" name="DEVCFG4__VBKP_DIVSEL">
        <value caption="Divide by 31.25 (Recommended when LPCLK=32kHz)" name="DIV_31_25" value="0x1"/>
        <value caption="Divide-by 32 (Recommended when LPCLK=32.768kHz))" name="DIV_32" value="0x0"/>
      </value-group>
      <value-group caption="VDDBUKPCORE 32kHz clock source selection" name="DEVCFG4__VBKP_32KCSEL">
        <value caption="FRC" name="FRC" value="0x0"/>
        <value caption="POSC" name="POSC" value="0x1"/>
        <value caption="SOSC" name="SOSC" value="0x2"/>
        <value caption="LPRC" name="LPRC" value="0x3"/>
      </value-group>
      <value-group caption="VDDBUKPCORE LPCLK Clock Selection" name="DEVCFG4__VBKP_1KCSEL">
        <value caption="Divide by 32 or 31.25 clock depending on VBKP_DIVSEL" name="_1K" value="0x1"/>
        <value caption="32kHz low power clock" name="_32K" value="0x0"/>
      </value-group>
      <value-group caption="RTCEVENT Enable" name="DEVCFG4__RTCEVENT_EN">
        <value caption="Enable RTC Event" name="ON" value="0x1"/>
        <value caption="Disable RTC Event" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="RTC Event Selection" name="DEVCFG4__RTCEVENT_SEL">
        <value caption="1-Second Clock" name="ONE_SEC" value="0x0"/>
        <value caption="Alarm Pulse" name="ALARM_PULSE" value="0x1"/>
        <value caption="32 kHz Clock" name="_32_KHZ" value="0x1"/>
      </value-group>
      <!-- FBCFG0 -->
      <value-group caption="PCache Single cache Mode" name="FBCFG0__PCSCMODE">
        <value caption="PCHE ICache Only.CPU Instructions (code, data) go to PCHE ONLY." name="SINGLE" value="0x1"/>
        <value caption="PCHE ICache and DCache. CPU opcodes go to PCEHE ICache port and data goes to PCHE" name="DUAL" value="0x0"/>
      </value-group>
      <value-group caption="BCFG area valid" name="FBCFG0__BINFOVALID">
        <value caption="BCFG0 to BCFG7 is not valid." name="NOT_VALID" value="0x1"/>
        <value caption="BCFG0 to BCFG7 is valid." name="VALID" value="0x0"/>
      </value-group>
      <!-- FCPN0 -->
      <value-group caption="Boot Code Protect" name="FCPN0__CP">
        <value caption="Protection Disabled" name="DISABLED" value="0x1"/>
        <value caption="Protection Enabled" name="ENABLED" value="0x0"/>
      </value-group>
    </module>
    <module name="GPIO" id="02467" version="1.0" caption="GPIO">
      <register-group name="GPIO">
        <register name="ANSEL" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ANS0" caption="" mask="0x1"/>
          <bitfield name="ANS1" caption="" mask="0x2"/>
          <bitfield name="ANS2" caption="" mask="0x4"/>
          <bitfield name="ANS3" caption="" mask="0x8"/>
          <bitfield name="ANS4" caption="" mask="0x10"/>
          <bitfield name="ANS5" caption="" mask="0x20"/>
          <bitfield name="ANS6" caption="" mask="0x40"/>
          <bitfield name="ANS7" caption="" mask="0x80"/>
          <bitfield name="ANS8" caption="" mask="0x100"/>
          <bitfield name="ANS9" caption="" mask="0x200"/>
          <bitfield name="ANS10" caption="" mask="0x400"/>
          <bitfield name="ANS11" caption="" mask="0x800"/>
          <bitfield name="ANS12" caption="" mask="0x1000"/>
          <bitfield name="ANS13" caption="" mask="0x2000"/>
          <bitfield name="ANS14" caption="" mask="0x4000"/>
        </register>
        <register name="ANSELCLR" offset="0x04" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="ANSELSET" offset="0x08" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="ANSELINV" offset="0x0C" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="TRIS" offset="0x10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="TRIS0" caption="" mask="0x1"/>
          <bitfield name="TRIS1" caption="" mask="0x2"/>
          <bitfield name="TRIS2" caption="" mask="0x4"/>
          <bitfield name="TRIS3" caption="" mask="0x8"/>
          <bitfield name="TRIS4" caption="" mask="0x10"/>
          <bitfield name="TRIS5" caption="" mask="0x20"/>
          <bitfield name="TRIS6" caption="" mask="0x40"/>
          <bitfield name="TRIS7" caption="" mask="0x80"/>
          <bitfield name="TRIS8" caption="" mask="0x100"/>
          <bitfield name="TRIS9" caption="" mask="0x200"/>
          <bitfield name="TRIS10" caption="" mask="0x400"/>
          <bitfield name="TRIS13" caption="" mask="0x2000"/>
          <bitfield name="TRIS14" caption="" mask="0x4000"/>
        </register>
        <register name="TRISCLR" offset="0x14" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="TRISSET" offset="0x18" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="TRISINV" offset="0x1C" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="PORT" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="R0" caption="" mask="0x1"/>
          <bitfield name="R1" caption="" mask="0x2"/>
          <bitfield name="R2" caption="" mask="0x4"/>
          <bitfield name="R3" caption="" mask="0x8"/>
          <bitfield name="R4" caption="" mask="0x10"/>
          <bitfield name="R5" caption="" mask="0x20"/>
          <bitfield name="R6" caption="" mask="0x40"/>
          <bitfield name="R7" caption="" mask="0x80"/>
          <bitfield name="R8" caption="" mask="0x100"/>
          <bitfield name="R9" caption="" mask="0x200"/>
          <bitfield name="R10" caption="" mask="0x400"/>
          <bitfield name="R11" caption="" mask="0x800"/>
          <bitfield name="R12" caption="" mask="0x1000"/>
          <bitfield name="R13" caption="" mask="0x2000"/>
          <bitfield name="R14" caption="" mask="0x4000"/>
        </register>
        <register name="PORTCLR" offset="0x24" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="PORTSET" offset="0x28" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="PORTINV" offset="0x2C" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="LAT" offset="0x30" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="LAT0" caption="" mask="0x1"/>
          <bitfield name="LAT1" caption="" mask="0x2"/>
          <bitfield name="LAT2" caption="" mask="0x4"/>
          <bitfield name="LAT3" caption="" mask="0x8"/>
          <bitfield name="LAT4" caption="" mask="0x10"/>
          <bitfield name="LAT5" caption="" mask="0x20"/>
          <bitfield name="LAT6" caption="" mask="0x40"/>
          <bitfield name="LAT7" caption="" mask="0x80"/>
          <bitfield name="LAT8" caption="" mask="0x100"/>
          <bitfield name="LAT9" caption="" mask="0x200"/>
          <bitfield name="LAT10" caption="" mask="0x400"/>
          <bitfield name="LAT11" caption="" mask="0x800"/>
          <bitfield name="LAT12" caption="" mask="0x1000"/>
          <bitfield name="LAT13" caption="" mask="0x2000"/>
          <bitfield name="LAT14" caption="" mask="0x4000"/>
        </register>
        <register name="LATCLR" offset="0x34" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="LATSET" offset="0x38" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="LATINV" offset="0x3C" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="ODC" offset="0x40" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ODC0" caption="" mask="0x1"/>
          <bitfield name="ODC1" caption="" mask="0x2"/>
          <bitfield name="ODC2" caption="" mask="0x4"/>
          <bitfield name="ODC3" caption="" mask="0x8"/>
          <bitfield name="ODC4" caption="" mask="0x10"/>
          <bitfield name="ODC5" caption="" mask="0x20"/>
          <bitfield name="ODC6" caption="" mask="0x40"/>
          <bitfield name="ODC7" caption="" mask="0x80"/>
          <bitfield name="ODC8" caption="" mask="0x100"/>
          <bitfield name="ODC9" caption="" mask="0x200"/>
          <bitfield name="ODC10" caption="" mask="0x400"/>
          <bitfield name="ODC11" caption="" mask="0x800"/>
          <bitfield name="ODC12" caption="" mask="0x1000"/>
          <bitfield name="ODC13" caption="" mask="0x2000"/>
          <bitfield name="ODC14" caption="" mask="0x4000"/>
        </register>
        <register name="ODCCLR" offset="0x44" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="ODCSET" offset="0x48" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="ODCINV" offset="0x4C" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNPU" offset="0x50" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CNPU0" caption="" mask="0x1"/>
          <bitfield name="CNPU1" caption="" mask="0x2"/>
          <bitfield name="CNPU2" caption="" mask="0x4"/>
          <bitfield name="CNPU3" caption="" mask="0x8"/>
          <bitfield name="CNPU4" caption="" mask="0x10"/>
          <bitfield name="CNPU5" caption="" mask="0x20"/>
          <bitfield name="CNPU6" caption="" mask="0x40"/>
          <bitfield name="CNPU7" caption="" mask="0x80"/>
          <bitfield name="CNPU8" caption="" mask="0x100"/>
          <bitfield name="CNPU9" caption="" mask="0x200"/>
          <bitfield name="CNPU10" caption="" mask="0x400"/>
          <bitfield name="CNPU11" caption="" mask="0x800"/>
          <bitfield name="CNPU12" caption="" mask="0x1000"/>
          <bitfield name="CNPU13" caption="" mask="0x2000"/>
          <bitfield name="CNPU14" caption="" mask="0x4000"/>
        </register>
        <register name="CNPUCLR" offset="0x54" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNPUSET" offset="0x58" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNPUINV" offset="0x5C" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNPD" offset="0x60" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CNPD0" caption="" mask="0x1"/>
          <bitfield name="CNPD1" caption="" mask="0x2"/>
          <bitfield name="CNPD2" caption="" mask="0x4"/>
          <bitfield name="CNPD3" caption="" mask="0x8"/>
          <bitfield name="CNPD4" caption="" mask="0x10"/>
          <bitfield name="CNPD5" caption="" mask="0x20"/>
          <bitfield name="CNPD6" caption="" mask="0x40"/>
          <bitfield name="CNPD7" caption="" mask="0x80"/>
          <bitfield name="CNPD8" caption="" mask="0x100"/>
          <bitfield name="CNPD9" caption="" mask="0x200"/>
          <bitfield name="CNPD10" caption="" mask="0x400"/>
          <bitfield name="CNPD11" caption="" mask="0x800"/>
          <bitfield name="CNPD12" caption="" mask="0x1000"/>
          <bitfield name="CNPD13" caption="" mask="0x2000"/>
          <bitfield name="CNPD14" caption="" mask="0x4000"/>
        </register>
        <register name="CNPDCLR" offset="0x64" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNPDSET" offset="0x68" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNPDINV" offset="0x6C" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNCON" offset="0x70" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="EDGEDETECT" caption="" mask="0x800"/>
          <bitfield name="SIDL" caption="" mask="0x2000"/>
          <bitfield name="FRZ" caption="" mask="0x4000"/>
          <bitfield name="ON" caption="" mask="0x8000"/>
        </register>
        <register name="CNCONCLR" offset="0x74" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNCONSET" offset="0x78" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNCONINV" offset="0x7C" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNEN" offset="0x80" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CNIE0" caption="" mask="0x1"/>
          <bitfield name="CNIE1" caption="" mask="0x2"/>
          <bitfield name="CNIE2" caption="" mask="0x4"/>
          <bitfield name="CNIE3" caption="" mask="0x8"/>
          <bitfield name="CNIE4" caption="" mask="0x10"/>
          <bitfield name="CNIE5" caption="" mask="0x20"/>
          <bitfield name="CNIE6" caption="" mask="0x40"/>
          <bitfield name="CNIE7" caption="" mask="0x80"/>
          <bitfield name="CNIE8" caption="" mask="0x100"/>
          <bitfield name="CNIE9" caption="" mask="0x200"/>
          <bitfield name="CNIE10" caption="" mask="0x400"/>
          <bitfield name="CNIE11" caption="" mask="0x800"/>
          <bitfield name="CNIE12" caption="" mask="0x1000"/>
          <bitfield name="CNIE13" caption="" mask="0x2000"/>
          <bitfield name="CNIE14" caption="" mask="0x4000"/>
        </register>
        <register name="CNENCLR" offset="0x84" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNENSET" offset="0x88" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNENINV" offset="0x8C" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNSTAT" offset="0x90" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CNSTAT0" caption="" mask="0x1"/>
          <bitfield name="CNSTAT1" caption="" mask="0x2"/>
          <bitfield name="CNSTAT2" caption="" mask="0x4"/>
          <bitfield name="CNSTAT3" caption="" mask="0x8"/>
          <bitfield name="CNSTAT4" caption="" mask="0x10"/>
          <bitfield name="CNSTAT5" caption="" mask="0x20"/>
          <bitfield name="CNSTAT6" caption="" mask="0x40"/>
          <bitfield name="CNSTAT7" caption="" mask="0x80"/>
          <bitfield name="CNSTAT8" caption="" mask="0x100"/>
          <bitfield name="CNSTATA" caption="" mask="0x200"/>
          <bitfield name="CNSTAT10" caption="" mask="0x400"/>
          <bitfield name="CNSTAT11" caption="" mask="0x800"/>
          <bitfield name="CNSTAT12" caption="" mask="0x1000"/>
          <bitfield name="CNSTAT13" caption="" mask="0x2000"/>
          <bitfield name="CNSTAT14" caption="" mask="0x4000"/>
        </register>
        <register name="CNSTATCLR" offset="0x94" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNSTATSET" offset="0x98" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNSTATINV" offset="0x9C" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNNE" offset="0xa0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CNNE0" caption="" mask="0x1"/>
          <bitfield name="CNNE1" caption="" mask="0x2"/>
          <bitfield name="CNNE2" caption="" mask="0x4"/>
          <bitfield name="CNNE3" caption="" mask="0x8"/>
          <bitfield name="CNNE4" caption="" mask="0x10"/>
          <bitfield name="CNNE5" caption="" mask="0x20"/>
          <bitfield name="CNNE6" caption="" mask="0x40"/>
          <bitfield name="CNNE7" caption="" mask="0x80"/>
          <bitfield name="CNNE8" caption="" mask="0x100"/>
          <bitfield name="CNNE9" caption="" mask="0x200"/>
          <bitfield name="CNNE10" caption="" mask="0x400"/>
          <bitfield name="CNNE11" caption="" mask="0x800"/>
          <bitfield name="CNNE12" caption="" mask="0x1000"/>
          <bitfield name="CNNE13" caption="" mask="0x2000"/>
          <bitfield name="CNNE14" caption="" mask="0x4000"/>
        </register>
        <register name="CNNECLR" offset="0xa4" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNNESET" offset="0xa8" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNNEINV" offset="0xaC" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNF" offset="0xb0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CNF0" caption="" mask="0x1"/>
          <bitfield name="CNF1" caption="" mask="0x2"/>
          <bitfield name="CNF2" caption="" mask="0x4"/>
          <bitfield name="CNF3" caption="" mask="0x8"/>
          <bitfield name="CNF4" caption="" mask="0x10"/>
          <bitfield name="CNF5" caption="" mask="0x20"/>
          <bitfield name="CNF6" caption="" mask="0x40"/>
          <bitfield name="CNF7" caption="" mask="0x80"/>
          <bitfield name="CNF8" caption="" mask="0x100"/>
          <bitfield name="CNF9" caption="" mask="0x200"/>
          <bitfield name="CNF10" caption="" mask="0x400"/>
          <bitfield name="CNF11" caption="" mask="0x800"/>
          <bitfield name="CNF12" caption="" mask="0x1000"/>
          <bitfield name="CNF13" caption="" mask="0x2000"/>
          <bitfield name="CNF14" caption="" mask="0x4000"/>
        </register>
        <register name="CNFCLR" offset="0xb4" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNFSET" offset="0xb8" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="CNFINV" offset="0xbC" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="SRCON0" offset="0xc0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SR00" caption="" mask="0x1"/>
          <bitfield name="SR01" caption="" mask="0x2"/>
          <bitfield name="SR02" caption="" mask="0x4"/>
          <bitfield name="SR03" caption="" mask="0x8"/>
          <bitfield name="SR04" caption="" mask="0x10"/>
          <bitfield name="SR05" caption="" mask="0x20"/>
          <bitfield name="SR06" caption="" mask="0x40"/>
          <bitfield name="SR07" caption="" mask="0x80"/>
          <bitfield name="SR08" caption="" mask="0x100"/>
          <bitfield name="SR09" caption="" mask="0x200"/>
          <bitfield name="SR010" caption="" mask="0x400"/>
          <bitfield name="SR011" caption="" mask="0x800"/>
          <bitfield name="SR012" caption="" mask="0x1000"/>
          <bitfield name="SR013" caption="" mask="0x2000"/>
          <bitfield name="SR014" caption="" mask="0x4000"/>
        </register>
        <register name="SRCON0CLR" offset="0xc4" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="SRCON0SET" offset="0xc8" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="SRCON0INV" offset="0xcC" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="SRCON1" offset="0xd0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SR10" caption="" mask="0x1"/>
          <bitfield name="SR11" caption="" mask="0x2"/>
          <bitfield name="SR12" caption="" mask="0x4"/>
          <bitfield name="SR13" caption="" mask="0x8"/>
          <bitfield name="SR14" caption="" mask="0x10"/>
          <bitfield name="SR15" caption="" mask="0x20"/>
          <bitfield name="SR16" caption="" mask="0x40"/>
          <bitfield name="SR17" caption="" mask="0x80"/>
          <bitfield name="SR18" caption="" mask="0x100"/>
          <bitfield name="SR19" caption="" mask="0x200"/>
          <bitfield name="SR110" caption="" mask="0x400"/>
          <bitfield name="SR111" caption="" mask="0x800"/>
          <bitfield name="SR112" caption="" mask="0x1000"/>
          <bitfield name="SR113" caption="" mask="0x2000"/>
          <bitfield name="SR114" caption="" mask="0x4000"/>
        </register>
        <register name="SRCON1CLR" offset="0xd4" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="SRCON1SET" offset="0xd8" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
        <register name="SRCON1INV" offset="0xdC" rw="RW" size="4" access-size="4" initval="0x00000000" caption=""/>
      </register-group>
    </module>
    <module name="HMATRIXB" id="I7638" version="2.1.4" caption="HSB Matrix">
      <register-group name="PRS" size="0x8">
        <register name="PRAS" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Priority A for Slave">
        </register>
        <register name="PRBS" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Priority B for Slave">
        </register>
      </register-group>
      <register-group name="HMATRIXB" caption="HSB Matrix">
        <register-group name="PRS" name-in-module="PRS" offset="0x080" size="0x8" count="16"/>
      </register-group>
    </module>
    <module name="ICM" id="U2010" version="1.2.0" caption="Integrity Check Monitor">
      <register-group name="ICM" caption="Integrity Check Monitor">
        <register name="CFG" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Configuration">
          <bitfield name="WBDIS" caption="Write Back Disable" mask="0x1"/>
          <bitfield name="EOMDIS" caption="End of Monitoring Disable" mask="0x2"/>
          <bitfield name="SLBDIS" caption="Secondary List Branching Disable" mask="0x4"/>
          <bitfield name="BBC" caption="Bus Burden Control" mask="0xF0"/>
          <bitfield name="ASCD" caption="Automatic Switch To Compare Digest" mask="0x100"/>
          <bitfield name="DUALBUFF" caption="Dual Input Buffer" mask="0x200"/>
          <bitfield name="UIHASH" caption="User Initial Hash Value" mask="0x1000"/>
          <bitfield name="UALGO" caption="User SHA Algorithm" mask="0xE000" values="ICM_CFG__UALGO"/>
          <bitfield name="HAPROT" caption="Region Hash Area Protection" mask="0x3F0000"/>
          <bitfield name="DAPROT" caption="Region Descriptor Area Protection" mask="0x3F000000"/>
        </register>
        <register name="CTRL" offset="0x4" rw="W" size="4" access-size="4" caption="Control">
          <bitfield name="ENABLE" caption="ICM Enable" mask="0x1"/>
          <bitfield name="DISABLE" caption="ICM Disable Register" mask="0x2"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x4"/>
          <bitfield name="REHASH" caption="Recompute Internal Hash" mask="0xF0"/>
          <bitfield name="RMDIS" caption="Region Monitoring Disable" mask="0xF00"/>
          <bitfield name="RMEN" caption="Region Monitoring Enable" mask="0xF000"/>
        </register>
        <register name="SR" offset="0x8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Status">
          <bitfield name="ENABLE" caption="ICM Controller Enable Register" mask="0x1"/>
          <bitfield name="RAWRMDIS" caption="RAW Region Monitoring Disabled Status" mask="0xF00"/>
          <bitfield name="RMDIS" caption="Region Monitoring Disabled Status" mask="0xF000"/>
        </register>
        <register name="IER" offset="0x10" rw="W" size="4" access-size="4" atomic-op="set:IMR" caption="Interrupt Enable">
          <bitfield name="RHC" caption="Region Hash Completed Interrupt Enable" mask="0xF"/>
          <bitfield name="RDM" caption="Region Digest Mismatch Interrupt Enable" mask="0xF0"/>
          <bitfield name="RBE" caption="Region Bus Error Interrupt Enable" mask="0xF00"/>
          <bitfield name="RWC" caption="Region Wrap Condition detected Interrupt Enable" mask="0xF000"/>
          <bitfield name="REC" caption="Region End bit Condition Detected Interrupt Enable" mask="0xF0000"/>
          <bitfield name="RSU" caption="Region Status Updated Interrupt Disable" mask="0xF00000"/>
          <bitfield name="URAD" caption="Undefined Register Access Detection Interrupt Enable" mask="0x1000000"/>
        </register>
        <register name="IDR" offset="0x14" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable">
          <bitfield name="RHC" caption="Region Hash Completed Interrupt Disable" mask="0xF"/>
          <bitfield name="RDM" caption="Region Digest Mismatch Interrupt Disable" mask="0xF0"/>
          <bitfield name="RBE" caption="Region Bus Error Interrupt Disable" mask="0xF00"/>
          <bitfield name="RWC" caption="Region Wrap Condition Detected Interrupt Disable" mask="0xF000"/>
          <bitfield name="REC" caption="Region End bit Condition detected Interrupt Disable" mask="0xF0000"/>
          <bitfield name="RSU" caption="Region Status Updated Interrupt Disable" mask="0xF00000"/>
          <bitfield name="URAD" caption="Undefined Register Access Detection Interrupt Disable" mask="0x1000000"/>
        </register>
        <register name="IMR" offset="0x18" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask">
          <bitfield name="RHC" caption="Region Hash Completed Interrupt Mask" mask="0xF"/>
          <bitfield name="RDM" caption="Region Digest Mismatch Interrupt Mask" mask="0xF0"/>
          <bitfield name="RBE" caption="Region Bus Error Interrupt Mask" mask="0xF00"/>
          <bitfield name="RWC" caption="Region Wrap Condition Detected Interrupt Mask" mask="0xF000"/>
          <bitfield name="REC" caption="Region End bit Condition Detected Interrupt Mask" mask="0xF0000"/>
          <bitfield name="RSU" caption="Region Status Updated Interrupt Mask" mask="0xF00000"/>
          <bitfield name="URAD" caption="Undefined Register Access Detection Interrupt Mask" mask="0x1000000"/>
        </register>
        <register name="ISR" offset="0x1C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status">
          <bitfield name="RHC" caption="Region Hash Completed" mask="0xF"/>
          <bitfield name="RDM" caption="Region Digest Mismatch" mask="0xF0"/>
          <bitfield name="RBE" caption="Region Bus Error" mask="0xF00"/>
          <bitfield name="RWC" caption="Region Wrap Condition Detected" mask="0xF000"/>
          <bitfield name="REC" caption="Region End bit Condition Detected" mask="0xF0000"/>
          <bitfield name="RSU" caption="Region Status Updated Detected" mask="0xF00000"/>
          <bitfield name="URAD" caption="Undefined Register Access Detection Status" mask="0x1000000"/>
        </register>
        <register name="UASR" offset="0x20" rw="R" size="4" access-size="4" initval="0x00000000" caption="Undefined Access Status">
          <bitfield name="URAT" caption="Undefined Register Access Trace" mask="0x7" values="ICM_UASR__URAT"/>
        </register>
        <register name="DSCR" offset="0x30" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region Descriptor Area Start Address">
          <bitfield name="DASA" caption="Descriptor Area Start Address" mask="0xFFFFFFC0"/>
        </register>
        <register name="HASH" offset="0x34" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region Hash Area Start Address">
          <bitfield name="HASA" caption="Hash Area Start Address" mask="0xFFFFFF80"/>
        </register>
        <register name="UIHVAL" offset="0x38" rw="W" size="4" access-size="4" count="8" initval="0x00000000" caption="User Initial Hash Value n">
          <bitfield name="VAL" caption="Initial Hash Value" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <register-group name="ICM_DESCRIPTOR" caption="Integrity Check Monitor">
        <register name="RADDR" offset="0x0" rw="RW" size="4" access-size="4" caption="Region Start Address">
        </register>
        <register name="RCFG" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region Configuration">
          <bitfield name="CDWBN" caption="Compare Digest Write Back" mask="0x1" values="ICM_RCFG__CDWBN"/>
          <bitfield name="WRAP" caption="Region Wrap" mask="0x2" values="ICM_RCFG__WRAP"/>
          <bitfield name="EOM" caption="End of Monitoring" mask="0x4" values="ICM_RCFG__EOM"/>
          <bitfield name="RHIEN" caption="Region Hash Interrupt Enable" mask="0x10" values="ICM_RCFG__RHIEN"/>
          <bitfield name="DMIEN" caption="Region Digest Mismatch Interrupt Enable" mask="0x20" values="ICM_RCFG__DMIEN"/>
          <bitfield name="BEIEN" caption="Region Bus Error Interrupt Enable" mask="0x40" values="ICM_RCFG__BEIEN"/>
          <bitfield name="WCIEN" caption="Region Wrap Condition Detected Interrupt Enable" mask="0x80" values="ICM_RCFG__WCIEN"/>
          <bitfield name="ECIEN" caption="Region End bit Condition detected Interrupt Enable" mask="0x100" values="ICM_RCFG__ECIEN"/>
          <bitfield name="SUIEN" caption="Region Status Updated Interrupt Enable" mask="0x200" values="ICM_RCFG__SUIEN"/>
          <bitfield name="PROCDLY" caption="SHA Processing Delay" mask="0x400" values="ICM_RCFG__PROCDLY"/>
          <bitfield name="ALGO" caption="SHA Algorithm" mask="0x7000"/>
          <bitfield name="MRPROT" caption="Memory Region AHB Protection" mask="0x3F000000"/>
        </register>
        <register name="RCTRL" offset="0x8" rw="RW" size="4" access-size="4" caption="Region Control">
          <bitfield name="TRSIZE" caption="Transfer Size" mask="0xFFFF"/>
        </register>
        <register name="RNEXT" offset="0xC" rw="RW" size="4" access-size="4" caption="Region Next Address">
        </register>
      </register-group>
      <value-group name="ICM_CFG__UALGO">
        <value name="SHA1" caption="SHA1 Algorithm" value="0x0"/>
        <value name="SHA256" caption="SHA256 Algorithm" value="0x1"/>
        <value name="SHA224" caption="SHA224 Algorithm" value="0x4"/>
      </value-group>
      <value-group name="ICM_RCFG__BEIEN">
        <value name="EN" value="0"/>
        <value name="DIS" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__CDWBN">
        <value name="WRBA" value="0"/>
        <value name="COMP" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__DMIEN">
        <value name="EN" value="0"/>
        <value name="DIS" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__ECIEN">
        <value name="EN" value="0"/>
        <value name="DIS" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__EOM">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__PROCDLY">
        <value name="SHORT" value="0"/>
        <value name="LONG" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__RHIEN">
        <value name="EN" value="0"/>
        <value name="DIS" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__SUIEN">
        <value name="EN" value="0"/>
        <value name="DIS" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__WCIEN">
        <value name="EN" value="0"/>
        <value name="DIS" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__WRAP">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="ICM_UASR__URAT">
        <value name="UNSPEC_STRUCT_MEMBER" caption="Unspecified structure member set to one detected when the descriptor is loaded" value="0x0"/>
        <value name="CFG_MODIFIED" caption="CFG modified during active monitoring" value="0x1"/>
        <value name="DSCR_MODIFIED" caption="DSCR modified during active monitoring" value="0x2"/>
        <value name="HASH_MODIFIED" caption="HASH modified during active monitoring" value="0x3"/>
        <value name="READ_ACCESS" caption="Write-only register read access" value="0x4"/>
      </value-group>
    </module>
    <module name="PAC" id="U2120" version="1.2.0" caption="Peripheral Access Controller">
      <register-group name="PAC" caption="Peripheral Access Controller">
        <register name="WRCTRL" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Write control">
          <bitfield name="PERID" caption="Peripheral identifier" mask="0xFFFF"/>
          <bitfield name="KEY" caption="Peripheral access control key" mask="0xFF0000" values="PAC_WRCTRL__KEY"/>
        </register>
        <register name="EVCTRL" offset="0x4" rw="RW" size="1" initval="0x00" caption="Event control">
          <bitfield name="ERREO" caption="Peripheral acess error event output" mask="0x1"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt enable clear">
          <bitfield name="ERR" caption="Peripheral access error interrupt disable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt enable set">
          <bitfield name="ERR" caption="Peripheral access error interrupt enable" mask="0x1"/>
        </register>
        <register name="INTFLAGAHB" offset="0x10" rw="RW" size="4" atomic-op="clear:INTFLAGAHB" initval="0x00000000" caption="Bridge interrupt flag status">
          <bitfield name="SRAM0_" caption="SRAM0" mask="0x1"/>
          <bitfield name="SRAM1_" caption="SRAM1" mask="0x2"/>
          <bitfield name="SRAM2_" caption="SRAM2" mask="0x4"/>
          <bitfield name="SRAM3_" caption="SRAM3" mask="0x8"/>
          <bitfield name="CFLASH_" caption="CFLASH" mask="0x10"/>
          <bitfield name="PFLASH_" caption="PFLASH" mask="0x20"/>
          <bitfield name="HPBA_" caption="HPBA" mask="0x40"/>
          <bitfield name="HPBB_" caption="HPBB" mask="0x80"/>
          <bitfield name="HPBC_" caption="HPBC" mask="0x100"/>
          <bitfield name="HPBPIC_" caption="HPBPIC0" mask="0x200"/>
          <bitfield name="QSPI_" caption="QSPI" mask="0x400"/>
          <bitfield name="PUKCC_" caption="PUKCC" mask="0x800"/>
        </register>
        <register name="INTFLAGA" offset="0x14" rw="RW" size="4" atomic-op="clear:INTFLAGA" initval="0x00000000" caption="Peripheral interrupt flag status - Bridge A">
          <bitfield name="PAC_" caption="PAC" mask="0x1"/>
          <bitfield name="FREQM_" caption="FREQM" mask="0x2"/>
          <bitfield name="EIC_" caption="EIC" mask="0x4"/>
          <bitfield name="SERCOM0_" caption="SERCOM0" mask="0x8"/>
          <bitfield name="SERCOM1_" caption="SERCOM1" mask="0x10"/>
          <bitfield name="TC0_" caption="TC0" mask="0x20"/>
          <bitfield name="TC1_" caption="TC1" mask="0x40"/>
          <bitfield name="TC2_" caption="TC2" mask="0x80"/>
          <bitfield name="TC3_" caption="TC3" mask="0x100"/>
          <bitfield name="TCC0_" caption="TCC0" mask="0x200"/>
          <bitfield name="TCC1_" caption="TCC1" mask="0x400"/>
          <bitfield name="TCC2_" caption="TCC2" mask="0x800"/>
        </register>
        <register name="INTFLAGB" offset="0x18" rw="RW" size="4" atomic-op="clear:INTFLAGB" initval="0x00000000" caption="Peripheral interrupt flag status - Bridge B">
          <bitfield name="DSU_" caption="DSU" mask="0x1"/>
          <bitfield name="DMAC_" caption="DMAC" mask="0x4"/>
          <bitfield name="EVSYS_" caption="EVSYS" mask="0x8"/>
          <bitfield name="RAMECC_" caption="RAMECC" mask="0x10"/>
        </register>
        <register name="INTFLAGC" offset="0x1C" rw="RW" size="4" atomic-op="clear:INTFLAGC" initval="0x00000000" caption="Peripheral interrupt flag status - Bridge C">
          <bitfield name="QSPI_" caption="QSPI" mask="0x1"/>
          <bitfield name="AES_" caption="AES" mask="0x2"/>
          <bitfield name="SERCOM2_" caption="SERCOM2" mask="0x8"/>
          <bitfield name="SERCOM3_" caption="SERCOM3" mask="0x10"/>
          <bitfield name="CCL_" caption="CCL" mask="0x40"/>
          <bitfield name="AC_" caption="AC" mask="0x80"/>
          <bitfield name="TRNG_" caption="TRNG" mask="0x400"/>
        </register>
        <register name="STATUSA" offset="0x34" rw="R" size="4" initval="0x00010000" caption="Peripheral write protection status - Bridge A">
          <bitfield name="PAC_" caption="PAC APB Protect Enable" mask="0x1"/>
          <bitfield name="FREQM_" caption="FREQM APB Protect Enable" mask="0x2"/>
          <bitfield name="EIC_" caption="EIC APB Protect Enable" mask="0x4"/>
          <bitfield name="SERCOM0_" caption="SERCOM0 APB Protect Enable" mask="0x8"/>
          <bitfield name="SERCOM1_" caption="SERCOM1 APB Protect Enable" mask="0x10"/>
          <bitfield name="TC0_" caption="TC0 APB Protect Enable" mask="0x20"/>
          <bitfield name="TC1_" caption="TC1 APB Protect Enable" mask="0x40"/>
          <bitfield name="TC2_" caption="TC2 APB Protect Enable" mask="0x80"/>
          <bitfield name="TC3_" caption="TC3 APB Protect Enable" mask="0x100"/>
          <bitfield name="TCC0_" caption="TCC0 APB Protect Enable" mask="0x200"/>
          <bitfield name="TCC1_" caption="TCC1 APB Protect Enable" mask="0x400"/>
          <bitfield name="TCC2_" caption="TCC2 APB Protect Enable" mask="0x800"/>
        </register>
        <register name="STATUSB" offset="0x38" rw="R" size="4" initval="0x00000002" caption="Peripheral write protection status - Bridge B">
          <bitfield name="DSU_" caption="DSU APB Protect Enable" mask="0x1"/>
          <bitfield name="DMAC_" caption="DMAC APB Protect Enable" mask="0x4"/>
          <bitfield name="EVSYS_" caption="EVSYS APB Protect Enable" mask="0x8"/>
          <bitfield name="RAMECC_" caption="RAMECC APB Protect Enable" mask="0x10"/>
        </register>
        <register name="STATUSC" offset="0x3C" rw="R" size="4" initval="0x00000000" caption="Peripheral write protection status - Bridge C">
          <bitfield name="QSPI_" caption="QSPI APB Protect Enable" mask="0x1"/>
          <bitfield name="AES_" caption="AES APB Protect Enable" mask="0x2"/>
          <bitfield name="SERCOM2_" caption="SERCOM2 APB Protect Enable" mask="0x8"/>
          <bitfield name="SERCOM3_" caption="SERCOM3 APB Protect Enable" mask="0x10"/>
          <bitfield name="CCL_" caption="CCL APB Protect Enable" mask="0x40"/>
          <bitfield name="AC_" caption="AC APB Protect Enable" mask="0x80"/>
          <bitfield name="TRNG_" caption="TRNG APB Protect Enable" mask="0x400"/>
        </register>
      </register-group>
      <value-group name="PAC_WRCTRL__KEY">
        <value name="OFF" caption="No action" value="0"/>
        <value name="CLR" caption="Clear protection" value="1"/>
        <value name="SET" caption="Set protection" value="2"/>
        <value name="SETLCK" caption="Set and lock protection" value="3"/>
      </value-group>
    </module>
    <module name="PCHE" id="920" version="1.0" caption="this is the PCHE">
      <register-group name="PCHE" caption="this is the PCHE">
        <register name="CHECON" offset="0x0" rw="RW" size="4" access-size="4" initval="0x0700010F" caption="">
          <bitfield name="PFMWS" caption="" mask="0xf"/>
          <bitfield name="PREFEN" caption="" mask="0x30"/>
          <bitfield name="PFMSECEN" caption="" mask="0x80"/>
          <bitfield name="ADRWS" caption="" mask="0x100"/>
          <bitfield name="CHEPERF" caption="" mask="0x1000"/>
          <bitfield name="ICHECOH" caption="" mask="0x10000"/>
          <bitfield name="DCHECOH" caption="" mask="0x20000"/>
          <bitfield name="ACHECOH" caption="" mask="0x40000"/>
          <bitfield name="ICHEINV" caption="" mask="0x100000"/>
          <bitfield name="DCHEINV" caption="" mask="0x200000"/>
          <bitfield name="ACHEINV" caption="" mask="0x400000"/>
          <bitfield name="ICHEEN" caption="" mask="0x1000000"/>
          <bitfield name="DCHEEN" caption="" mask="0x2000000"/>
          <bitfield name="ACHEEN" caption="" mask="0x4000000"/>
        </register>
        <register name="CHESTAT" offset="0x10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PFMSECCNT" caption="" mask="0xff"/>
          <bitfield name="PFMSEC" caption="" mask="0x4000000"/>
          <bitfield name="PFMDED" caption="" mask="0x8000000"/>
        </register>
        <register name="CHEHIT" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CHEHIT" caption="" mask="0xffffffff"/>
        </register>
        <register name="CHEMIS" offset="0x30" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CHEMIS" caption="" mask="0xffffffff"/>
        </register>
      </register-group>
    </module>
    <module name="PFW" id="910" version="1.0" caption="flash wrapper">
      <register-group name="PFW" caption="flash wrapper">
        <register name="IFT_CON" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="FRZ" caption="" mask="0x2000"/>
          <bitfield name="SIDL" caption="" mask="0x4000"/>
          <bitfield name="ON" caption="" mask="0x8000"/>
        </register>
        <register name="IFT_CRCCON" offset="0x10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="AUTOR" caption="" mask="0x1"/>
          <bitfield name="RBITO" caption="" mask="0x2"/>
          <bitfield name="PAUSE" caption="" mask="0x4"/>
          <bitfield name="PLEN32" caption="" mask="0x1000"/>
          <bitfield name="ERROR" caption="" mask="0x2000"/>
          <bitfield name="DONE" caption="" mask="0x4000"/>
          <bitfield name="CRCEN" caption="" mask="0x8000"/>
          <bitfield name="PERIOD" caption="" mask="0xffff0000"/>
        </register>
        <register name="IFT_CRCMADR" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="IFT_CRCMADR" caption="" mask="0xffffffff"/>
        </register>
        <register name="IFT_CRCMLEN" offset="0x30" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CRCMLEN" caption="" mask="0xffffff"/>
        </register>
        <register name="IFT_CRCIV" offset="0x40" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CRCIV" caption="" mask="0xffffffff"/>
        </register>
        <register name="IFT_CRCACC" offset="0x50" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CRCACC" caption="" mask="0xffffffff"/>
        </register>
        <register name="IFT_CRCPOLY" offset="0x60" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CYCPOLY" caption="" mask="0xffffffff"/>
        </register>
        <register name="IFT_CRCFXOR" offset="0x70" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CRCFXOR" caption="" mask="0xffffffff"/>
        </register>
        <register name="IFT_CRCSUM" offset="0x80" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CRCSUM" caption="" mask="0xffffffff"/>
        </register>
        <register name="IFT_ECCCON" offset="0x90" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="FLT_MD" caption="" mask="0x7"/>
          <bitfield name="EVENT" caption="" mask="0x80"/>
          <bitfield name="CTLFLT" caption="" mask="0x700"/>
          <bitfield name="FLTEN" caption="" mask="0x8000"/>
        </register>
        <register name="IFT_ECCFLT" offset="0xA0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="FLT1PTR" caption="" mask="0x1ff"/>
          <bitfield name="FLT2PTR" caption="" mask="0x1ff0000"/>
        </register>
        <register name="IFT_ECCADR" offset="0xB0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ECCADR" caption="" mask="0xffffffff"/>
        </register>
        <register name="IFT_ECCPAR" offset="0xC0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SECIN" caption="" mask="0x1ff"/>
          <bitfield name="DEDIN" caption="" mask="0x8000"/>
          <bitfield name="SECOUT" caption="" mask="0x1ff0000"/>
          <bitfield name="DEDOUT" caption="" mask="0x80000000"/>
        </register>
        <register name="IFT_ECCSYN" offset="0xD0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SECSYN" caption="" mask="0x1ff"/>
          <bitfield name="DEDSYS" caption="" mask="0x8000"/>
          <bitfield name="SERR" caption="" mask="0x10000"/>
          <bitfield name="DERR" caption="" mask="0x20000"/>
          <bitfield name="CERR" caption="" mask="0x40000"/>
          <bitfield name="CTLSTAT" caption="" mask="0x7000000"/>
          <bitfield name="PERR0" caption="" mask="0x10000000"/>
          <bitfield name="PERR1" caption="" mask="0x20000000"/>
          <bitfield name="PERR2" caption="" mask="0x40000000"/>
          <bitfield name="PERR3" caption="" mask="0x80000000"/>
        </register>
        <register name="DFT_VALCON" offset="0xF0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="VAL_ON" caption="" mask="0x8000"/>
        </register>
        <register name="DFT_VALP1RR01" offset="0x100" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PR1RR0" caption="" mask="0xffff"/>
          <bitfield name="P1RR1" caption="" mask="0xffff0000"/>
        </register>
        <register name="DFT_VALP1RR23" offset="0x110" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PR1RR2" caption="" mask="0xffff"/>
          <bitfield name="P1RR3" caption="" mask="0xffff0000"/>
        </register>
        <register name="DFT_VALP1RR45" offset="0x120" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PR1RR4" caption="" mask="0xffff"/>
          <bitfield name="P1RR5" caption="" mask="0xffff0000"/>
        </register>
        <register name="DFT_VALP1RR67" offset="0x130" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PR1RR6" caption="" mask="0xffff"/>
          <bitfield name="P1RR7" caption="" mask="0xffff0000"/>
        </register>
        <register name="DFT_VALP2RR01" offset="0x140" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PR2RR0" caption="" mask="0xffff"/>
          <bitfield name="P2RR1" caption="" mask="0xffff0000"/>
        </register>
        <register name="DFT_VALP2RR23" offset="0x150" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PR2RR2" caption="" mask="0xffff"/>
          <bitfield name="P2RR3" caption="" mask="0xffff0000"/>
        </register>
        <register name="DFT_VALP2RR45" offset="0x160" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PR2RR4" caption="" mask="0xffff"/>
          <bitfield name="P2RR5" caption="" mask="0xffff0000"/>
        </register>
        <register name="DFT_VALP2RR67" offset="0x170" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PR2RR6" caption="" mask="0xffff"/>
          <bitfield name="P2RR7" caption="" mask="0xffff0000"/>
        </register>
      </register-group>
    </module>
    <module name="PMU" id="U80" version="1.0" caption="PMU SPI controller">
      <register-group name="PMU" caption="PMU SPI controller">
        <register name="SPICTRL" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SPIWDATA" caption="" mask="0xffff"/>
          <bitfield name="SPIADDR" caption="" mask="0xff0000"/>
          <bitfield name="CMD" caption="" mask="0x1000000"/>
          <bitfield name="PMUCRST" caption="" mask="0x40000000"/>
          <bitfield name="SPIRST" caption="" mask="0x80000000"/>
        </register>
        <register name="SPISTATUS" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SPIERR" caption="" mask="0x1"/>
          <bitfield name="SPIRDY" caption="" mask="0x80"/>
          <bitfield name="SPIADDR" caption="" mask="0xff00"/>
          <bitfield name="SPIRDATA" caption="" mask="0xffff0000"/>
        </register>
        <register name="CLKCTRL" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SPICLKDIV" caption="" mask="0x3f"/>
          <bitfield name="PMUANA_BKBOREN" caption="" mask="0x40"/>
          <bitfield name="SPISRC" caption="" mask="0x80"/>
          <bitfield name="BUCKCLKDIV" caption="" mask="0x3f00"/>
          <bitfield name="BUCKSRC" caption="" mask="0xc000"/>
          <bitfield name="BACWD" caption="" mask="0x10000"/>
          <bitfield name="MLDOEXTEN" caption="" mask="0x20000"/>
          <bitfield name="MVREFFSMEN" caption="" mask="0x40000"/>
          <bitfield name="CMP_CYCLE" caption="" mask="0xf00000"/>
          <bitfield name="BKCLK_HW_OVR" caption="" mask="0x1000000"/>
          <bitfield name="MLDOEXT_BOREN" caption="" mask="0x4000000"/>
          <bitfield name="ADCBOREN" caption="" mask="0x8000000"/>
          <bitfield name="BUCKBOREN" caption="" mask="0x10000000"/>
          <bitfield name="F_BCLK_CFG" caption="" mask="0x20000000"/>
          <bitfield name="WLDOOFF" caption="" mask="0x40000000"/>
          <bitfield name="WCMRET" caption="" mask="0x80000000"/>
        </register>
        <register name="MODECTRL1" offset="0xc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="VREG4CTRL" caption="" mask="0x1f"/>
          <bitfield name="VREG3CTRL" caption="" mask="0x1f00"/>
          <bitfield name="VREG2CTRL" caption="" mask="0x1f0000"/>
          <bitfield name="VREG1CTRL" caption="" mask="0x1f000000"/>
          <bitfield name="BUCKMODE" caption="" mask="0x20000000"/>
          <bitfield name="MLDOEN" caption="" mask="0x40000000"/>
          <bitfield name="BUCKEN" caption="" mask="0x80000000"/>
        </register>
        <register name="MODECTRL2" offset="0x10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="VREG4CTRL" caption="" mask="0x1f"/>
          <bitfield name="VREG3CTRL" caption="" mask="0x1f00"/>
          <bitfield name="VREG2CTRL" caption="" mask="0x1f0000"/>
          <bitfield name="VREG1CTRL" caption="" mask="0x1f000000"/>
          <bitfield name="BUCKMODE" caption="" mask="0x20000000"/>
          <bitfield name="MLDOEN" caption="" mask="0x40000000"/>
          <bitfield name="BUCKEN" caption="" mask="0x80000000"/>
        </register>
        <register name="MODECTRL3" offset="0x14" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="VREG4CTRL" caption="" mask="0x1f"/>
          <bitfield name="VREG3CTRL" caption="" mask="0x1f00"/>
          <bitfield name="VREG2CTRL" caption="" mask="0x1f0000"/>
          <bitfield name="VREG1CTRL" caption="" mask="0x1f000000"/>
          <bitfield name="BUCKMODE" caption="" mask="0x20000000"/>
          <bitfield name="MLDOEN" caption="" mask="0x40000000"/>
          <bitfield name="BUCKEN" caption="" mask="0x80000000"/>
        </register>
        <register name="MODECTRL4" offset="0x18" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="VREG4CTRL" caption="" mask="0x1f"/>
          <bitfield name="VREG3CTRL" caption="" mask="0x1f00"/>
          <bitfield name="VREG2CTRL" caption="" mask="0x1f0000"/>
          <bitfield name="VREG1CTRL" caption="" mask="0x1f000000"/>
          <bitfield name="BUCKMODE" caption="" mask="0x20000000"/>
          <bitfield name="MLDOEN" caption="" mask="0x40000000"/>
          <bitfield name="BUCKEN" caption="" mask="0x80000000"/>
        </register>
        <register name="OVERCTRL" offset="0x1c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="VREG4OCTRL" caption="" mask="0x1f"/>
          <bitfield name="VREG3OCTRL" caption="" mask="0x1f00"/>
          <bitfield name="VREG2OCTRL" caption="" mask="0x1f0000"/>
          <bitfield name="PHWC" caption="" mask="0x400000"/>
          <bitfield name="OVEREN" caption="" mask="0x800000"/>
          <bitfield name="VREG1OCTRL" caption="" mask="0x1f000000"/>
          <bitfield name="OBUCKMODE" caption="" mask="0x20000000"/>
          <bitfield name="OMLDOEN" caption="" mask="0x40000000"/>
          <bitfield name="OBUCKEN" caption="" mask="0x80000000"/>
        </register>
        <register name="PMUCMODE" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CVREG4OCTRL" caption="" mask="0x1f"/>
          <bitfield name="CVREG3OCTRL" caption="" mask="0x1f00"/>
          <bitfield name="CVREG2OCTROL" caption="" mask="0x1f0000"/>
          <bitfield name="ADCBOR" caption="" mask="0x200000"/>
          <bitfield name="BUCKBOR" caption="" mask="0x400000"/>
          <bitfield name="MLDOEXTBOR" caption="" mask="0x800000"/>
          <bitfield name="CVREG1OCTRL" caption="" mask="0x1f000000"/>
          <bitfield name="CBUCKMODE" caption="" mask="0x20000000"/>
          <bitfield name="CMLDOEN" caption="" mask="0x40000000"/>
          <bitfield name="CBUCKEN" caption="" mask="0x80000000"/>
        </register>
        <register name="PMUSTATUS" offset="0x24" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="PMUSTATUS" caption="" mask="0x1f"/>
          <bitfield name="WCMRM" caption="" mask="0x20"/>
          <bitfield name="PMUANA_BUCKBOR" caption="" mask="0x40"/>
          <bitfield name="BSSEDATA" caption="" mask="0xffff00"/>
          <bitfield name="BSSENUM" caption="" mask="0x7f000000"/>
          <bitfield name="BSSERR" caption="" mask="0x80000000"/>
        </register>
        <register name="PMUSEQ1" offset="0x28" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DELAY" caption="" mask="0x3f"/>
          <bitfield name="CMPBVAL" caption="" mask="0x40"/>
          <bitfield name="CMD" caption="" mask="0x80"/>
          <bitfield name="SPIRADDR" caption="" mask="0xff00"/>
          <bitfield name="SPIDATA" caption="" mask="0xffff0000"/>
        </register>
        <register name="PMUSEQ2" offset="0x2c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DELAY" caption="" mask="0x3f"/>
          <bitfield name="CMPBVAL" caption="" mask="0x40"/>
          <bitfield name="CMD" caption="" mask="0x80"/>
          <bitfield name="SPIRADDR" caption="" mask="0xff00"/>
          <bitfield name="SPIDATA" caption="" mask="0xffff0000"/>
        </register>
        <register name="PMUSEQ3" offset="0x30" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DELAY" caption="" mask="0x3f"/>
          <bitfield name="CMPBVAL" caption="" mask="0x40"/>
          <bitfield name="CMD" caption="" mask="0x80"/>
          <bitfield name="SPIRADDR" caption="" mask="0xff00"/>
          <bitfield name="SPIDATA" caption="" mask="0xffff0000"/>
        </register>
        <register name="PMUSEQ4" offset="0x34" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="DELAY" caption="" mask="0x3f"/>
          <bitfield name="CMPBVAL" caption="" mask="0x40"/>
          <bitfield name="CMD" caption="" mask="0x80"/>
          <bitfield name="SPIRADDR" caption="" mask="0xff00"/>
          <bitfield name="SPIDATA" caption="" mask="0xffff0000"/>
        </register>
        <register name="PMUCFG" offset="0x38" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="BUCK_SW_DELAY" caption="" mask="0x7f"/>
          <bitfield name="MLDO_SW_DELAY" caption="" mask="0x3f00"/>
          <bitfield name="MLDOEXT_l" caption="" mask="0xc000"/>
          <bitfield name="BUCK_CP_L" caption="" mask="0xf0000"/>
          <bitfield name="BUCK_CP_H" caption="" mask="0xf00000"/>
          <bitfield name="ADC_CP_L" caption="" mask="0xf000000"/>
          <bitfield name="ADC_CP_H" caption="" mask="0xf0000000"/>
        </register>
        <register name="PMU_WCMCMD" offset="0x3c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="WCMADDR" caption="" mask="0x7ff"/>
          <bitfield name="WCMCLKDIV" caption="" mask="0x70000"/>
          <bitfield name="WCMRDU" caption="" mask="0x10000000"/>
          <bitfield name="CMD" caption="" mask="0x40000000"/>
          <bitfield name="MODE" caption="" mask="0x80000000"/>
        </register>
        <register name="PMU_WCMWDATA" offset="0x40" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="WCMWDATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="PMU_WCMRDATA" offset="0x44" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="WCMRDATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="PMU_VBCCMD" offset="0x48" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="VBCADDR" caption="" mask="0xffff"/>
          <bitfield name="VBCRDY" caption="" mask="0x10000000"/>
          <bitfield name="CMD" caption="" mask="0x40000000"/>
        </register>
        <register name="PMU_VBCWDATA" offset="0x4c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="VBCWDATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="PMU_VBCRDATA" offset="0x50" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="VBCRDATA" caption="" mask="0xffffffff"/>
        </register>
        <register name="WCMCFG" offset="0x54" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="WCM1CFG" caption="" mask="0x7"/>
          <bitfield name="WCM2CFG" caption="" mask="0x70"/>
        </register>
        <register name="PMUIENB" offset="0x58" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ADCBORIEN" caption="" mask="0x1"/>
          <bitfield name="BUCKBORIEN" caption="" mask="0x2"/>
          <bitfield name="SCMPIEN" caption="" mask="0x4"/>
          <bitfield name="WCMIAIEN" caption="" mask="0x8"/>
          <bitfield name="VBCIAIEN" caption="" mask="0x10"/>
        </register>
        <register name="PMUISTAT" offset="0x5c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ADCBORINT" caption="" mask="0x1"/>
          <bitfield name="BUCKBORINT" caption="" mask="0x2"/>
          <bitfield name="SCMPINT" caption="" mask="0x4"/>
          <bitfield name="WCMIAINT" caption="" mask="0x8"/>
          <bitfield name="VBCIAINT" caption="" mask="0x10"/>
        </register>
      </register-group>
    </module>
    <!-- THIS IS FOR 48-PIN DEVICE ONLY -->
    <module name="PPS" id="U148" version="1.0" caption="PPS">
      <register-group name="PPS" caption="'PPS">
        <!-- Next lines are INPUT function pin mappings -->
        <register name="EXTINT0R" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="EXTINT0" caption="EXTINT0" mask="0xf" values="EXTINT0_PINS"/>
        </register>
        <register name="EXTINT1R" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="EXTINT1" caption="EXTINT1" mask="0xf" values="EXTINT1_PINS"/>
        </register>
        <register name="EXTINT2R" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="EXTINT2" caption="EXTINT2" mask="0xf" values="EXTINT2_PINS"/>
        </register>
        <register name="EXTINT3R" offset="0xc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="EXTINT3" caption="EXTINT3" mask="0xf" values="EXTINT3_PINS"/>
        </register>
        <register name="NMIR" offset="0x3c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="NMI" caption="NMI" mask="0xf" values="NMI_PINS"/>
        </register>
        <register name="SCOM0P0R" offset="0x40" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM0P0" caption="SERCOM0/PAD0" mask="0xf" values="SCOM0P0_PINS"/>
        </register>
        <register name="SCOM0P1R" offset="0x44" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM0P1" caption="SERCOM0/PAD1" mask="0xf" values="SCOM0P1_PINS"/>
        </register>
        <register name="SCOM0P2R" offset="0x48" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM0P2" caption="SERCOM0/PAD2" mask="0xf" values="SCOM0P2_PINS"/>
        </register>
        <register name="SCOM0P3R" offset="0x4c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM0P3" caption="SERCOM0/PAD3" mask="0xf" values="SCOM0P3_PINS"/>
        </register>
        <register name="SCOM1P0R" offset="0x50" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM1P0" caption="SERCOM1/PAD0" mask="0xf" values="SCOM1P0_PINS"/>
        </register>
        <register name="SCOM1P1R" offset="0x54" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM1P1" caption="SERCOM1/PAD1" mask="0xf" values="SCOM1P1_PINS"/>
        </register>
        <register name="SCOM1P2R" offset="0x58" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM1P2" caption="SERCOM1/PAD2" mask="0xf" values="SCOM1P2_PINS"/>
        </register>
        <register name="SCOM1P3R" offset="0x5c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM1P3" caption="SERCOM1/PAD3" mask="0xf" values="SCOM1P3_PINS"/>
        </register>
        <register name="SCOM2P0R" offset="0x60" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM2P0" caption="SERCOM2/PAD0" mask="0xf" values="SCOM2P0_PINS"/>
        </register>
        <register name="SCOM2P1R" offset="0x64" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM2P1" caption="SERCOM2/PAD1" mask="0xf" values="SCOM2P1_PINS"/>
        </register>
        <register name="SCOM2P2R" offset="0x68" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM2P2" caption="SERCOM2/PAD2" mask="0xf" values="SCOM2P2_PINS"/>
        </register>
        <register name="SCOM2P3R" offset="0x6c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM2P3" caption="SERCOM2/PAD3" mask="0xf" values="SCOM2P3_PINS"/>
        </register>
        <register name="SCOM3P0R" offset="0x70" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM3P0" caption="SERCOM3/PAD0" mask="0xf" values="SCOM3P0_PINS"/>
        </register>
        <register name="SCOM3P1R" offset="0x74" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM3P1" caption="SERCOM3/PAD1" mask="0xf" values="SCOM3P1_PINS"/>
        </register>
        <register name="SCOM3P2R" offset="0x78" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM3P2" caption="SERCOM3/PAD2" mask="0xf" values="SCOM3P2_PINS"/>
        </register>
        <register name="SCOM3P3R" offset="0x7c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="SCOM3P3" caption="SERCOM3/PAD3" mask="0xf" values="SCOM3P3_PINS"/>
        </register>
        <register name="QSCKR" offset="0x80" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="QSCK" caption="QSPI/SCK" mask="0xf" values="QSCK_PINS"/>
        </register>
        <register name="QD0R" offset="0x84" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="QD0" caption="QSPI/DATA0" mask="0xf" values="QD0_PINS"/>
        </register>
        <register name="QD1R" offset="0x88" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="QD1" caption="QSPI/DATA1" mask="0xf" values="QD1_PINS"/>
        </register>
        <register name="QD2R" offset="0x8c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="QD2" caption="QSPI/DATA2" mask="0xf" values="QD2_PINS"/>
        </register>
        <register name="QD3R" offset="0x90" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="QD3" caption="QSPI/DATA3" mask="0xf" values="QD3_PINS"/>
        </register>
        <register name="REFIR" offset="0x94" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="REFI" caption="REFI" mask="0xf" values="REFI_PINS"/>
        </register>
        <register name="CCLIN0R" offset="0x98" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CCLIN0" caption="CCL/IN0" mask="0xf" values="CCLIN0_PINS"/>
        </register>
        <register name="CCLIN1R" offset="0x9c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CCLIN1" caption="CCL/IN1" mask="0xf" values="CCLIN1_PINS"/>
        </register>
        <register name="CCLIN2R" offset="0xa0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CCLIN2" caption="CCL/IN2" mask="0xf" values="CCLIN2_PINS"/>
        </register>
        <register name="CCLIN3R" offset="0xa4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CCLIN3" caption="CCL/IN3" mask="0xf" values="CCLIN3_PINS"/>
        </register>
        <register name="CCLIN4R" offset="0xa8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CCLIN4" caption="CCL/IN4" mask="0xf" values="CCLIN4_PINS"/>
        </register>
        <register name="CCLIN5R" offset="0xac" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="CCLIN5" caption="CCL/IN5" mask="0xf" values="CCLIN5_PINS"/>
        </register>
        <register name="TC0WO0G1R" offset="0xb0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="TC0WO0" caption="TC0/WO0G1" mask="0xf" values="TC0WO0G1_PINS"/>
        </register>
        <register name="TC0WO0G2R" offset="0xb4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="TC0WO0" caption="TC0/WO0G2" mask="0xf" values="TC0WO0G2_PINS"/>
        </register>
        <register name="TC0WO1G3R" offset="0xb8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="TC0WO1" caption="TC0/WO1G3" mask="0xf" values="TC0WO1G3_PINS"/>
        </register>
        <register name="TC0WO1G4R" offset="0xbc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="TC0WO1" caption="TC0/WO1G4" mask="0xf" values="TC0WO1G4_PINS"/>
        </register>
        <register name="TC1WO0G1R" offset="0xc0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="TC1WO0" caption="TC1/WO0G1" mask="0xf" values="TC1WO0G1_PINS"/>
        </register>
        <register name="TC1WO1G2R" offset="0xc4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="TC1WO1" caption="TC1/WO1G2" mask="0xf" values="TC1WO1G2_PINS"/>
        </register>
        <register name="TC2WO0G1R" offset="0xc8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="TC2WO0" caption="TC2/WO0G1" mask="0xf" values="TC2WO0G1_PINS"/>
        </register>
        <register name="TC2WO0G3R" offset="0xcc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="TC2WO0" caption="TC2/WO0G3" mask="0xf" values="TC2WO0G3_PINS"/>
        </register>
        <register name="TC2WO1G2R" offset="0xd0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="TC2WO1" caption="TC2/WO1G2" mask="0xf" values="TC2WO1G2_PINS"/>
        </register>
        <register name="TC2WO1G4R" offset="0xd4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="TC2WO1" caption="TC2/WO1G4" mask="0xf" values="TC2WO1G4_PINS"/>
        </register>
        <register name="TC3WO0G1R" offset="0xd8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="TC3WO0" caption="TC3/WO0G1" mask="0xf" values="TC3WO0G1_PINS"/>
        </register>
        <register name="TC3WO0G3R" offset="0xdc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="TC3WO0" caption="TC3/WO0G3" mask="0xf" values="TC3WO0G3_PINS"/>
        </register>
        <register name="TC3WO1G2R" offset="0xe0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="TC3WO1" caption="TC3/WO1G2" mask="0xf" values="TC3WO1G2_PINS"/>
        </register>
        <register name="TC3WO1G4R" offset="0xe4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="TC3WO1" caption="TC3/WO1G4" mask="0xf" values="TC3WO1G4_PINS"/>
        </register>
        <!-- Next lines are OUTPUT pin mappings -->
        <register name="RPA0G2R" offset="0x200" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA0G2R" caption="RPA0/G2" mask="0x1f" values="RPA0G2_PINS"/>
        </register>
        <register name="RPA0G3R" offset="0x204" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA0G3R" caption="RPA0/G3" mask="0x1f" values="RPA0G3_PINS"/>
        </register>
        <register name="RPA1G3R" offset="0x208" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA1G3R" caption="RPA1/G3" mask="0x1f" values="RPA1G3_PINS"/>
        </register>
        <register name="RPA1G4R" offset="0x20c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA1G4R" caption="RPA1/G4" mask="0x1f" values="RPA1G4_PINS"/>
        </register>
        <register name="RPA2G1R" offset="0x210" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA2G1R" caption="RPA2/G1" mask="0x1f" values="RPA2G1_PINS"/>
        </register>
        <register name="RPA2G4R" offset="0x214" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA2G4R" caption="RPA2/G4" mask="0x1f" values="RPA2G4_PINS"/>
        </register>
        <register name="RPA3G1R" offset="0x218" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA3G1R" caption="RPA3/G1" mask="0x1f" values="RPA3G1_PINS"/>
        </register>
        <register name="RPA3G2R" offset="0x21c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA3G2R" caption="RPA3/G2" mask="0x1f" values="RPA3G2_PINS"/>
        </register>
        <register name="RPA3G3R" offset="0x220" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA3G3R" caption="RPA3/G3" mask="0x1f" values="RPA3G3_PINS"/>
        </register>
        <register name="RPA4G2R" offset="0x224" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA4G2R" caption="RPA4/G2" mask="0x1f" values="RPA4G2_PINS"/>
        </register>
        <register name="RPA4G3R" offset="0x228" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA4G3R" caption="RPA4/G3" mask="0x1f" values="RPA4G3_PINS"/>
        </register>
        <register name="RPA4G4R" offset="0x22c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA4G4R" caption="RPA4/G4" mask="0x1f" values="RPA4G4_PINS"/>
        </register>
        <register name="RPA5G1R" offset="0x230" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA5G1R" caption="RPA5/G1" mask="0x1f" values="RPA5G1_PINS"/>
        </register>
        <register name="RPA5G3R" offset="0x234" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA5G3R" caption="RPA5/G3" mask="0x1f" values="RPA5G3_PINS"/>
        </register>
        <register name="RPA5G4R" offset="0x238" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA5G4R" caption="RPA5/G4" mask="0x1f" values="RPA5G4_PINS"/>
        </register>
        <register name="RPA6G1R" offset="0x23c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA6G1R" caption="RPA6/G1" mask="0x1f" values="RPA6G1_PINS"/>
        </register>
        <register name="RPA6G2R" offset="0x240" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA6G2R" caption="RPA6/G2" mask="0x1f" values="RPA6G2_PINS"/>
        </register>
        <register name="RPA6G4R" offset="0x244" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA6G4R" caption="RPA6/G4" mask="0x1f" values="RPA6G4_PINS"/>
        </register>
        <register name="RPA7G1R" offset="0x248" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA7G1R" caption="RPA7/G1" mask="0x1f" values="RPA7G1_PINS"/>
        </register>
        <register name="RPA7G2R" offset="0x24c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA7G2R" caption="RPA7/G2" mask="0x1f" values="RPA7G2_PINS"/>
        </register>
        <register name="RPA8G2R" offset="0x250" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA8G2R" caption="RPA8/G2" mask="0x1f" values="RPA8G2_PINS"/>
        </register>
        <register name="RPA8G3R" offset="0x254" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA8G3R" caption="RPA8/G3" mask="0x1f" values="RPA8G3_PINS"/>
        </register>
        <register name="RPA8G4R" offset="0x258" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA8G4R" caption="RPA8/G4" mask="0x1f" values="RPA8G4_PINS"/>
        </register>
        <register name="RPA9G1R" offset="0x25c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA9G1R" caption="RPA9/G1" mask="0x1f" values="RPA9G1_PINS"/>
        </register>
        <register name="RPA9G3R" offset="0x260" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA9G3R" caption="RPA9/G3" mask="0x1f" values="RPA9G3_PINS"/>
        </register>
        <register name="RPA9G4R" offset="0x264" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA9G4R" caption="RPA9/G4" mask="0x1f" values="RPA9G4_PINS"/>
        </register>
        <register name="RPA10G1R" offset="0x268" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA10G1R" caption="RPA10/G1" mask="0x1f" values="RPA10G1_PINS"/>
        </register>
        <register name="RPA10G4R" offset="0x26c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA10G4R" caption="RPA10/G4" mask="0x1f" values="RPA10G4_PINS"/>
        </register>
        <register name="RPA13G3R" offset="0x278" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA13G3R" caption="RPA13/G3" mask="0x1f" values="RPA13G3_PINS"/>
        </register>
        <register name="RPA13G4R" offset="0x27c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA13G4R" caption="RPA13/G4" mask="0x1f" values="RPA13G4_PINS"/>
        </register>
        <register name="RPA14G1R" offset="0x280" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA14G1R" caption="RPA14/G1" mask="0x1f" values="RPA14G1_PINS"/>
        </register>
        <register name="RPA14G4R" offset="0x284" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPA14G4R" caption="RPA14/G4" mask="0x1f" values="RPA14G4_PINS"/>
        </register>
        <register name="RPB0G1R" offset="0x28c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB0G1R" caption="RPB0/G1" mask="0x1f" values="RPB0G1_PINS"/>
        </register>
        <register name="RPB0G2R" offset="0x290" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB0G2R" caption="RPB0/G2" mask="0x1f" values="RPB0G2_PINS"/>
        </register>
        <register name="RPB1G2R" offset="0x294" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB1G2R" caption="RPB1/G2" mask="0x1f" values="RPB1G2_PINS"/>
        </register>
        <register name="RPB1G3R" offset="0x298" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB1G3R" caption="RPB1/G3" mask="0x1f" values="RPB1G3_PINS"/>
        </register>
        <register name="RPB2G3R" offset="0x29c" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB2G3R" caption="RPB2/G3" mask="0x1f" values="RPB2G3_PINS"/>
        </register>
        <register name="RPB2G4R" offset="0x2a0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB2G4R" caption="RPB2/G4" mask="0x1f" values="RPB2G4_PINS"/>
        </register>
        <register name="RPB3G1R" offset="0x2a4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB3G1R" caption="RPB3/G1" mask="0x1f" values="RPB3G1_PINS"/>
        </register>
        <register name="RPB3G4R" offset="0x2a8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB3G4R" caption="RPB3/G4" mask="0x1f" values="RPB3G4_PINS"/>
        </register>
        <register name="RPB4G1R" offset="0x2ac" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB4G1R" caption="RPB4/G1" mask="0x1f" values="RPB4G1_PINS"/>
        </register>
        <register name="RPB4G2R" offset="0x2b0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB4G2R" caption="RPB4G2" mask="0x1f" values="RPB4G2_PINS"/>
        </register>
        <register name="RPB5G2R" offset="0x2b4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB5G2R" caption="RPB5/G2" mask="0x1f" values="RPB5G2_PINS"/>
        </register>
        <register name="RPB5G3R" offset="0x2b8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB5G3R" caption="RPB5/G3" mask="0x1f" values="RPB5G3_PINS"/>
        </register>
        <register name="RPB6G3R" offset="0x2bc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB6G3R" caption="RPB6/G3" mask="0x1f" values="RPB6G3_PINS"/>
        </register>
        <register name="RPB6G4R" offset="0x2c0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB6G4R" caption="RPB6/G4" mask="0x1f" values="RPB6G4_PINS"/>
        </register>
        <register name="RPB7G1R" offset="0x2c4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB7G1R" caption="RPB7/G1" mask="0x1f" values="RPB7G1_PINS"/>
        </register>
        <register name="RPB7G4R" offset="0x2c8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB7G4R" caption="RPB7/G4" mask="0x1f" values="RPB7G4_PINS"/>
        </register>
        <register name="RPB8G1R" offset="0x2cc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB8G1R" caption="RPB8/G1" mask="0x1f" values="RPB8G1_PINS"/>
        </register>
        <register name="RPB8G2R" offset="0x2d0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB8G2R" caption="RPB8/G2" mask="0x1f" values="RPB8G2_PINS"/>
        </register>
        <register name="RPB9G2R" offset="0x2d4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB9G2R" caption="RPB9/G2" mask="0x1f" values="RPB9G2_PINS"/>
        </register>
        <register name="RPB9G3R" offset="0x2d8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB9G3R" caption="RPB9/G3" mask="0x1f" values="RPB9G3_PINS"/>
        </register>
        <register name="RPB10G3R" offset="0x2dc" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB10G3R" caption="RPB10/G3" mask="0x1f" values="RPB10G3_PINS"/>
        </register>
        <register name="RPB10G4R" offset="0x2e0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB10G4R" caption="RPB10/G4" mask="0x1f" values="RPB10G4_PINS"/>
        </register>
        <register name="RPB11G1R" offset="0x2e4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB11G1R" caption="RPB11/G1" mask="0x1f" values="RPB11G1_PINS"/>
        </register>
        <register name="RPB11G4R" offset="0x2e8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB11G4R" caption="RPB11/G4" mask="0x1f" values="RPB11G4_PINS"/>
        </register>
        <register name="RPB12G1R" offset="0x2ec" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB12G1R" caption="RPB12/G1" mask="0x1f" values="RPB12G1_PINS"/>
        </register>
        <register name="RPB12G2R" offset="0x2f0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB12G2R" caption="RPB12/G2" mask="0x1f" values="RPB12G2_PINS"/>
        </register>
        <register name="RPB13G2R" offset="0x2f4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB13G2R" caption="RPB13/G2" mask="0x1f" values="RPB13G2_PINS"/>
        </register>
        <register name="RPB13G3R" offset="0x2f8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RPB13G3R" caption="RPB13/G3" mask="0x1f" values="RPB13G3_PINS"/>
        </register>
      </register-group>
      <!-- INPUT pin group values -->
      <value-group name="EXTINT0_PINS" caption="Group1">
        <value name="RPA9" caption="RPA9" value="15"/>
        <value name="RPA3" caption="RPA3" value="1"/>
        <value name="RPA7" caption="RPA7" value="2"/>
        <value name="RPA11" caption="RPA11" value="3"/>
        <value name="RPB0" caption="RPB0" value="4"/>
        <value name="RPB4" caption="RPB4" value="5"/>
        <value name="RPB8" caption="RPB8" value="6"/>
        <value name="RPB12" caption="RPB12" value="7"/>
        <value name="RPA2" caption="RPA2" value="8"/>
        <value name="RPA6" caption="RPA6" value="9"/>
        <value name="RPA10" caption="RPA10" value="10"/>
        <value name="RPA14" caption="RPA14" value="11"/>
        <value name="RPB3" caption="RPB3" value="12"/>
        <value name="RPB7" caption="RPB7" value="13"/>
        <value name="RPB11" caption="RPB11" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="EXTINT1_PINS" caption="Group2">
        <value name="RPA0" caption="RPA0" value="15"/>
        <value name="RPA4" caption="RPA4" value="1"/>
        <value name="RPA8" caption="RPA8" value="2"/>
        <value name="RPA12" caption="RPA12" value="3"/>
        <value name="RPB1" caption="RPB1" value="4"/>
        <value name="RPB5" caption="RPB5" value="5"/>
        <value name="RPB9" caption="RPB9" value="6"/>
        <value name="RPB13" caption="RPB13" value="7"/>
        <value name="RPA3" caption="RPA3" value="8"/>
        <value name="RPA7" caption="RPA7" value="9"/>
        <value name="RPA11" caption="RPA11" value="10"/>
        <value name="RPB0" caption="RPB0" value="11"/>
        <value name="RPB4" caption="RPB4" value="12"/>
        <value name="RPB8" caption="RPB8" value="13"/>
        <value name="RPB12" caption="RPB12" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="EXTINT2_PINS" caption="Group3">
        <value name="RPA1" caption="RPA1" value="15"/>
        <value name="RPA5" caption="RPA5" value="1"/>
        <value name="RPA9" caption="RPA9" value="2"/>
        <value name="RPA13" caption="RPA13" value="3"/>
        <value name="RPB2" caption="RPB2" value="4"/>
        <value name="RPB6" caption="RPB6" value="5"/>
        <value name="RPB10" caption="RPB10" value="6"/>
        <value name="RPA0" caption="RPA0" value="7"/>
        <value name="RPA4" caption="RPA4" value="8"/>
        <value name="RPA8" caption="RPA8" value="9"/>
        <value name="RPA12" caption="RPA12" value="10"/>
        <value name="RPB1" caption="RPB1" value="11"/>
        <value name="RPB5" caption="RPB5" value="12"/>
        <value name="RPB9" caption="RPB9" value="13"/>
        <value name="RPB13" caption="RPB13" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="EXTINT3_PINS" caption="Group4">
        <value name="RPA2" caption="RPA2" value="15"/>
        <value name="RPA6" caption="RPA6" value="1"/>
        <value name="RPA10" caption="RPA10" value="2"/>
        <value name="RPA14" caption="RPA14" value="3"/>
        <value name="RPB3" caption="RPB3" value="4"/>
        <value name="RPB7" caption="RPB7" value="5"/>
        <value name="RPB11" caption="RPB11" value="6"/>
        <value name="RPA1" caption="RPA1" value="7"/>
        <value name="RPA5" caption="RPA5" value="8"/>
        <value name="RPA9" caption="RPA9" value="9"/>
        <value name="RPA13" caption="RPA13" value="10"/>
        <value name="RPB2" caption="RPB2" value="11"/>
        <value name="RPB6" caption="RPB6" value="12"/>
        <value name="RPB10" caption="RPB10" value="13"/>
        <value name="RPA8" caption="RPA8" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="NMI_PINS" caption="Group4">
        <value name="RPA2" caption="RPA2" value="15"/>
        <value name="RPA6" caption="RPA6" value="1"/>
        <value name="RPA10" caption="RPA10" value="2"/>
        <value name="RPA14" caption="RPA14" value="3"/>
        <value name="RPB3" caption="RPB3" value="4"/>
        <value name="RPB7" caption="RPB7" value="5"/>
        <value name="RPB11" caption="RPB11" value="6"/>
        <value name="RPA1" caption="RPA1" value="7"/>
        <value name="RPA5" caption="RPA5" value="8"/>
        <value name="RPA9" caption="RPA9" value="9"/>
        <value name="RPA13" caption="RPA13" value="10"/>
        <value name="RPB2" caption="RPB2" value="11"/>
        <value name="RPB6" caption="RPB6" value="12"/>
        <value name="RPB10" caption="RPB10" value="13"/>
        <value name="RPA8" caption="RPA8" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM0P0_PINS" caption="Group2">
        <value name="RPA0" caption="RPA0" value="15"/>
        <value name="RPA4" caption="RPA4" value="1"/>
        <value name="RPA8" caption="RPA8" value="2"/>
        <value name="RPA12" caption="RPA12" value="3"/>
        <value name="RPB1" caption="RPB1" value="4"/>
        <value name="RPB5" caption="RPB5" value="5"/>
        <value name="RPB9" caption="RPB9" value="6"/>
        <value name="RPB13" caption="RPB13" value="7"/>
        <value name="RPA3" caption="RPA3" value="8"/>
        <value name="RPA7" caption="RPA7" value="9"/>
        <value name="RPA11" caption="RPA11" value="10"/>
        <value name="RPB0" caption="RPB0" value="11"/>
        <value name="RPB4" caption="RPB4" value="12"/>
        <value name="RPB8" caption="RPB8" value="13"/>
        <value name="RPB12" caption="RPB12" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM0P1_PINS" caption="Group3">
        <value name="RPA1" caption="RPA1" value="15"/>
        <value name="RPA5" caption="RPA5" value="1"/>
        <value name="RPA9" caption="RPA9" value="2"/>
        <value name="RPA13" caption="RPA13" value="3"/>
        <value name="RPB2" caption="RPB2" value="4"/>
        <value name="RPB6" caption="RPB6" value="5"/>
        <value name="RPB10" caption="RPB10" value="6"/>
        <value name="RPA0" caption="RPA0" value="7"/>
        <value name="RPA4" caption="RPA4" value="8"/>
        <value name="RPA8" caption="RPA8" value="9"/>
        <value name="RPA12" caption="RPA12" value="10"/>
        <value name="RPB1" caption="RPB1" value="11"/>
        <value name="RPB5" caption="RPB5" value="12"/>
        <value name="RPB9" caption="RPB9" value="13"/>
        <value name="RPB13" caption="RPB13" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM0P2_PINS" caption="Group4">
        <value name="RPA2" caption="RPA2" value="15"/>
        <value name="RPA6" caption="RPA6" value="1"/>
        <value name="RPA10" caption="RPA10" value="2"/>
        <value name="RPA14" caption="RPA14" value="3"/>
        <value name="RPB3" caption="RPB3" value="4"/>
        <value name="RPB7" caption="RPB7" value="5"/>
        <value name="RPB11" caption="RPB11" value="6"/>
        <value name="RPA1" caption="RPA1" value="7"/>
        <value name="RPA5" caption="RPA5" value="8"/>
        <value name="RPA9" caption="RPA9" value="9"/>
        <value name="RPA13" caption="RPA13" value="10"/>
        <value name="RPB2" caption="RPB2" value="11"/>
        <value name="RPB6" caption="RPB6" value="12"/>
        <value name="RPB10" caption="RPB10" value="13"/>
        <value name="RPA8" caption="RPA8" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM0P3_PINS" caption="Group1">
        <value name="RPA9" caption="RPA9" value="15"/>
        <value name="RPA3" caption="RPA3" value="1"/>
        <value name="RPA7" caption="RPA7" value="2"/>
        <value name="RPA11" caption="RPA11" value="3"/>
        <value name="RPB0" caption="RPB0" value="4"/>
        <value name="RPB4" caption="RPB4" value="5"/>
        <value name="RPB8" caption="RPB8" value="6"/>
        <value name="RPB12" caption="RPB12" value="7"/>
        <value name="RPA2" caption="RPA2" value="8"/>
        <value name="RPA6" caption="RPA6" value="9"/>
        <value name="RPA10" caption="RPA10" value="10"/>
        <value name="RPA14" caption="RPA14" value="11"/>
        <value name="RPB3" caption="RPB3" value="12"/>
        <value name="RPB7" caption="RPB7" value="13"/>
        <value name="RPB11" caption="RPB11" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM1P2_PINS" caption="Group1">
        <value name="RPA9" caption="RPA9" value="15"/>
        <value name="RPA3" caption="RPA3" value="1"/>
        <value name="RPA7" caption="RPA7" value="2"/>
        <value name="RPA11" caption="RPA11" value="3"/>
        <value name="RPB0" caption="RPB0" value="4"/>
        <value name="RPB4" caption="RPB4" value="5"/>
        <value name="RPB8" caption="RPB8" value="6"/>
        <value name="RPB12" caption="RPB12" value="7"/>
        <value name="RPA2" caption="RPA2" value="8"/>
        <value name="RPA6" caption="RPA6" value="9"/>
        <value name="RPA10" caption="RPA10" value="10"/>
        <value name="RPA14" caption="RPA14" value="11"/>
        <value name="RPB3" caption="RPB3" value="12"/>
        <value name="RPB7" caption="RPB7" value="13"/>
        <value name="RPB11" caption="RPB11" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM1P3_PINS" caption="Group2">
        <value name="RPA0" caption="RPA0" value="15"/>
        <value name="RPA4" caption="RPA4" value="1"/>
        <value name="RPA8" caption="RPA8" value="2"/>
        <value name="RPA12" caption="RPA12" value="3"/>
        <value name="RPB1" caption="RPB1" value="4"/>
        <value name="RPB5" caption="RPB5" value="5"/>
        <value name="RPB9" caption="RPB9" value="6"/>
        <value name="RPB13" caption="RPB13" value="7"/>
        <value name="RPA3" caption="RPA3" value="8"/>
        <value name="RPA7" caption="RPA7" value="9"/>
        <value name="RPA11" caption="RPA11" value="10"/>
        <value name="RPB0" caption="RPB0" value="11"/>
        <value name="RPB4" caption="RPB4" value="12"/>
        <value name="RPB8" caption="RPB8" value="13"/>
        <value name="RPB12" caption="RPB12" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM1P0_PINS" caption="Group3">
        <value name="RPA1" caption="RPA1" value="15"/>
        <value name="RPA5" caption="RPA5" value="1"/>
        <value name="RPA9" caption="RPA9" value="2"/>
        <value name="RPA13" caption="RPA13" value="3"/>
        <value name="RPB2" caption="RPB2" value="4"/>
        <value name="RPB6" caption="RPB6" value="5"/>
        <value name="RPB10" caption="RPB10" value="6"/>
        <value name="RPA0" caption="RPA0" value="7"/>
        <value name="RPA4" caption="RPA4" value="8"/>
        <value name="RPA8" caption="RPA8" value="9"/>
        <value name="RPA12" caption="RPA12" value="10"/>
        <value name="RPB1" caption="RPB1" value="11"/>
        <value name="RPB5" caption="RPB5" value="12"/>
        <value name="RPB9" caption="RPB9" value="13"/>
        <value name="RPB13" caption="RPB13" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM1P1_PINS" caption="Group4">
        <value name="RPA2" caption="RPA2" value="15"/>
        <value name="RPA6" caption="RPA6" value="1"/>
        <value name="RPA10" caption="RPA10" value="2"/>
        <value name="RPA14" caption="RPA14" value="3"/>
        <value name="RPB3" caption="RPB3" value="4"/>
        <value name="RPB7" caption="RPB7" value="5"/>
        <value name="RPB11" caption="RPB11" value="6"/>
        <value name="RPA1" caption="RPA1" value="7"/>
        <value name="RPA5" caption="RPA5" value="8"/>
        <value name="RPA9" caption="RPA9" value="9"/>
        <value name="RPA13" caption="RPA13" value="10"/>
        <value name="RPB2" caption="RPB2" value="11"/>
        <value name="RPB6" caption="RPB6" value="12"/>
        <value name="RPB10" caption="RPB10" value="13"/>
        <value name="RPA8" caption="RPA8" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM2P1_PINS" caption="Group1">
        <value name="RPA9" caption="RPA9" value="15"/>
        <value name="RPA3" caption="RPA3" value="1"/>
        <value name="RPA7" caption="RPA7" value="2"/>
        <value name="RPA11" caption="RPA11" value="3"/>
        <value name="RPB0" caption="RPB0" value="4"/>
        <value name="RPB4" caption="RPB4" value="5"/>
        <value name="RPB8" caption="RPB8" value="6"/>
        <value name="RPB12" caption="RPB12" value="7"/>
        <value name="RPA2" caption="RPA2" value="8"/>
        <value name="RPA6" caption="RPA6" value="9"/>
        <value name="RPA10" caption="RPA10" value="10"/>
        <value name="RPA14" caption="RPA14" value="11"/>
        <value name="RPB3" caption="RPB3" value="12"/>
        <value name="RPB7" caption="RPB7" value="13"/>
        <value name="RPB11" caption="RPB11" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM2P2_PINS" caption="Group2">
        <value name="RPA0" caption="RPA0" value="15"/>
        <value name="RPA4" caption="RPA4" value="1"/>
        <value name="RPA8" caption="RPA8" value="2"/>
        <value name="RPA12" caption="RPA12" value="3"/>
        <value name="RPB1" caption="RPB1" value="4"/>
        <value name="RPB5" caption="RPB5" value="5"/>
        <value name="RPB9" caption="RPB9" value="6"/>
        <value name="RPB13" caption="RPB13" value="7"/>
        <value name="RPA3" caption="RPA3" value="8"/>
        <value name="RPA7" caption="RPA7" value="9"/>
        <value name="RPA11" caption="RPA11" value="10"/>
        <value name="RPB0" caption="RPB0" value="11"/>
        <value name="RPB4" caption="RPB4" value="12"/>
        <value name="RPB8" caption="RPB8" value="13"/>
        <value name="RPB12" caption="RPB12" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM2P3_PINS" caption="Group3">
        <value name="RPA1" caption="RPA1" value="15"/>
        <value name="RPA5" caption="RPA5" value="1"/>
        <value name="RPA9" caption="RPA9" value="2"/>
        <value name="RPA13" caption="RPA13" value="3"/>
        <value name="RPB2" caption="RPB2" value="4"/>
        <value name="RPB6" caption="RPB6" value="5"/>
        <value name="RPB10" caption="RPB10" value="6"/>
        <value name="RPA0" caption="RPA0" value="7"/>
        <value name="RPA4" caption="RPA4" value="8"/>
        <value name="RPA8" caption="RPA8" value="9"/>
        <value name="RPA12" caption="RPA12" value="10"/>
        <value name="RPB1" caption="RPB1" value="11"/>
        <value name="RPB5" caption="RPB5" value="12"/>
        <value name="RPB9" caption="RPB9" value="13"/>
        <value name="RPB13" caption="RPB13" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM2P0_PINS" caption="Group4">
        <value name="RPA2" caption="RPA2" value="15"/>
        <value name="RPA6" caption="RPA6" value="1"/>
        <value name="RPA10" caption="RPA10" value="2"/>
        <value name="RPA14" caption="RPA14" value="3"/>
        <value name="RPB3" caption="RPB3" value="4"/>
        <value name="RPB7" caption="RPB7" value="5"/>
        <value name="RPB11" caption="RPB11" value="6"/>
        <value name="RPA1" caption="RPA1" value="7"/>
        <value name="RPA5" caption="RPA5" value="8"/>
        <value name="RPA9" caption="RPA9" value="9"/>
        <value name="RPA13" caption="RPA13" value="10"/>
        <value name="RPB2" caption="RPB2" value="11"/>
        <value name="RPB6" caption="RPB6" value="12"/>
        <value name="RPB10" caption="RPB10" value="13"/>
        <value name="RPA8" caption="RPA8" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM3P0_PINS" caption="Group1">
        <value name="RPA9" caption="RPA9" value="15"/>
        <value name="RPA3" caption="RPA3" value="1"/>
        <value name="RPA7" caption="RPA7" value="2"/>
        <value name="RPA11" caption="RPA11" value="3"/>
        <value name="RPB0" caption="RPB0" value="4"/>
        <value name="RPB4" caption="RPB4" value="5"/>
        <value name="RPB8" caption="RPB8" value="6"/>
        <value name="RPB12" caption="RPB12" value="7"/>
        <value name="RPA2" caption="RPA2" value="8"/>
        <value name="RPA6" caption="RPA6" value="9"/>
        <value name="RPA10" caption="RPA10" value="10"/>
        <value name="RPA14" caption="RPA14" value="11"/>
        <value name="RPB3" caption="RPB3" value="12"/>
        <value name="RPB7" caption="RPB7" value="13"/>
        <value name="RPB11" caption="RPB11" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM3P1_PINS" caption="Group2">
        <value name="RPA0" caption="RPA0" value="15"/>
        <value name="RPA4" caption="RPA4" value="1"/>
        <value name="RPA8" caption="RPA8" value="2"/>
        <value name="RPA12" caption="RPA12" value="3"/>
        <value name="RPB1" caption="RPB1" value="4"/>
        <value name="RPB5" caption="RPB5" value="5"/>
        <value name="RPB9" caption="RPB9" value="6"/>
        <value name="RPB13" caption="RPB13" value="7"/>
        <value name="RPA3" caption="RPA3" value="8"/>
        <value name="RPA7" caption="RPA7" value="9"/>
        <value name="RPA11" caption="RPA11" value="10"/>
        <value name="RPB0" caption="RPB0" value="11"/>
        <value name="RPB4" caption="RPB4" value="12"/>
        <value name="RPB8" caption="RPB8" value="13"/>
        <value name="RPB12" caption="RPB12" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM3P2_PINS" caption="Group3">
        <value name="RPA1" caption="RPA1" value="15"/>
        <value name="RPA5" caption="RPA5" value="1"/>
        <value name="RPA9" caption="RPA9" value="2"/>
        <value name="RPA13" caption="RPA13" value="3"/>
        <value name="RPB2" caption="RPB2" value="4"/>
        <value name="RPB6" caption="RPB6" value="5"/>
        <value name="RPB10" caption="RPB10" value="6"/>
        <value name="RPA0" caption="RPA0" value="7"/>
        <value name="RPA4" caption="RPA4" value="8"/>
        <value name="RPA8" caption="RPA8" value="9"/>
        <value name="RPA12" caption="RPA12" value="10"/>
        <value name="RPB1" caption="RPB1" value="11"/>
        <value name="RPB5" caption="RPB5" value="12"/>
        <value name="RPB9" caption="RPB9" value="13"/>
        <value name="RPB13" caption="RPB13" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="SCOM3P3_PINS" caption="Group4">
        <value name="RPA2" caption="RPA2" value="15"/>
        <value name="RPA6" caption="RPA6" value="1"/>
        <value name="RPA10" caption="RPA10" value="2"/>
        <value name="RPA14" caption="RPA14" value="3"/>
        <value name="RPB3" caption="RPB3" value="4"/>
        <value name="RPB7" caption="RPB7" value="5"/>
        <value name="RPB11" caption="RPB11" value="6"/>
        <value name="RPA1" caption="RPA1" value="7"/>
        <value name="RPA5" caption="RPA5" value="8"/>
        <value name="RPA9" caption="RPA9" value="9"/>
        <value name="RPA13" caption="RPA13" value="10"/>
        <value name="RPB2" caption="RPB2" value="11"/>
        <value name="RPB6" caption="RPB6" value="12"/>
        <value name="RPB10" caption="RPB10" value="13"/>
        <value name="RPA8" caption="RPA8" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="QSCK_PINS" caption="Group1">
        <value name="RPA9" caption="RPA9" value="15"/>
        <value name="RPA3" caption="RPA3" value="1"/>
        <value name="RPA7" caption="RPA7" value="2"/>
        <value name="RPA11" caption="RPA11" value="3"/>
        <value name="RPB0" caption="RPB0" value="4"/>
        <value name="RPB4" caption="RPB4" value="5"/>
        <value name="RPB8" caption="RPB8" value="6"/>
        <value name="RPB12" caption="RPB12" value="7"/>
        <value name="RPA2" caption="RPA2" value="8"/>
        <value name="RPA6" caption="RPA6" value="9"/>
        <value name="RPA10" caption="RPA10" value="10"/>
        <value name="RPA14" caption="RPA14" value="11"/>
        <value name="RPB3" caption="RPB3" value="12"/>
        <value name="RPB7" caption="RPB7" value="13"/>
        <value name="RPB11" caption="RPB11" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="QD0_PINS" caption="Group4">
        <value name="RPA2" caption="RPA2" value="15"/>
        <value name="RPA6" caption="RPA6" value="1"/>
        <value name="RPA10" caption="RPA10" value="2"/>
        <value name="RPA14" caption="RPA14" value="3"/>
        <value name="RPB3" caption="RPB3" value="4"/>
        <value name="RPB7" caption="RPB7" value="5"/>
        <value name="RPB11" caption="RPB11" value="6"/>
        <value name="RPA1" caption="RPA1" value="7"/>
        <value name="RPA5" caption="RPA5" value="8"/>
        <value name="RPA9" caption="RPA9" value="9"/>
        <value name="RPA13" caption="RPA13" value="10"/>
        <value name="RPB2" caption="RPB2" value="11"/>
        <value name="RPB6" caption="RPB6" value="12"/>
        <value name="RPB10" caption="RPB10" value="13"/>
        <value name="RPA8" caption="RPA8" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="QD1_PINS" caption="Group1">
        <value name="RPA9" caption="RPA9" value="15"/>
        <value name="RPA3" caption="RPA3" value="1"/>
        <value name="RPA7" caption="RPA7" value="2"/>
        <value name="RPA11" caption="RPA11" value="3"/>
        <value name="RPB0" caption="RPB0" value="4"/>
        <value name="RPB4" caption="RPB4" value="5"/>
        <value name="RPB8" caption="RPB8" value="6"/>
        <value name="RPB12" caption="RPB12" value="7"/>
        <value name="RPA2" caption="RPA2" value="8"/>
        <value name="RPA6" caption="RPA6" value="9"/>
        <value name="RPA10" caption="RPA10" value="10"/>
        <value name="RPA14" caption="RPA14" value="11"/>
        <value name="RPB3" caption="RPB3" value="12"/>
        <value name="RPB7" caption="RPB7" value="13"/>
        <value name="RPB11" caption="RPB11" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="QD2_PINS" caption="Group2">
        <value name="RPA0" caption="RPA0" value="15"/>
        <value name="RPA4" caption="RPA4" value="1"/>
        <value name="RPA8" caption="RPA8" value="2"/>
        <value name="RPA12" caption="RPA12" value="3"/>
        <value name="RPB1" caption="RPB1" value="4"/>
        <value name="RPB5" caption="RPB5" value="5"/>
        <value name="RPB9" caption="RPB9" value="6"/>
        <value name="RPB13" caption="RPB13" value="7"/>
        <value name="RPA3" caption="RPA3" value="8"/>
        <value name="RPA7" caption="RPA7" value="9"/>
        <value name="RPA11" caption="RPA11" value="10"/>
        <value name="RPB0" caption="RPB0" value="11"/>
        <value name="RPB4" caption="RPB4" value="12"/>
        <value name="RPB8" caption="RPB8" value="13"/>
        <value name="RPB12" caption="RPB12" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="QD3_PINS" caption="Group3">
        <value name="RPA1" caption="RPA1" value="15"/>
        <value name="RPA5" caption="RPA5" value="1"/>
        <value name="RPA9" caption="RPA9" value="2"/>
        <value name="RPA13" caption="RPA13" value="3"/>
        <value name="RPB2" caption="RPB2" value="4"/>
        <value name="RPB6" caption="RPB6" value="5"/>
        <value name="RPB10" caption="RPB10" value="6"/>
        <value name="RPA0" caption="RPA0" value="7"/>
        <value name="RPA4" caption="RPA4" value="8"/>
        <value name="RPA8" caption="RPA8" value="9"/>
        <value name="RPA12" caption="RPA12" value="10"/>
        <value name="RPB1" caption="RPB1" value="11"/>
        <value name="RPB5" caption="RPB5" value="12"/>
        <value name="RPB9" caption="RPB9" value="13"/>
        <value name="RPB13" caption="RPB13" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="REFI_PINS" caption="Group1">
        <value name="RPA9" caption="RPA9" value="15"/>
        <value name="RPA3" caption="RPA3" value="1"/>
        <value name="RPA7" caption="RPA7" value="2"/>
        <value name="RPA11" caption="RPA11" value="3"/>
        <value name="RPB0" caption="RPB0" value="4"/>
        <value name="RPB4" caption="RPB4" value="5"/>
        <value name="RPB8" caption="RPB8" value="6"/>
        <value name="RPB12" caption="RPB12" value="7"/>
        <value name="RPA2" caption="RPA2" value="8"/>
        <value name="RPA6" caption="RPA6" value="9"/>
        <value name="RPA10" caption="RPA10" value="10"/>
        <value name="RPA14" caption="RPA14" value="11"/>
        <value name="RPB3" caption="RPB3" value="12"/>
        <value name="RPB7" caption="RPB7" value="13"/>
        <value name="RPB11" caption="RPB11" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="CCLIN0_PINS" caption="Group1">
        <value name="RPA9" caption="RPA9" value="15"/>
        <value name="RPA3" caption="RPA3" value="1"/>
        <value name="RPA7" caption="RPA7" value="2"/>
        <value name="RPA11" caption="RPA11" value="3"/>
        <value name="RPB0" caption="RPB0" value="4"/>
        <value name="RPB4" caption="RPB4" value="5"/>
        <value name="RPB8" caption="RPB8" value="6"/>
        <value name="RPB12" caption="RPB12" value="7"/>
        <value name="RPA2" caption="RPA2" value="8"/>
        <value name="RPA6" caption="RPA6" value="9"/>
        <value name="RPA10" caption="RPA10" value="10"/>
        <value name="RPA14" caption="RPA14" value="11"/>
        <value name="RPB3" caption="RPB3" value="12"/>
        <value name="RPB7" caption="RPB7" value="13"/>
        <value name="RPB11" caption="RPB11" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="CCLIN1_PINS" caption="Group2">
        <value name="RPA0" caption="RPA0" value="15"/>
        <value name="RPA4" caption="RPA4" value="1"/>
        <value name="RPA8" caption="RPA8" value="2"/>
        <value name="RPA12" caption="RPA12" value="3"/>
        <value name="RPB1" caption="RPB1" value="4"/>
        <value name="RPB5" caption="RPB5" value="5"/>
        <value name="RPB9" caption="RPB9" value="6"/>
        <value name="RPB13" caption="RPB13" value="7"/>
        <value name="RPA3" caption="RPA3" value="8"/>
        <value name="RPA7" caption="RPA7" value="9"/>
        <value name="RPA11" caption="RPA11" value="10"/>
        <value name="RPB0" caption="RPB0" value="11"/>
        <value name="RPB4" caption="RPB4" value="12"/>
        <value name="RPB8" caption="RPB8" value="13"/>
        <value name="RPB12" caption="RPB12" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="CCLIN2_PINS" caption="Group3">
        <value name="RPA1" caption="RPA1" value="15"/>
        <value name="RPA5" caption="RPA5" value="1"/>
        <value name="RPA9" caption="RPA9" value="2"/>
        <value name="RPA13" caption="RPA13" value="3"/>
        <value name="RPB2" caption="RPB2" value="4"/>
        <value name="RPB6" caption="RPB6" value="5"/>
        <value name="RPB10" caption="RPB10" value="6"/>
        <value name="RPA0" caption="RPA0" value="7"/>
        <value name="RPA4" caption="RPA4" value="8"/>
        <value name="RPA8" caption="RPA8" value="9"/>
        <value name="RPA12" caption="RPA12" value="10"/>
        <value name="RPB1" caption="RPB1" value="11"/>
        <value name="RPB5" caption="RPB5" value="12"/>
        <value name="RPB9" caption="RPB9" value="13"/>
        <value name="RPB13" caption="RPB13" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="CCLIN3_PINS" caption="Group1">
        <value name="RPA9" caption="RPA9" value="15"/>
        <value name="RPA3" caption="RPA3" value="1"/>
        <value name="RPA7" caption="RPA7" value="2"/>
        <value name="RPA11" caption="RPA11" value="3"/>
        <value name="RPB0" caption="RPB0" value="4"/>
        <value name="RPB4" caption="RPB4" value="5"/>
        <value name="RPB8" caption="RPB8" value="6"/>
        <value name="RPB12" caption="RPB12" value="7"/>
        <value name="RPA2" caption="RPA2" value="8"/>
        <value name="RPA6" caption="RPA6" value="9"/>
        <value name="RPA10" caption="RPA10" value="10"/>
        <value name="RPA14" caption="RPA14" value="11"/>
        <value name="RPB3" caption="RPB3" value="12"/>
        <value name="RPB7" caption="RPB7" value="13"/>
        <value name="RPB11" caption="RPB11" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="CCLIN4_PINS" caption="Group2">
        <value name="RPA0" caption="RPA0" value="15"/>
        <value name="RPA4" caption="RPA4" value="1"/>
        <value name="RPA8" caption="RPA8" value="2"/>
        <value name="RPA12" caption="RPA12" value="3"/>
        <value name="RPB1" caption="RPB1" value="4"/>
        <value name="RPB5" caption="RPB5" value="5"/>
        <value name="RPB9" caption="RPB9" value="6"/>
        <value name="RPB13" caption="RPB13" value="7"/>
        <value name="RPA3" caption="RPA3" value="8"/>
        <value name="RPA7" caption="RPA7" value="9"/>
        <value name="RPA11" caption="RPA11" value="10"/>
        <value name="RPB0" caption="RPB0" value="11"/>
        <value name="RPB4" caption="RPB4" value="12"/>
        <value name="RPB8" caption="RPB8" value="13"/>
        <value name="RPB12" caption="RPB12" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="CCLIN5_PINS" caption="Group3">
        <value name="RPA1" caption="RPA1" value="15"/>
        <value name="RPA5" caption="RPA5" value="1"/>
        <value name="RPA9" caption="RPA9" value="2"/>
        <value name="RPA13" caption="RPA13" value="3"/>
        <value name="RPB2" caption="RPB2" value="4"/>
        <value name="RPB6" caption="RPB6" value="5"/>
        <value name="RPB10" caption="RPB10" value="6"/>
        <value name="RPA0" caption="RPA0" value="7"/>
        <value name="RPA4" caption="RPA4" value="8"/>
        <value name="RPA8" caption="RPA8" value="9"/>
        <value name="RPA12" caption="RPA12" value="10"/>
        <value name="RPB1" caption="RPB1" value="11"/>
        <value name="RPB5" caption="RPB5" value="12"/>
        <value name="RPB9" caption="RPB9" value="13"/>
        <value name="RPB13" caption="RPB13" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="TC0WO0G1_PINS" caption="Group1">
        <value name="RPA9" caption="RPA9" value="15"/>
        <value name="RPA3" caption="RPA3" value="1"/>
        <value name="RPA7" caption="RPA7" value="2"/>
        <value name="RPA11" caption="RPA11" value="3"/>
        <value name="RPB0" caption="RPB0" value="4"/>
        <value name="RPB4" caption="RPB4" value="5"/>
        <value name="RPB8" caption="RPB8" value="6"/>
        <value name="RPB12" caption="RPB12" value="7"/>
        <value name="RPA2" caption="RPA2" value="8"/>
        <value name="RPA6" caption="RPA6" value="9"/>
        <value name="RPA10" caption="RPA10" value="10"/>
        <value name="RPA14" caption="RPA14" value="11"/>
        <value name="RPB3" caption="RPB3" value="12"/>
        <value name="RPB7" caption="RPB7" value="13"/>
        <value name="RPB11" caption="RPB11" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="TC0WO0G2_PINS" caption="Group2">
        <value name="RPA0" caption="RPA0" value="15"/>
        <value name="RPA4" caption="RPA4" value="1"/>
        <value name="RPA8" caption="RPA8" value="2"/>
        <value name="RPA12" caption="RPA12" value="3"/>
        <value name="RPB1" caption="RPB1" value="4"/>
        <value name="RPB5" caption="RPB5" value="5"/>
        <value name="RPB9" caption="RPB9" value="6"/>
        <value name="RPB13" caption="RPB13" value="7"/>
        <value name="RPA3" caption="RPA3" value="8"/>
        <value name="RPA7" caption="RPA7" value="9"/>
        <value name="RPA11" caption="RPA11" value="10"/>
        <value name="RPB0" caption="RPB0" value="11"/>
        <value name="RPB4" caption="RPB4" value="12"/>
        <value name="RPB8" caption="RPB8" value="13"/>
        <value name="RPB12" caption="RPB12" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="TC0WO1G3_PINS" caption="Group3">
        <value name="RPA1" caption="RPA1" value="15"/>
        <value name="RPA5" caption="RPA5" value="1"/>
        <value name="RPA9" caption="RPA9" value="2"/>
        <value name="RPA13" caption="RPA13" value="3"/>
        <value name="RPB2" caption="RPB2" value="4"/>
        <value name="RPB6" caption="RPB6" value="5"/>
        <value name="RPB10" caption="RPB10" value="6"/>
        <value name="RPA0" caption="RPA0" value="7"/>
        <value name="RPA4" caption="RPA4" value="8"/>
        <value name="RPA8" caption="RPA8" value="9"/>
        <value name="RPA12" caption="RPA12" value="10"/>
        <value name="RPB1" caption="RPB1" value="11"/>
        <value name="RPB5" caption="RPB5" value="12"/>
        <value name="RPB9" caption="RPB9" value="13"/>
        <value name="RPB13" caption="RPB13" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="TC0WO1G4_PINS" caption="Group4">
        <value name="RPA2" caption="RPA2" value="15"/>
        <value name="RPA6" caption="RPA6" value="1"/>
        <value name="RPA10" caption="RPA10" value="2"/>
        <value name="RPA14" caption="RPA14" value="3"/>
        <value name="RPB3" caption="RPB3" value="4"/>
        <value name="RPB7" caption="RPB7" value="5"/>
        <value name="RPB11" caption="RPB11" value="6"/>
        <value name="RPA1" caption="RPA1" value="7"/>
        <value name="RPA5" caption="RPA5" value="8"/>
        <value name="RPA9" caption="RPA9" value="9"/>
        <value name="RPA13" caption="RPA13" value="10"/>
        <value name="RPB2" caption="RPB2" value="11"/>
        <value name="RPB6" caption="RPB6" value="12"/>
        <value name="RPB10" caption="RPB10" value="13"/>
        <value name="RPA8" caption="RPA8" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="TC1WO0G1_PINS" caption="Group1">
        <value name="RPA9" caption="RPA9" value="15"/>
        <value name="RPA3" caption="RPA3" value="1"/>
        <value name="RPA7" caption="RPA7" value="2"/>
        <value name="RPA11" caption="RPA11" value="3"/>
        <value name="RPB0" caption="RPB0" value="4"/>
        <value name="RPB4" caption="RPB4" value="5"/>
        <value name="RPB8" caption="RPB8" value="6"/>
        <value name="RPB12" caption="RPB12" value="7"/>
        <value name="RPA2" caption="RPA2" value="8"/>
        <value name="RPA6" caption="RPA6" value="9"/>
        <value name="RPA10" caption="RPA10" value="10"/>
        <value name="RPA14" caption="RPA14" value="11"/>
        <value name="RPB3" caption="RPB3" value="12"/>
        <value name="RPB7" caption="RPB7" value="13"/>
        <value name="RPB11" caption="RPB11" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="TC1WO1G2_PINS" caption="Group2">
        <value name="RPA0" caption="RPA0" value="15"/>
        <value name="RPA4" caption="RPA4" value="1"/>
        <value name="RPA8" caption="RPA8" value="2"/>
        <value name="RPA12" caption="RPA12" value="3"/>
        <value name="RPB1" caption="RPB1" value="4"/>
        <value name="RPB5" caption="RPB5" value="5"/>
        <value name="RPB9" caption="RPB9" value="6"/>
        <value name="RPB13" caption="RPB13" value="7"/>
        <value name="RPA3" caption="RPA3" value="8"/>
        <value name="RPA7" caption="RPA7" value="9"/>
        <value name="RPA11" caption="RPA11" value="10"/>
        <value name="RPB0" caption="RPB0" value="11"/>
        <value name="RPB4" caption="RPB4" value="12"/>
        <value name="RPB8" caption="RPB8" value="13"/>
        <value name="RPB12" caption="RPB12" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="TC2WO0G1_PINS" caption="Group1">
        <value name="RPA9" caption="RPA9" value="15"/>
        <value name="RPA3" caption="RPA3" value="1"/>
        <value name="RPA7" caption="RPA7" value="2"/>
        <value name="RPA11" caption="RPA11" value="3"/>
        <value name="RPB0" caption="RPB0" value="4"/>
        <value name="RPB4" caption="RPB4" value="5"/>
        <value name="RPB8" caption="RPB8" value="6"/>
        <value name="RPB12" caption="RPB12" value="7"/>
        <value name="RPA2" caption="RPA2" value="8"/>
        <value name="RPA6" caption="RPA6" value="9"/>
        <value name="RPA10" caption="RPA10" value="10"/>
        <value name="RPA14" caption="RPA14" value="11"/>
        <value name="RPB3" caption="RPB3" value="12"/>
        <value name="RPB7" caption="RPB7" value="13"/>
        <value name="RPB11" caption="RPB11" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="TC2WO0G3_PINS" caption="Group3">
        <value name="RPA1" caption="RPA1" value="15"/>
        <value name="RPA5" caption="RPA5" value="1"/>
        <value name="RPA9" caption="RPA9" value="2"/>
        <value name="RPA13" caption="RPA13" value="3"/>
        <value name="RPB2" caption="RPB2" value="4"/>
        <value name="RPB6" caption="RPB6" value="5"/>
        <value name="RPB10" caption="RPB10" value="6"/>
        <value name="RPA0" caption="RPA0" value="7"/>
        <value name="RPA4" caption="RPA4" value="8"/>
        <value name="RPA8" caption="RPA8" value="9"/>
        <value name="RPA12" caption="RPA12" value="10"/>
        <value name="RPB1" caption="RPB1" value="11"/>
        <value name="RPB5" caption="RPB5" value="12"/>
        <value name="RPB9" caption="RPB9" value="13"/>
        <value name="RPB13" caption="RPB13" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="TC2WO1G2_PINS" caption="Group2">
        <value name="RPA0" caption="RPA0" value="15"/>
        <value name="RPA4" caption="RPA4" value="1"/>
        <value name="RPA8" caption="RPA8" value="2"/>
        <value name="RPA12" caption="RPA12" value="3"/>
        <value name="RPB1" caption="RPB1" value="4"/>
        <value name="RPB5" caption="RPB5" value="5"/>
        <value name="RPB9" caption="RPB9" value="6"/>
        <value name="RPB13" caption="RPB13" value="7"/>
        <value name="RPA3" caption="RPA3" value="8"/>
        <value name="RPA7" caption="RPA7" value="9"/>
        <value name="RPA11" caption="RPA11" value="10"/>
        <value name="RPB0" caption="RPB0" value="11"/>
        <value name="RPB4" caption="RPB4" value="12"/>
        <value name="RPB8" caption="RPB8" value="13"/>
        <value name="RPB12" caption="RPB12" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="TC2WO1G4_PINS" caption="Group4">
        <value name="RPA2" caption="RPA2" value="15"/>
        <value name="RPA6" caption="RPA6" value="1"/>
        <value name="RPA10" caption="RPA10" value="2"/>
        <value name="RPA14" caption="RPA14" value="3"/>
        <value name="RPB3" caption="RPB3" value="4"/>
        <value name="RPB7" caption="RPB7" value="5"/>
        <value name="RPB11" caption="RPB11" value="6"/>
        <value name="RPA1" caption="RPA1" value="7"/>
        <value name="RPA5" caption="RPA5" value="8"/>
        <value name="RPA9" caption="RPA9" value="9"/>
        <value name="RPA13" caption="RPA13" value="10"/>
        <value name="RPB2" caption="RPB2" value="11"/>
        <value name="RPB6" caption="RPB6" value="12"/>
        <value name="RPB10" caption="RPB10" value="13"/>
        <value name="RPA8" caption="RPA8" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="TC3WO0G1_PINS" caption="Group1">
        <value name="RPA9" caption="RPA9" value="15"/>
        <value name="RPA3" caption="RPA3" value="1"/>
        <value name="RPA7" caption="RPA7" value="2"/>
        <value name="RPA11" caption="RPA11" value="3"/>
        <value name="RPB0" caption="RPB0" value="4"/>
        <value name="RPB4" caption="RPB4" value="5"/>
        <value name="RPB8" caption="RPB8" value="6"/>
        <value name="RPB12" caption="RPB12" value="7"/>
        <value name="RPA2" caption="RPA2" value="8"/>
        <value name="RPA6" caption="RPA6" value="9"/>
        <value name="RPA10" caption="RPA10" value="10"/>
        <value name="RPA14" caption="RPA14" value="11"/>
        <value name="RPB3" caption="RPB3" value="12"/>
        <value name="RPB7" caption="RPB7" value="13"/>
        <value name="RPB11" caption="RPB11" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="TC3WO0G3_PINS" caption="Group3">
        <value name="RPA1" caption="RPA1" value="15"/>
        <value name="RPA5" caption="RPA5" value="1"/>
        <value name="RPA9" caption="RPA9" value="2"/>
        <value name="RPA13" caption="RPA13" value="3"/>
        <value name="RPB2" caption="RPB2" value="4"/>
        <value name="RPB6" caption="RPB6" value="5"/>
        <value name="RPB10" caption="RPB10" value="6"/>
        <value name="RPA0" caption="RPA0" value="7"/>
        <value name="RPA4" caption="RPA4" value="8"/>
        <value name="RPA8" caption="RPA8" value="9"/>
        <value name="RPA12" caption="RPA12" value="10"/>
        <value name="RPB1" caption="RPB1" value="11"/>
        <value name="RPB5" caption="RPB5" value="12"/>
        <value name="RPB9" caption="RPB9" value="13"/>
        <value name="RPB13" caption="RPB13" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="TC3WO1G2_PINS" caption="Group2">
        <value name="RPA0" caption="RPA0" value="15"/>
        <value name="RPA4" caption="RPA4" value="1"/>
        <value name="RPA8" caption="RPA8" value="2"/>
        <value name="RPA12" caption="RPA12" value="3"/>
        <value name="RPB1" caption="RPB1" value="4"/>
        <value name="RPB5" caption="RPB5" value="5"/>
        <value name="RPB9" caption="RPB9" value="6"/>
        <value name="RPB13" caption="RPB13" value="7"/>
        <value name="RPA3" caption="RPA3" value="8"/>
        <value name="RPA7" caption="RPA7" value="9"/>
        <value name="RPA11" caption="RPA11" value="10"/>
        <value name="RPB0" caption="RPB0" value="11"/>
        <value name="RPB4" caption="RPB4" value="12"/>
        <value name="RPB8" caption="RPB8" value="13"/>
        <value name="RPB12" caption="RPB12" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <value-group name="TC3WO1G4_PINS" caption="Group4">
        <value name="RPA2" caption="RPA2" value="15"/>
        <value name="RPA6" caption="RPA6" value="1"/>
        <value name="RPA10" caption="RPA10" value="2"/>
        <value name="RPA14" caption="RPA14" value="3"/>
        <value name="RPB3" caption="RPB3" value="4"/>
        <value name="RPB7" caption="RPB7" value="5"/>
        <value name="RPB11" caption="RPB11" value="6"/>
        <value name="RPA1" caption="RPA1" value="7"/>
        <value name="RPA5" caption="RPA5" value="8"/>
        <value name="RPA9" caption="RPA9" value="9"/>
        <value name="RPA13" caption="RPA13" value="10"/>
        <value name="RPB2" caption="RPB2" value="11"/>
        <value name="RPB6" caption="RPB6" value="12"/>
        <value name="RPB10" caption="RPB10" value="13"/>
        <value name="RPA8" caption="RPA8" value="14"/>
        <value name="OFF" caption="OFF" value="0"/>
      </value-group>
      <!-- OUTPUT pin group values -->
      <value-group name="RPA0G2_PINS" caption="Group2">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="1"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="2"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="3"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="4"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="5"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="6"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="7"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="8"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="9"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="10"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="11"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="12"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="13"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="14"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="15"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO2" caption="REFO2" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD0" caption="QD0" value="25"/>
        <value name="QD3" caption="QD3" value="26"/>
        <value name="QD2" caption="QD2" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS1" caption="TSTBUS1" value="29"/>
        <value name="TSTBUS5" caption="TSTBUS5" value="30"/>
        <value name="TSTBUS9" caption="TSTBUS9" value="31"/>
      </value-group>
      <value-group name="RPA0G3_PINS" caption="Group3">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="1"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="2"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="3"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="4"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="5"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="6"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="7"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="8"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="9"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="10"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="11"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="12"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="13"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="14"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="15"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO3" caption="REFO3" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD1" caption="QD1" value="25"/>
        <value name="QD0" caption="QD0" value="26"/>
        <value name="QD3" caption="QD3" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS2" caption="TSTBUS2" value="29"/>
        <value name="TSTBUS6" caption="TSTBUS6" value="30"/>
        <value name="TSTBUS10" caption="TSTBUS10" value="31"/>
      </value-group>
      <value-group name="RPA1G3_PINS" caption="Group3">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="1"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="2"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="3"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="4"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="5"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="6"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="7"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="8"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="9"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="10"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="11"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="12"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="13"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="14"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="15"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO3" caption="REFO3" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD1" caption="QD1" value="25"/>
        <value name="QD0" caption="QD0" value="26"/>
        <value name="QD3" caption="QD3" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS2" caption="TSTBUS2" value="29"/>
        <value name="TSTBUS6" caption="TSTBUS6" value="30"/>
        <value name="TSTBUS10" caption="TSTBUS10" value="31"/>
      </value-group>
      <value-group name="RPA1G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPA2G1_PINS" caption="Group1">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="1"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="2"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="3"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="4"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="5"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="6"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="7"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="8"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="9"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="10"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="11"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="12"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="13"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="14"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="15"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO1" caption="REFO1" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD3" caption="QD3" value="25"/>
        <value name="QD2" caption="QD2" value="26"/>
        <value name="QD1" caption="QD1" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS0" caption="TSTBUS0" value="29"/>
        <value name="TSTBUS4" caption="TSTBUS4" value="30"/>
        <value name="TSTBUS8" caption="TSTBUS8" value="31"/>
      </value-group>
      <value-group name="RPA2G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPA3G1_PINS" caption="Group1">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="1"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="2"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="3"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="4"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="5"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="6"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="7"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="8"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="9"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="10"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="11"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="12"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="13"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="14"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="15"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO1" caption="REFO1" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD3" caption="QD3" value="25"/>
        <value name="QD2" caption="QD2" value="26"/>
        <value name="QD1" caption="QD1" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS0" caption="TSTBUS0" value="29"/>
        <value name="TSTBUS4" caption="TSTBUS4" value="30"/>
        <value name="TSTBUS8" caption="TSTBUS8" value="31"/>
      </value-group>
      <value-group name="RPA3G2_PINS" caption="Group2">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="1"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="2"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="3"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="4"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="5"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="6"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="7"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="8"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="9"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="10"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="11"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="12"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="13"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="14"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="15"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO2" caption="REFO2" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD0" caption="QD0" value="25"/>
        <value name="QD3" caption="QD3" value="26"/>
        <value name="QD2" caption="QD2" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS1" caption="TSTBUS1" value="29"/>
        <value name="TSTBUS5" caption="TSTBUS5" value="30"/>
        <value name="TSTBUS9" caption="TSTBUS9" value="31"/>
      </value-group>
      <value-group name="RPA3G3_PINS" caption="Group3">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="1"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="2"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="3"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="4"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="5"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="6"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="7"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="8"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="9"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="10"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="11"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="12"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="13"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="14"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="15"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO3" caption="REFO3" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD1" caption="QD1" value="25"/>
        <value name="QD0" caption="QD0" value="26"/>
        <value name="QD3" caption="QD3" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS2" caption="TSTBUS2" value="29"/>
        <value name="TSTBUS6" caption="TSTBUS6" value="30"/>
        <value name="TSTBUS10" caption="TSTBUS10" value="31"/>
      </value-group>
      <value-group name="RPA4G2_PINS" caption="Group2">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="1"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="2"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="3"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="4"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="5"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="6"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="7"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="8"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="9"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="10"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="11"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="12"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="13"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="14"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="15"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO2" caption="REFO2" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD0" caption="QD0" value="25"/>
        <value name="QD3" caption="QD3" value="26"/>
        <value name="QD2" caption="QD2" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS1" caption="TSTBUS1" value="29"/>
        <value name="TSTBUS5" caption="TSTBUS5" value="30"/>
        <value name="TSTBUS9" caption="TSTBUS9" value="31"/>
      </value-group>
      <value-group name="RPA4G3_PINS" caption="Group3">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="1"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="2"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="3"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="4"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="5"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="6"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="7"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="8"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="9"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="10"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="11"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="12"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="13"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="14"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="15"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO3" caption="REFO3" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD1" caption="QD1" value="25"/>
        <value name="QD0" caption="QD0" value="26"/>
        <value name="QD3" caption="QD3" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS2" caption="TSTBUS2" value="29"/>
        <value name="TSTBUS6" caption="TSTBUS6" value="30"/>
        <value name="TSTBUS10" caption="TSTBUS10" value="31"/>
      </value-group>
      <value-group name="RPA4G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPA5G1_PINS" caption="Group1">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="1"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="2"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="3"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="4"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="5"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="6"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="7"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="8"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="9"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="10"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="11"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="12"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="13"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="14"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="15"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO1" caption="REFO1" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD3" caption="QD3" value="25"/>
        <value name="QD2" caption="QD2" value="26"/>
        <value name="QD1" caption="QD1" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS0" caption="TSTBUS0" value="29"/>
        <value name="TSTBUS4" caption="TSTBUS4" value="30"/>
        <value name="TSTBUS8" caption="TSTBUS8" value="31"/>
      </value-group>
      <value-group name="RPA5G3_PINS" caption="Group3">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="1"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="2"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="3"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="4"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="5"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="6"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="7"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="8"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="9"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="10"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="11"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="12"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="13"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="14"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="15"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO3" caption="REFO3" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD1" caption="QD1" value="25"/>
        <value name="QD0" caption="QD0" value="26"/>
        <value name="QD3" caption="QD3" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS2" caption="TSTBUS2" value="29"/>
        <value name="TSTBUS6" caption="TSTBUS6" value="30"/>
        <value name="TSTBUS10" caption="TSTBUS10" value="31"/>
      </value-group>
      <value-group name="RPA5G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPA6G1_PINS" caption="Group1">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="1"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="2"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="3"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="4"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="5"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="6"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="7"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="8"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="9"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="10"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="11"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="12"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="13"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="14"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="15"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO1" caption="REFO1" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD3" caption="QD3" value="25"/>
        <value name="QD2" caption="QD2" value="26"/>
        <value name="QD1" caption="QD1" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS0" caption="TSTBUS0" value="29"/>
        <value name="TSTBUS4" caption="TSTBUS4" value="30"/>
        <value name="TSTBUS8" caption="TSTBUS8" value="31"/>
      </value-group>
      <value-group name="RPA6G2_PINS" caption="Group2">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="1"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="2"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="3"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="4"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="5"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="6"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="7"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="8"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="9"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="10"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="11"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="12"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="13"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="14"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="15"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO2" caption="REFO2" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD0" caption="QD0" value="25"/>
        <value name="QD3" caption="QD3" value="26"/>
        <value name="QD2" caption="QD2" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS1" caption="TSTBUS1" value="29"/>
        <value name="TSTBUS5" caption="TSTBUS5" value="30"/>
        <value name="TSTBUS9" caption="TSTBUS9" value="31"/>
      </value-group>
      <value-group name="RPA6G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPA7G1_PINS" caption="Group1">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="1"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="2"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="3"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="4"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="5"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="6"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="7"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="8"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="9"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="10"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="11"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="12"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="13"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="14"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="15"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO1" caption="REFO1" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD3" caption="QD3" value="25"/>
        <value name="QD2" caption="QD2" value="26"/>
        <value name="QD1" caption="QD1" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS0" caption="TSTBUS0" value="29"/>
        <value name="TSTBUS4" caption="TSTBUS4" value="30"/>
        <value name="TSTBUS8" caption="TSTBUS8" value="31"/>
      </value-group>
      <value-group name="RPA7G2_PINS" caption="Group2">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="1"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="2"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="3"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="4"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="5"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="6"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="7"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="8"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="9"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="10"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="11"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="12"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="13"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="14"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="15"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO2" caption="REFO2" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD0" caption="QD0" value="25"/>
        <value name="QD3" caption="QD3" value="26"/>
        <value name="QD2" caption="QD2" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS1" caption="TSTBUS1" value="29"/>
        <value name="TSTBUS5" caption="TSTBUS5" value="30"/>
        <value name="TSTBUS9" caption="TSTBUS9" value="31"/>
      </value-group>
      <value-group name="RPA8G2_PINS" caption="Group2">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="1"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="2"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="3"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="4"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="5"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="6"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="7"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="8"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="9"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="10"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="11"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="12"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="13"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="14"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="15"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO2" caption="REFO2" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD0" caption="QD0" value="25"/>
        <value name="QD3" caption="QD3" value="26"/>
        <value name="QD2" caption="QD2" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS1" caption="TSTBUS1" value="29"/>
        <value name="TSTBUS5" caption="TSTBUS5" value="30"/>
        <value name="TSTBUS9" caption="TSTBUS9" value="31"/>
      </value-group>
      <value-group name="RPA8G3_PINS" caption="Group3">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="1"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="2"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="3"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="4"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="5"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="6"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="7"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="8"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="9"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="10"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="11"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="12"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="13"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="14"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="15"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO3" caption="REFO3" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD1" caption="QD1" value="25"/>
        <value name="QD0" caption="QD0" value="26"/>
        <value name="QD3" caption="QD3" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS2" caption="TSTBUS2" value="29"/>
        <value name="TSTBUS6" caption="TSTBUS6" value="30"/>
        <value name="TSTBUS10" caption="TSTBUS10" value="31"/>
      </value-group>
      <value-group name="RPA8G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPA9G1_PINS" caption="Group1">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="1"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="2"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="3"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="4"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="5"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="6"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="7"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="8"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="9"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="10"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="11"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="12"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="13"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="14"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="15"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO1" caption="REFO1" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD3" caption="QD3" value="25"/>
        <value name="QD2" caption="QD2" value="26"/>
        <value name="QD1" caption="QD1" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS0" caption="TSTBUS0" value="29"/>
        <value name="TSTBUS4" caption="TSTBUS4" value="30"/>
        <value name="TSTBUS8" caption="TSTBUS8" value="31"/>
      </value-group>
      <value-group name="RPA9G3_PINS" caption="Group3">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="1"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="2"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="3"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="4"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="5"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="6"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="7"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="8"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="9"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="10"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="11"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="12"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="13"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="14"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="15"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO3" caption="REFO3" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD1" caption="QD1" value="25"/>
        <value name="QD0" caption="QD0" value="26"/>
        <value name="QD3" caption="QD3" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS2" caption="TSTBUS2" value="29"/>
        <value name="TSTBUS6" caption="TSTBUS6" value="30"/>
        <value name="TSTBUS10" caption="TSTBUS10" value="31"/>
      </value-group>
      <value-group name="RPA9G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPA10G1_PINS" caption="Group1">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="1"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="2"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="3"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="4"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="5"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="6"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="7"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="8"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="9"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="10"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="11"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="12"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="13"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="14"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="15"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO1" caption="REFO1" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD3" caption="QD3" value="25"/>
        <value name="QD2" caption="QD2" value="26"/>
        <value name="QD1" caption="QD1" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS0" caption="TSTBUS0" value="29"/>
        <value name="TSTBUS4" caption="TSTBUS4" value="30"/>
        <value name="TSTBUS8" caption="TSTBUS8" value="31"/>
      </value-group>
      <value-group name="RPA10G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPA13G3_PINS" caption="Group3">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="1"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="2"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="3"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="4"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="5"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="6"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="7"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="8"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="9"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="10"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="11"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="12"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="13"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="14"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="15"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO3" caption="REFO3" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD1" caption="QD1" value="25"/>
        <value name="QD0" caption="QD0" value="26"/>
        <value name="QD3" caption="QD3" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS2" caption="TSTBUS2" value="29"/>
        <value name="TSTBUS6" caption="TSTBUS6" value="30"/>
        <value name="TSTBUS10" caption="TSTBUS10" value="31"/>
      </value-group>
      <value-group name="RPA13G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPA14G1_PINS" caption="Group1">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="1"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="2"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="3"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="4"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="5"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="6"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="7"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="8"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="9"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="10"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="11"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="12"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="13"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="14"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="15"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO1" caption="REFO1" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD3" caption="QD3" value="25"/>
        <value name="QD2" caption="QD2" value="26"/>
        <value name="QD1" caption="QD1" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS0" caption="TSTBUS0" value="29"/>
        <value name="TSTBUS4" caption="TSTBUS4" value="30"/>
        <value name="TSTBUS8" caption="TSTBUS8" value="31"/>
      </value-group>
      <value-group name="RPA14G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPB0G1_PINS" caption="Group1">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="1"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="2"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="3"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="4"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="5"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="6"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="7"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="8"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="9"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="10"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="11"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="12"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="13"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="14"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="15"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO1" caption="REFO1" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD3" caption="QD3" value="25"/>
        <value name="QD2" caption="QD2" value="26"/>
        <value name="QD1" caption="QD1" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS0" caption="TSTBUS0" value="29"/>
        <value name="TSTBUS4" caption="TSTBUS4" value="30"/>
        <value name="TSTBUS8" caption="TSTBUS8" value="31"/>
      </value-group>
      <value-group name="RPB0G2_PINS" caption="Group2">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="1"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="2"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="3"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="4"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="5"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="6"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="7"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="8"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="9"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="10"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="11"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="12"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="13"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="14"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="15"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO2" caption="REFO2" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD0" caption="QD0" value="25"/>
        <value name="QD3" caption="QD3" value="26"/>
        <value name="QD2" caption="QD2" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS1" caption="TSTBUS1" value="29"/>
        <value name="TSTBUS5" caption="TSTBUS5" value="30"/>
        <value name="TSTBUS9" caption="TSTBUS9" value="31"/>
      </value-group>
      <value-group name="RPB1G2_PINS" caption="Group2">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="1"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="2"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="3"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="4"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="5"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="6"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="7"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="8"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="9"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="10"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="11"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="12"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="13"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="14"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="15"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO2" caption="REFO2" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD0" caption="QD0" value="25"/>
        <value name="QD3" caption="QD3" value="26"/>
        <value name="QD2" caption="QD2" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS1" caption="TSTBUS1" value="29"/>
        <value name="TSTBUS5" caption="TSTBUS5" value="30"/>
        <value name="TSTBUS9" caption="TSTBUS9" value="31"/>
      </value-group>
      <value-group name="RPB1G3_PINS" caption="Group3">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="1"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="2"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="3"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="4"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="5"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="6"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="7"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="8"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="9"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="10"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="11"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="12"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="13"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="14"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="15"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO3" caption="REFO3" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD1" caption="QD1" value="25"/>
        <value name="QD0" caption="QD0" value="26"/>
        <value name="QD3" caption="QD3" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS2" caption="TSTBUS2" value="29"/>
        <value name="TSTBUS6" caption="TSTBUS6" value="30"/>
        <value name="TSTBUS10" caption="TSTBUS10" value="31"/>
      </value-group>
      <value-group name="RPB2G3_PINS" caption="Group3">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="1"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="2"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="3"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="4"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="5"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="6"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="7"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="8"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="9"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="10"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="11"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="12"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="13"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="14"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="15"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO3" caption="REFO3" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD1" caption="QD1" value="25"/>
        <value name="QD0" caption="QD0" value="26"/>
        <value name="QD3" caption="QD3" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS2" caption="TSTBUS2" value="29"/>
        <value name="TSTBUS6" caption="TSTBUS6" value="30"/>
        <value name="TSTBUS10" caption="TSTBUS10" value="31"/>
      </value-group>
      <value-group name="RPB2G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPB3G1_PINS" caption="Group1">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="1"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="2"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="3"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="4"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="5"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="6"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="7"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="8"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="9"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="10"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="11"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="12"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="13"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="14"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="15"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO1" caption="REFO1" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD3" caption="QD3" value="25"/>
        <value name="QD2" caption="QD2" value="26"/>
        <value name="QD1" caption="QD1" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS0" caption="TSTBUS0" value="29"/>
        <value name="TSTBUS4" caption="TSTBUS4" value="30"/>
        <value name="TSTBUS8" caption="TSTBUS8" value="31"/>
      </value-group>
      <value-group name="RPB3G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPB4G1_PINS" caption="Group1">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="1"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="2"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="3"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="4"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="5"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="6"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="7"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="8"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="9"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="10"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="11"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="12"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="13"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="14"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="15"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO1" caption="REFO1" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD3" caption="QD3" value="25"/>
        <value name="QD2" caption="QD2" value="26"/>
        <value name="QD1" caption="QD1" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS0" caption="TSTBUS0" value="29"/>
        <value name="TSTBUS4" caption="TSTBUS4" value="30"/>
        <value name="TSTBUS8" caption="TSTBUS8" value="31"/>
      </value-group>
      <value-group name="RPB4G2_PINS" caption="Group2">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="1"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="2"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="3"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="4"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="5"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="6"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="7"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="8"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="9"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="10"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="11"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="12"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="13"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="14"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="15"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO2" caption="REFO2" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD0" caption="QD0" value="25"/>
        <value name="QD3" caption="QD3" value="26"/>
        <value name="QD2" caption="QD2" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS1" caption="TSTBUS1" value="29"/>
        <value name="TSTBUS5" caption="TSTBUS5" value="30"/>
        <value name="TSTBUS9" caption="TSTBUS9" value="31"/>
      </value-group>
      <value-group name="RPB5G2_PINS" caption="Group2">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="1"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="2"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="3"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="4"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="5"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="6"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="7"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="8"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="9"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="10"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="11"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="12"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="13"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="14"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="15"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO2" caption="REFO2" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD0" caption="QD0" value="25"/>
        <value name="QD3" caption="QD3" value="26"/>
        <value name="QD2" caption="QD2" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS1" caption="TSTBUS1" value="29"/>
        <value name="TSTBUS5" caption="TSTBUS5" value="30"/>
        <value name="TSTBUS9" caption="TSTBUS9" value="31"/>
      </value-group>
      <value-group name="RPB5G3_PINS" caption="Group3">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="1"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="2"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="3"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="4"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="5"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="6"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="7"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="8"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="9"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="10"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="11"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="12"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="13"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="14"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="15"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO3" caption="REFO3" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD1" caption="QD1" value="25"/>
        <value name="QD0" caption="QD0" value="26"/>
        <value name="QD3" caption="QD3" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS2" caption="TSTBUS2" value="29"/>
        <value name="TSTBUS6" caption="TSTBUS6" value="30"/>
        <value name="TSTBUS10" caption="TSTBUS10" value="31"/>
      </value-group>
      <value-group name="RPB6G3_PINS" caption="Group3">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="1"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="2"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="3"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="4"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="5"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="6"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="7"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="8"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="9"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="10"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="11"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="12"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="13"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="14"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="15"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO3" caption="REFO3" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD1" caption="QD1" value="25"/>
        <value name="QD0" caption="QD0" value="26"/>
        <value name="QD3" caption="QD3" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS2" caption="TSTBUS2" value="29"/>
        <value name="TSTBUS6" caption="TSTBUS6" value="30"/>
        <value name="TSTBUS10" caption="TSTBUS10" value="31"/>
      </value-group>
      <value-group name="RPB6G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPB7G1_PINS" caption="Group1">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="1"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="2"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="3"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="4"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="5"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="6"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="7"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="8"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="9"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="10"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="11"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="12"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="13"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="14"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="15"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO1" caption="REFO1" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD3" caption="QD3" value="25"/>
        <value name="QD2" caption="QD2" value="26"/>
        <value name="QD1" caption="QD1" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS0" caption="TSTBUS0" value="29"/>
        <value name="TSTBUS4" caption="TSTBUS4" value="30"/>
        <value name="TSTBUS8" caption="TSTBUS8" value="31"/>
      </value-group>
      <value-group name="RPB7G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPB8G1_PINS" caption="Group1">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="1"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="2"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="3"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="4"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="5"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="6"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="7"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="8"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="9"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="10"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="11"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="12"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="13"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="14"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="15"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO1" caption="REFO1" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD3" caption="QD3" value="25"/>
        <value name="QD2" caption="QD2" value="26"/>
        <value name="QD1" caption="QD1" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS0" caption="TSTBUS0" value="29"/>
        <value name="TSTBUS4" caption="TSTBUS4" value="30"/>
        <value name="TSTBUS8" caption="TSTBUS8" value="31"/>
      </value-group>
      <value-group name="RPB8G2_PINS" caption="Group2">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="1"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="2"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="3"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="4"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="5"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="6"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="7"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="8"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="9"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="10"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="11"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="12"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="13"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="14"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="15"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO2" caption="REFO2" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD0" caption="QD0" value="25"/>
        <value name="QD3" caption="QD3" value="26"/>
        <value name="QD2" caption="QD2" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS1" caption="TSTBUS1" value="29"/>
        <value name="TSTBUS5" caption="TSTBUS5" value="30"/>
        <value name="TSTBUS9" caption="TSTBUS9" value="31"/>
      </value-group>
      <value-group name="RPB9G2_PINS" caption="Group2">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="1"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="2"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="3"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="4"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="5"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="6"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="7"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="8"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="9"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="10"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="11"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="12"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="13"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="14"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="15"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO2" caption="REFO2" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD0" caption="QD0" value="25"/>
        <value name="QD3" caption="QD3" value="26"/>
        <value name="QD2" caption="QD2" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS1" caption="TSTBUS1" value="29"/>
        <value name="TSTBUS5" caption="TSTBUS5" value="30"/>
        <value name="TSTBUS9" caption="TSTBUS9" value="31"/>
      </value-group>
      <value-group name="RPB9G3_PINS" caption="Group3">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="1"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="2"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="3"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="4"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="5"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="6"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="7"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="8"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="9"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="10"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="11"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="12"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="13"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="14"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="15"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO3" caption="REFO3" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD1" caption="QD1" value="25"/>
        <value name="QD0" caption="QD0" value="26"/>
        <value name="QD3" caption="QD3" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS2" caption="TSTBUS2" value="29"/>
        <value name="TSTBUS6" caption="TSTBUS6" value="30"/>
        <value name="TSTBUS10" caption="TSTBUS10" value="31"/>
      </value-group>
      <value-group name="RPB10G3_PINS" caption="Group3">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="1"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="2"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="3"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="4"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="5"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="6"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="7"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="8"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="9"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="10"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="11"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="12"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="13"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="14"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="15"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO3" caption="REFO3" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD1" caption="QD1" value="25"/>
        <value name="QD0" caption="QD0" value="26"/>
        <value name="QD3" caption="QD3" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS2" caption="TSTBUS2" value="29"/>
        <value name="TSTBUS6" caption="TSTBUS6" value="30"/>
        <value name="TSTBUS10" caption="TSTBUS10" value="31"/>
      </value-group>
      <value-group name="RPB10G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPB11G1_PINS" caption="Group1">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="1"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="2"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="3"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="4"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="5"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="6"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="7"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="8"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="9"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="10"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="11"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="12"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="13"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="14"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="15"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO1" caption="REFO1" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD3" caption="QD3" value="25"/>
        <value name="QD2" caption="QD2" value="26"/>
        <value name="QD1" caption="QD1" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS0" caption="TSTBUS0" value="29"/>
        <value name="TSTBUS4" caption="TSTBUS4" value="30"/>
        <value name="TSTBUS8" caption="TSTBUS8" value="31"/>
      </value-group>
      <value-group name="RPB11G4_PINS" caption="Group4">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="1"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="2"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="3"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="4"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="5"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="6"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="7"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="8"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="9"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="10"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="11"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="12"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="13"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="14"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="15"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO4" caption="REFO4" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD2" caption="QD2" value="25"/>
        <value name="QD1" caption="QD1" value="26"/>
        <value name="QD0" caption="QD0" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS3" caption="TSTBUS3" value="29"/>
        <value name="TSTBUS7" caption="TSTBUS7" value="30"/>
        <value name="TSTBUS11" caption="TSTBUS11" value="31"/>
      </value-group>
      <value-group name="RPB12G1_PINS" caption="Group1">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="1"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="2"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="3"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="4"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="5"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="6"/>
        <value name="SCOM2P0" caption="SERCOM2/PAD0" value="7"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="8"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="9"/>
        <value name="SCOM3P3" caption="SERCOM3/PAD3" value="10"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="11"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="12"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="13"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="14"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="15"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO1" caption="REFO1" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD3" caption="QD3" value="25"/>
        <value name="QD2" caption="QD2" value="26"/>
        <value name="QD1" caption="QD1" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS0" caption="TSTBUS0" value="29"/>
        <value name="TSTBUS4" caption="TSTBUS4" value="30"/>
        <value name="TSTBUS8" caption="TSTBUS8" value="31"/>
      </value-group>
      <value-group name="RPB12G2_PINS" caption="Group2">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="1"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="2"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="3"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="4"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="5"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="6"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="7"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="8"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="9"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="10"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="11"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="12"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="13"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="14"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="15"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO2" caption="REFO2" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD0" caption="QD0" value="25"/>
        <value name="QD3" caption="QD3" value="26"/>
        <value name="QD2" caption="QD2" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS1" caption="TSTBUS1" value="29"/>
        <value name="TSTBUS5" caption="TSTBUS5" value="30"/>
        <value name="TSTBUS9" caption="TSTBUS9" value="31"/>
      </value-group>
      <value-group name="RPB13G2_PINS" caption="Group2">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="1"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="2"/>
        <value name="SCOM0P2" caption="SERCOM0/PAD2" value="3"/>
        <value name="SCOM1P1" caption="SERCOM1/PAD1" value="4"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="5"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="6"/>
        <value name="SCOM2P1" caption="SERCOM2/PAD1" value="7"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="8"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="9"/>
        <value name="SCOM3P0" caption="SERCOM3/PAD0" value="10"/>
        <value name="TCC0WO1" caption="TCC0/WO1" value="11"/>
        <value name="TCC0WO5" caption="TCC0/WO5" value="12"/>
        <value name="TCC0WO3" caption="TCC0/WO3" value="13"/>
        <value name="TCC1WO1" caption="TCC1/WO1" value="14"/>
        <value name="TCC1WO5" caption="TCC1/WO5" value="15"/>
        <value name="TCC1WO3" caption="TCC1/WO3" value="16"/>
        <value name="TCC2WO1" caption="TCC2/WO1" value="17"/>
        <value name="TC0WO1" caption="TC0/WO1" value="18"/>
        <value name="REFO2" caption="REFO2" value="19"/>
        <value name="TC1WO1" caption="TC1/WO1" value="20"/>
        <value name="TC2WO1" caption="TC2/WO1" value="21"/>
        <value name="TC3WO1" caption="TC3/WO1" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD0" caption="QD0" value="25"/>
        <value name="QD3" caption="QD3" value="26"/>
        <value name="QD2" caption="QD2" value="27"/>
        <value name="CCLOUT1" caption="CCLOUT1" value="28"/>
        <value name="TSTBUS1" caption="TSTBUS1" value="29"/>
        <value name="TSTBUS5" caption="TSTBUS5" value="30"/>
        <value name="TSTBUS9" caption="TSTBUS9" value="31"/>
      </value-group>
      <value-group name="RPB13G3_PINS" caption="Group3">
        <value name="OFF" caption="OFF" value="0"/>
        <value name="SCOM0P1" caption="SERCOM0/PAD1" value="1"/>
        <value name="SCOM0P0" caption="SERCOM0/PAD0" value="2"/>
        <value name="SCOM0P3" caption="SERCOM0/PAD3" value="3"/>
        <value name="SCOM1P2" caption="SERCOM1/PAD2" value="4"/>
        <value name="SCOM1P0" caption="SERCOM1/PAD0" value="5"/>
        <value name="SCOM1P3" caption="SERCOM1/PAD3" value="6"/>
        <value name="SCOM2P2" caption="SERCOM2/PAD2" value="7"/>
        <value name="SCOM2P3" caption="SERCOM2/PAD3" value="8"/>
        <value name="SCOM3P2" caption="SERCOM3/PAD2" value="9"/>
        <value name="SCOM3P1" caption="SERCOM3/PAD1" value="10"/>
        <value name="TCC0WO2" caption="TCC0/WO2" value="11"/>
        <value name="TCC0WO0" caption="TCC0/WO0" value="12"/>
        <value name="TCC0WO4" caption="TCC0/WO4" value="13"/>
        <value name="TCC1WO2" caption="TCC1/WO2" value="14"/>
        <value name="TCC1WO0" caption="TCC1/WO0" value="15"/>
        <value name="TCC1WO4" caption="TCC1/WO4" value="16"/>
        <value name="TCC2WO0" caption="TCC2/WO0" value="17"/>
        <value name="TC0WO0" caption="TC0/WO0" value="18"/>
        <value name="REFO3" caption="REFO3" value="19"/>
        <value name="TC1WO0" caption="TC1/WO0" value="20"/>
        <value name="TC2WO0" caption="TC2/WO0" value="21"/>
        <value name="TC3WO0" caption="TC3/WO0" value="22"/>
        <value name="QSCK" caption="QSCK" value="23"/>
        <value name="QCS" caption="QCS" value="24"/>
        <value name="QD1" caption="QD1" value="25"/>
        <value name="QD0" caption="QD0" value="26"/>
        <value name="QD3" caption="QD3" value="27"/>
        <value name="CCLOUT0" caption="CCLOUT0" value="28"/>
        <value name="TSTBUS2" caption="TSTBUS2" value="29"/>
        <value name="TSTBUS6" caption="TSTBUS6" value="30"/>
        <value name="TSTBUS10" caption="TSTBUS10" value="31"/>
      </value-group>
    </module>
    <module name="PUKCC" id="U2009" version="2.5.0" caption="PUblic-Key Cryptography Controller">
      <register-group name="PUKCC" caption="PUblic-Key Cryptography Controller"/>
    </module>
    <module name="QSPI" id="U2008" version="1.6.3" caption="Quad SPI interface">
      <register-group name="QSPI" caption="Quad SPI interface">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="LASTXFER" caption="Last Transfer" mask="0x1000000"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Control B">
          <bitfield name="MODE" caption="Serial Memory Mode" mask="0x1" values="QSPI_CTRLB__MODE"/>
          <bitfield name="LOOPEN" caption="Local Loopback Enable" mask="0x2" values="QSPI_CTRLB__LOOPEN"/>
          <bitfield name="WDRBT" caption="Wait Data Read Before Transfer" mask="0x4"/>
          <bitfield name="SMEMREG" caption="Serial Memory reg" mask="0x8"/>
          <bitfield name="CSMODE" caption="Chip Select Mode" mask="0x30" values="QSPI_CTRLB__CSMODE"/>
          <bitfield name="DATALEN" caption="Data Length" mask="0xF00" values="QSPI_CTRLB__DATALEN"/>
          <bitfield name="DLYBCT" caption="Delay Between Consecutive Transfers" mask="0xFF0000"/>
          <bitfield name="DLYCS" caption="Minimum Inactive CS Delay" mask="0xFF000000"/>
        </register>
        <register name="BAUD" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Baud Rate">
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x1"/>
          <bitfield name="CPHA" caption="Clock Phase" mask="0x2"/>
          <bitfield name="BAUD" caption="Serial Clock Baud Rate" mask="0xFF00"/>
          <bitfield name="DLYBS" caption="Delay Before SCK" mask="0xFF0000"/>
        </register>
        <register name="RXDATA" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Receive Data">
          <bitfield name="DATA" caption="Receive Data" mask="0xFFFF"/>
        </register>
        <register name="TXDATA" offset="0x10" rw="W" size="4" initval="0x00000000" caption="Transmit Data">
          <bitfield name="DATA" caption="Transmit Data" mask="0xFFFF"/>
        </register>
        <register name="INTENCLR" offset="0x14" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="RXC" caption="Receive Data Register Full Interrupt Disable" mask="0x1"/>
          <bitfield name="DRE" caption="Transmit Data Register Empty Interrupt Disable" mask="0x2"/>
          <bitfield name="TXC" caption="Transmission Complete Interrupt Disable" mask="0x4"/>
          <bitfield name="ERROR" caption="Overrun Error Interrupt Disable" mask="0x8"/>
          <bitfield name="CSRISE" caption="Chip Select Rise Interrupt Disable" mask="0x100"/>
          <bitfield name="INSTREND" caption="Instruction End Interrupt Disable" mask="0x400"/>
        </register>
        <register name="INTENSET" offset="0x18" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="RXC" caption="Receive Data Register Full Interrupt Enable" mask="0x1"/>
          <bitfield name="DRE" caption="Transmit Data Register Empty Interrupt Enable" mask="0x2"/>
          <bitfield name="TXC" caption="Transmission Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="ERROR" caption="Overrun Error Interrupt Enable" mask="0x8"/>
          <bitfield name="CSRISE" caption="Chip Select Rise Interrupt Enable" mask="0x100"/>
          <bitfield name="INSTREND" caption="Instruction End Interrupt Enable" mask="0x400"/>
        </register>
        <register name="INTFLAG" offset="0x1C" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="RXC" caption="Receive Data Register Full" mask="0x1"/>
          <bitfield name="DRE" caption="Transmit Data Register Empty" mask="0x2"/>
          <bitfield name="TXC" caption="Transmission Complete" mask="0x4"/>
          <bitfield name="ERROR" caption="Overrun Error" mask="0x8"/>
          <bitfield name="CSRISE" caption="Chip Select Rise" mask="0x100"/>
          <bitfield name="INSTREND" caption="Instruction End" mask="0x400"/>
        </register>
        <register name="STATUS" offset="0x20" rw="R" size="4" initval="0x00000200" caption="Status Register">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="CSSTATUS" caption="Chip Select" mask="0x200"/>
        </register>
        <register name="INSTRADDR" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="Instruction Address">
          <bitfield name="ADDR" caption="Instruction Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="INSTRCTRL" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="Instruction Code">
          <bitfield name="INSTR" caption="Instruction Code" mask="0xFF"/>
          <bitfield name="OPTCODE" caption="Option Code" mask="0xFF0000"/>
        </register>
        <register name="INSTRFRAME" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="Instruction Frame">
          <bitfield name="WIDTH" caption="Instruction Code, Address, Option Code and Data Width" mask="0x7" values="QSPI_INSTRFRAME__WIDTH"/>
          <bitfield name="INSTREN" caption="Instruction Enable" mask="0x10"/>
          <bitfield name="ADDREN" caption="Address Enable" mask="0x20"/>
          <bitfield name="OPTCODEEN" caption="Option Enable" mask="0x40"/>
          <bitfield name="DATAEN" caption="Data Enable" mask="0x80"/>
          <bitfield name="OPTCODELEN" caption="Option Code Length" mask="0x300" values="QSPI_INSTRFRAME__OPTCODELEN"/>
          <bitfield name="ADDRLEN" caption="Address Length" mask="0x400" values="QSPI_INSTRFRAME__ADDRLEN"/>
          <bitfield name="TFRTYPE" caption="Data Transfer Type" mask="0x3000" values="QSPI_INSTRFRAME__TFRTYPE"/>
          <bitfield name="CRMODE" caption="Continuous Read Mode" mask="0x4000"/>
          <bitfield name="DDREN" caption="Double Data Rate Enable" mask="0x8000"/>
          <bitfield name="DUMMYLEN" caption="Dummy Cycles Length" mask="0x1F0000"/>
        </register>
        <register name="SCRAMBCTRL" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="Scrambling Mode">
          <bitfield name="ENABLE" caption="Scrambling/Unscrambling Enable" mask="0x1"/>
          <bitfield name="RANDOMDIS" caption="Scrambling/Unscrambling Random Value Disable" mask="0x2"/>
        </register>
        <register name="SCRAMBKEY" offset="0x44" rw="W" size="4" initval="0x00000000" caption="Scrambling Key">
          <bitfield name="KEY" caption="Scrambling User Key" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="QSPI_CTRLB__CSMODE">
        <value name="NORELOAD" caption="The chip select is deasserted if TD has not been reloaded before the end of the current transfer." value="0x0"/>
        <value name="LASTXFER" caption="The chip select is deasserted when the bit LASTXFER is written at 1 and the character written in TD has been transferred." value="0x1"/>
        <value name="SYSTEMATICALLY" caption="The chip select is deasserted systematically after each transfer." value="0x2"/>
      </value-group>
      <value-group name="QSPI_CTRLB__DATALEN">
        <value name="8BITS" caption="8-bits transfer" value="0x0"/>
        <value name="9BITS" caption="9 bits transfer" value="0x1"/>
        <value name="10BITS" caption="10-bits transfer" value="0x2"/>
        <value name="11BITS" caption="11-bits transfer" value="0x3"/>
        <value name="12BITS" caption="12-bits transfer" value="0x4"/>
        <value name="13BITS" caption="13-bits transfer" value="0x5"/>
        <value name="14BITS" caption="14-bits transfer" value="0x6"/>
        <value name="15BITS" caption="15-bits transfer" value="0x7"/>
        <value name="16BITS" caption="16-bits transfer" value="0x8"/>
      </value-group>
      <value-group name="QSPI_CTRLB__MODE">
        <value name="SPI" caption="SPI operating mode" value="0"/>
        <value name="MEMORY" caption="Serial Memory operating mode" value="1"/>
      </value-group>
      <value-group name="QSPI_CTRLB__LOOPEN">
        <value name="DISABLED" caption="Local Loopback is disabled" value="0"/>
        <value name="ENABLED" caption="Local Loopback is enabled" value="1"/>
      </value-group>
      <value-group name="QSPI_INSTRFRAME__ADDRLEN">
        <value name="24BITS" caption="24-bits address length" value="0"/>
        <value name="32BITS" caption="32-bits address length" value="1"/>
      </value-group>
      <value-group name="QSPI_INSTRFRAME__OPTCODELEN">
        <value name="1BIT" caption="1-bit length option code" value="0x0"/>
        <value name="2BITS" caption="2-bits length option code" value="0x1"/>
        <value name="4BITS" caption="4-bits length option code" value="0x2"/>
        <value name="8BITS" caption="8-bits length option code" value="0x3"/>
      </value-group>
      <value-group name="QSPI_INSTRFRAME__TFRTYPE">
        <value name="READ" caption="Read transfer from the serial memory.Scrambling is not performed.Read at random location (fetch) in the serial flash memory is not possible." value="0x0"/>
        <value name="READMEMORY" caption="Read data transfer from the serial memory.If enabled, scrambling is performed.Read at random location (fetch) in the serial flash memory is possible." value="0x1"/>
        <value name="WRITE" caption="Write transfer into the serial memory.Scrambling is not performed." value="0x2"/>
        <value name="WRITEMEMORY" caption="Write data transfer into the serial memory.If enabled, scrambling is performed." value="0x3"/>
      </value-group>
      <value-group name="QSPI_INSTRFRAME__WIDTH">
        <value name="SINGLE_BIT_SPI" caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI" value="0x0"/>
        <value name="DUAL_OUTPUT" caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI" value="0x1"/>
        <value name="QUAD_OUTPUT" caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI" value="0x2"/>
        <value name="DUAL_IO" caption="Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI" value="0x3"/>
        <value name="QUAD_IO" caption="Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI" value="0x4"/>
        <value name="DUAL_CMD" caption="Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI" value="0x5"/>
        <value name="QUAD_CMD" caption="Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI" value="0x6"/>
      </value-group>
    </module>
    <module name="RAMECC" id="U2268" version="1.0.0" caption="RAM ECC">
      <register-group name="RAMECC" caption="RAM ECC">
        <register name="INTENCLR" offset="0x0" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="SINGLEE" caption="Single Bit ECC Error Interrupt Enable Clear" mask="0x1"/>
          <bitfield name="DUALE" caption="Dual Bit ECC Error Interrupt Enable Clear" mask="0x2"/>
        </register>
        <register name="INTENSET" offset="0x1" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="SINGLEE" caption="Single Bit ECC Error Interrupt Enable Set" mask="0x1"/>
          <bitfield name="DUALE" caption="Dual Bit ECC Error Interrupt Enable Set" mask="0x2"/>
        </register>
        <register name="INTFLAG" offset="0x2" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag">
          <bitfield name="SINGLEE" caption="Single Bit ECC Error Interrupt" mask="0x1"/>
          <bitfield name="DUALE" caption="Dual Bit ECC Error Interrupt" mask="0x2"/>
        </register>
        <register name="STATUS" offset="0x3" rw="R" size="1" initval="0x00" caption="Status">
          <bitfield name="ECCDIS" caption="ECC Disable" mask="0x1"/>
        </register>
        <register name="ERRADDR" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Error Address">
          <bitfield name="ERRADDR" caption="Error Address" mask="0x3FFFF"/>
        </register>
        <register name="DBGCTRL" offset="0xF" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="ECCDIS" caption="ECC Disable" mask="0x1"/>
          <bitfield name="ECCELOG" caption="ECC Error Log" mask="0x2"/>
        </register>
      </register-group>
    </module>
    <module name="RTC" id="U2250" version="2.1.0" caption="Real-Time Counter">
      <register-group name="RTC" caption="Real-Time Counter">
        <mode name="MODE0" qualifier="RTC.MODE0.CTRLA.MODE" value="0" caption="32-bit Counter with Single 32-bit Compare"/>
        <mode name="MODE1" qualifier="RTC.MODE1.CTRLA.MODE" value="1" caption="16-bit Counter with Two 16-bit Compares"/>
        <mode name="MODE2" qualifier="RTC.MODE2.CTRLA.MODE" value="2" caption="Clock/Calendar with Alarm"/>
        <register modes="MODE0" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE0 Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0xC" values="RTC_MODE0_CTRLA__MODE"/>
          <bitfield name="MATCHCLR" caption="Clear on Match" mask="0x80"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0xF00" values="RTC_MODE0_CTRLA__PRESCALER"/>
          <bitfield name="BKTRST" caption="BKUP Registers Reset On Tamper Enable" mask="0x2000"/>
          <bitfield name="GPTRST" caption="GP Registers Reset On Tamper Enable" mask="0x4000"/>
          <bitfield name="COUNTSYNC" caption="Count Read Synchronization Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE1 Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0xC" values="RTC_MODE1_CTRLA__MODE"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0xF00" values="RTC_MODE1_CTRLA__PRESCALER"/>
          <bitfield name="BKTRST" caption="BKUP Registers Reset On Tamper Enable" mask="0x2000"/>
          <bitfield name="GPTRST" caption="GP Registers Reset On Tamper Enable" mask="0x4000"/>
          <bitfield name="COUNTSYNC" caption="Count Read Synchronization Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE2 Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0xC" values="RTC_MODE2_CTRLA__MODE"/>
          <bitfield name="CLKREP" caption="Clock Representation" mask="0x40"/>
          <bitfield name="MATCHCLR" caption="Clear on Match" mask="0x80"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0xF00" values="RTC_MODE2_CTRLA__PRESCALER"/>
          <bitfield name="BKTRST" caption="BKUP Registers Reset On Tamper Enable" mask="0x2000"/>
          <bitfield name="GPTRST" caption="GP Registers Reset On Tamper Enable" mask="0x4000"/>
          <bitfield name="CLOCKSYNC" caption="Clock Read Synchronization Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="CTRLB" offset="0x2" rw="RW" size="2" initval="0x0000" caption="MODE0 Control B">
          <bitfield name="GP0EN" caption="General Purpose 0 Enable" mask="0x1"/>
          <bitfield name="GP2EN" caption="General Purpose 2 Enable" mask="0x2"/>
          <bitfield name="DEBMAJ" caption="Debouncer Majority Enable" mask="0x10"/>
          <bitfield name="DEBASYNC" caption="Debouncer Asynchronous Enable" mask="0x20"/>
          <bitfield name="RTCOUT" caption="RTC Output Enable" mask="0x40"/>
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x80"/>
          <bitfield name="DEBF" caption="Debounce Freqnuency" mask="0x700" values="RTC_MODE0_CTRLB__DEBF"/>
          <bitfield name="ACTF" caption="Active Layer Freqnuency" mask="0x7000" values="RTC_MODE0_CTRLB__ACTF"/>
        </register>
        <register modes="MODE1" name="CTRLB" offset="0x2" rw="RW" size="2" initval="0x0000" caption="MODE1 Control B">
          <bitfield name="GP0EN" caption="General Purpose 0 Enable" mask="0x1"/>
          <bitfield name="GP2EN" caption="General Purpose 2 Enable" mask="0x2"/>
          <bitfield name="DEBMAJ" caption="Debouncer Majority Enable" mask="0x10"/>
          <bitfield name="DEBASYNC" caption="Debouncer Asynchronous Enable" mask="0x20"/>
          <bitfield name="RTCOUT" caption="RTC Output Enable" mask="0x40"/>
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x80"/>
          <bitfield name="DEBF" caption="Debounce Freqnuency" mask="0x700" values="RTC_MODE1_CTRLB__DEBF"/>
          <bitfield name="ACTF" caption="Active Layer Freqnuency" mask="0x7000" values="RTC_MODE1_CTRLB__ACTF"/>
        </register>
        <register modes="MODE2" name="CTRLB" offset="0x2" rw="RW" size="2" initval="0x0000" caption="MODE2 Control B">
          <bitfield name="GP0EN" caption="General Purpose 0 Enable" mask="0x1"/>
          <bitfield name="GP2EN" caption="General Purpose 2 Enable" mask="0x2"/>
          <bitfield name="DEBMAJ" caption="Debouncer Majority Enable" mask="0x10"/>
          <bitfield name="DEBASYNC" caption="Debouncer Asynchronous Enable" mask="0x20"/>
          <bitfield name="RTCOUT" caption="RTC Output Enable" mask="0x40"/>
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x80"/>
          <bitfield name="DEBF" caption="Debounce Freqnuency" mask="0x700" values="RTC_MODE2_CTRLB__DEBF"/>
          <bitfield name="ACTF" caption="Active Layer Freqnuency" mask="0x7000" values="RTC_MODE2_CTRLB__ACTF"/>
        </register>
        <register modes="MODE0" name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MODE0 Event Control">
          <bitfield name="PEREO0" caption="Periodic Interval 0 Event Output Enable" mask="0x1"/>
          <bitfield name="PEREO1" caption="Periodic Interval 1 Event Output Enable" mask="0x2"/>
          <bitfield name="PEREO2" caption="Periodic Interval 2 Event Output Enable" mask="0x4"/>
          <bitfield name="PEREO3" caption="Periodic Interval 3 Event Output Enable" mask="0x8"/>
          <bitfield name="PEREO4" caption="Periodic Interval 4 Event Output Enable" mask="0x10"/>
          <bitfield name="PEREO5" caption="Periodic Interval 5 Event Output Enable" mask="0x20"/>
          <bitfield name="PEREO6" caption="Periodic Interval 6 Event Output Enable" mask="0x40"/>
          <bitfield name="PEREO7" caption="Periodic Interval 7 Event Output Enable" mask="0x80"/>
          <bitfield name="CMPEO0" caption="Compare 0 Event Output Enable" mask="0x100"/>
          <bitfield name="CMPEO1" caption="Compare 1 Event Output Enable" mask="0x200"/>
          <bitfield name="TAMPEREO" caption="Tamper Event Output Enable" mask="0x4000"/>
          <bitfield name="OVFEO" caption="Overflow Event Output Enable" mask="0x8000"/>
          <bitfield name="TAMPEVEI" caption="Tamper Event Input Enable" mask="0x10000"/>
        </register>
        <register modes="MODE1" name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MODE1 Event Control">
          <bitfield name="PEREO0" caption="Periodic Interval 0 Event Output Enable" mask="0x1"/>
          <bitfield name="PEREO1" caption="Periodic Interval 1 Event Output Enable" mask="0x2"/>
          <bitfield name="PEREO2" caption="Periodic Interval 2 Event Output Enable" mask="0x4"/>
          <bitfield name="PEREO3" caption="Periodic Interval 3 Event Output Enable" mask="0x8"/>
          <bitfield name="PEREO4" caption="Periodic Interval 4 Event Output Enable" mask="0x10"/>
          <bitfield name="PEREO5" caption="Periodic Interval 5 Event Output Enable" mask="0x20"/>
          <bitfield name="PEREO6" caption="Periodic Interval 6 Event Output Enable" mask="0x40"/>
          <bitfield name="PEREO7" caption="Periodic Interval 7 Event Output Enable" mask="0x80"/>
          <bitfield name="CMPEO0" caption="Compare 0 Event Output Enable" mask="0x100"/>
          <bitfield name="CMPEO1" caption="Compare 1 Event Output Enable" mask="0x200"/>
          <bitfield name="CMPEO2" caption="Compare 2 Event Output Enable" mask="0x400"/>
          <bitfield name="CMPEO3" caption="Compare 3 Event Output Enable" mask="0x800"/>
          <bitfield name="TAMPEREO" caption="Tamper Event Output Enable" mask="0x4000"/>
          <bitfield name="OVFEO" caption="Overflow Event Output Enable" mask="0x8000"/>
          <bitfield name="TAMPEVEI" caption="Tamper Event Input Enable" mask="0x10000"/>
        </register>
        <register modes="MODE2" name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MODE2 Event Control">
          <bitfield name="PEREO0" caption="Periodic Interval 0 Event Output Enable" mask="0x1"/>
          <bitfield name="PEREO1" caption="Periodic Interval 1 Event Output Enable" mask="0x2"/>
          <bitfield name="PEREO2" caption="Periodic Interval 2 Event Output Enable" mask="0x4"/>
          <bitfield name="PEREO3" caption="Periodic Interval 3 Event Output Enable" mask="0x8"/>
          <bitfield name="PEREO4" caption="Periodic Interval 4 Event Output Enable" mask="0x10"/>
          <bitfield name="PEREO5" caption="Periodic Interval 5 Event Output Enable" mask="0x20"/>
          <bitfield name="PEREO6" caption="Periodic Interval 6 Event Output Enable" mask="0x40"/>
          <bitfield name="PEREO7" caption="Periodic Interval 7 Event Output Enable" mask="0x80"/>
          <bitfield name="ALARMEO0" caption="Alarm 0 Event Output Enable" mask="0x100"/>
          <bitfield name="ALARMEO1" caption="Alarm 1 Event Output Enable" mask="0x200"/>
          <bitfield name="TAMPEREO" caption="Tamper Event Output Enable" mask="0x4000"/>
          <bitfield name="OVFEO" caption="Overflow Event Output Enable" mask="0x8000"/>
          <bitfield name="TAMPEVEI" caption="Tamper Event Input Enable" mask="0x10000"/>
        </register>
        <register modes="MODE0" name="INTENCLR" offset="0x8" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="MODE0 Interrupt Enable Clear">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="INTENCLR" offset="0x8" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="MODE1 Interrupt Enable Clear">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="CMP2" caption="Compare 2 Interrupt Enable" mask="0x400"/>
          <bitfield name="CMP3" caption="Compare 3 Interrupt Enable" mask="0x800"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="INTENCLR" offset="0x8" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="MODE2 Interrupt Enable Clear">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="ALARM0" caption="Alarm 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="ALARM1" caption="Alarm 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="INTENSET" offset="0xA" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="MODE0 Interrupt Enable Set">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="INTENSET" offset="0xA" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="MODE1 Interrupt Enable Set">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="CMP2" caption="Compare 2 Interrupt Enable" mask="0x400"/>
          <bitfield name="CMP3" caption="Compare 3 Interrupt Enable" mask="0x800"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="INTENSET" offset="0xA" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="MODE2 Interrupt Enable Set">
          <bitfield name="PER0" caption="Periodic Interval 0 Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Enable" mask="0x80"/>
          <bitfield name="ALARM0" caption="Alarm 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="ALARM1" caption="Alarm 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="INTFLAG" offset="0xC" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="MODE0 Interrupt Flag Status and Clear">
          <bitfield name="PER0" caption="Periodic Interval 0" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="INTFLAG" offset="0xC" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="MODE1 Interrupt Flag Status and Clear">
          <bitfield name="PER0" caption="Periodic Interval 0" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1" mask="0x200"/>
          <bitfield name="CMP2" caption="Compare 2" mask="0x400"/>
          <bitfield name="CMP3" caption="Compare 3" mask="0x800"/>
          <bitfield name="TAMPER" caption="Tamper" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="INTFLAG" offset="0xC" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="MODE2 Interrupt Flag Status and Clear">
          <bitfield name="PER0" caption="Periodic Interval 0" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7" mask="0x80"/>
          <bitfield name="ALARM0" caption="Alarm 0" mask="0x100"/>
          <bitfield name="ALARM1" caption="Alarm 1" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow" mask="0x8000"/>
        </register>
        <register name="DBGCTRL" offset="0xE" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Run During Debug" mask="0x1"/>
        </register>
        <register modes="MODE0" name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="MODE0 Synchronization Busy Status">
          <bitfield name="SWRST" caption="Software Reset Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Bit Busy" mask="0x2"/>
          <bitfield name="FREQCORR" caption="FREQCORR Register Busy" mask="0x4"/>
          <bitfield name="COUNT" caption="COUNT Register Busy" mask="0x8"/>
          <bitfield name="COMP0" caption="COMP 0 Register Busy" mask="0x20"/>
          <bitfield name="COMP1" caption="COMP 1 Register Busy" mask="0x40"/>
          <bitfield name="COUNTSYNC" caption="Count Synchronization Enable Bit Busy" mask="0x8000"/>
          <bitfield name="GP0" caption="General Purpose 0 Register Busy" mask="0x10000"/>
          <bitfield name="GP1" caption="General Purpose 1 Register Busy" mask="0x20000"/>
          <bitfield name="GP2" caption="General Purpose 2 Register Busy" mask="0x40000"/>
          <bitfield name="GP3" caption="General Purpose 3 Register Busy" mask="0x80000"/>
        </register>
        <register modes="MODE1" name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="MODE1 Synchronization Busy Status">
          <bitfield name="SWRST" caption="Software Reset Bit Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Bit Busy" mask="0x2"/>
          <bitfield name="FREQCORR" caption="FREQCORR Register Busy" mask="0x4"/>
          <bitfield name="COUNT" caption="COUNT Register Busy" mask="0x8"/>
          <bitfield name="PER" caption="PER Register Busy" mask="0x10"/>
          <bitfield name="COMP0" caption="COMP 0 Register Busy" mask="0x20"/>
          <bitfield name="COMP1" caption="COMP 1 Register Busy" mask="0x40"/>
          <bitfield name="COMP2" caption="COMP 2 Register Busy" mask="0x80"/>
          <bitfield name="COMP3" caption="COMP 3 Register Busy" mask="0x100"/>
          <bitfield name="COUNTSYNC" caption="Count Synchronization Enable Bit Busy" mask="0x8000"/>
          <bitfield name="GP0" caption="General Purpose 0 Register Busy" mask="0x10000"/>
          <bitfield name="GP1" caption="General Purpose 1 Register Busy" mask="0x20000"/>
          <bitfield name="GP2" caption="General Purpose 2 Register Busy" mask="0x40000"/>
          <bitfield name="GP3" caption="General Purpose 3 Register Busy" mask="0x80000"/>
        </register>
        <register modes="MODE2" name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="MODE2 Synchronization Busy Status">
          <bitfield name="SWRST" caption="Software Reset Bit Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Bit Busy" mask="0x2"/>
          <bitfield name="FREQCORR" caption="FREQCORR Register Busy" mask="0x4"/>
          <bitfield name="CLOCK" caption="CLOCK Register Busy" mask="0x8"/>
          <bitfield name="ALARM0" caption="ALARM 0 Register Busy" mask="0x20"/>
          <bitfield name="ALARM1" caption="ALARM 1 Register Busy" mask="0x40"/>
          <bitfield name="MASK0" caption="MASK 0 Register Busy" mask="0x800"/>
          <bitfield name="MASK1" caption="MASK 1 Register Busy" mask="0x1000"/>
          <bitfield name="CLOCKSYNC" caption="Clock Synchronization Enable Bit Busy" mask="0x8000"/>
          <bitfield name="GP0" caption="General Purpose 0 Register Busy" mask="0x10000"/>
          <bitfield name="GP1" caption="General Purpose 1 Register Busy" mask="0x20000"/>
          <bitfield name="GP2" caption="General Purpose 2 Register Busy" mask="0x40000"/>
          <bitfield name="GP3" caption="General Purpose 3 Register Busy" mask="0x80000"/>
        </register>
        <register name="FREQCORR" offset="0x14" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Frequency Correction">
          <bitfield name="VALUE" caption="Correction Value" mask="0x7F"/>
          <bitfield name="SIGN" caption="Correction Sign" mask="0x80"/>
        </register>
        <register modes="MODE0" name="COUNT" offset="0x18" rw="RW" access="RSYNC" size="4" initval="0x00000000" caption="MODE0 Counter Value">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="MODE1" name="COUNT" offset="0x18" rw="RW" access="RSYNC" size="2" initval="0x0000" caption="MODE1 Counter Value">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFF"/>
        </register>
        <register modes="MODE2" name="CLOCK" offset="0x18" rw="RW" access="RSYNC" size="4" initval="0x00000000" caption="MODE2 Clock Value">
          <bitfield name="SECOND" caption="Second" mask="0x3F"/>
          <bitfield name="MINUTE" caption="Minute" mask="0xFC0"/>
          <bitfield name="HOUR" caption="Hour" mask="0x1F000" values="RTC_MODE2_CLOCK__HOUR"/>
          <bitfield name="DAY" caption="Day" mask="0x3E0000"/>
          <bitfield name="MONTH" caption="Month" mask="0x3C00000"/>
          <bitfield name="YEAR" caption="Year" mask="0xFC000000"/>
        </register>
        <register modes="MODE1" name="PER" offset="0x1C" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE1 Counter Period">
          <bitfield name="PER" caption="Counter Period" mask="0xFFFF"/>
        </register>
        <register modes="MODE0" name="COMP" offset="0x20" rw="RW" access="WSYNC" size="4" count="2" initval="0x00000000" caption="MODE0 Compare n Value">
          <bitfield name="COMP" caption="Compare Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="MODE1" name="COMP" offset="0x20" rw="RW" access="WSYNC" size="2" count="4" initval="0x0000" caption="MODE1 Compare n Value">
          <bitfield name="COMP" caption="Compare Value" mask="0xFFFF"/>
        </register>
        <register name="GP" offset="0x40" rw="RW" size="4" count="4" initval="0x00000000" caption="General Purpose">
          <bitfield name="GP" caption="General Purpose" mask="0xFFFFFFFF"/>
        </register>
        <register modes="MODE2" name="ALARM0" offset="0x20" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="MODE2_ALARM Alarm n Value">
          <bitfield name="SECOND" caption="Second" mask="0x3F"/>
          <bitfield name="MINUTE" caption="Minute" mask="0xFC0"/>
          <bitfield name="HOUR" caption="Hour" mask="0x1F000" values="RTC_MODE2_ALARM_ALARM__HOUR"/>
          <bitfield name="DAY" caption="Day" mask="0x3E0000"/>
          <bitfield name="MONTH" caption="Month" mask="0x3C00000"/>
          <bitfield name="YEAR" caption="Year" mask="0xFC000000"/>
        </register>
        <register modes="MODE2" name="MASK0" offset="0x24" rw="RW" access="WSYNC" size="1" initval="0x00" caption="MODE2_ALARM Alarm n Mask">
          <bitfield name="SEL" caption="Alarm Mask Selection" mask="0x7" values="RTC_MODE2_ALARM_MASK__SEL"/>
        </register>
        <register modes="MODE2" name="ALARM1" offset="0x28" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="MODE2_ALARM Alarm n Value">
          <bitfield name="SECOND" caption="Second" mask="0x3F"/>
          <bitfield name="MINUTE" caption="Minute" mask="0xFC0"/>
          <bitfield name="HOUR" caption="Hour" mask="0x1F000" values="RTC_MODE2_ALARM_ALARM__HOUR"/>
          <bitfield name="DAY" caption="Day" mask="0x3E0000"/>
          <bitfield name="MONTH" caption="Month" mask="0x3C00000"/>
          <bitfield name="YEAR" caption="Year" mask="0xFC000000"/>
        </register>
        <register modes="MODE2" name="MASK1" offset="0x2C" rw="RW" access="WSYNC" size="1" initval="0x00" caption="MODE2_ALARM Alarm n Mask">
          <bitfield name="SEL" caption="Alarm Mask Selection" mask="0x7" values="RTC_MODE2_ALARM_MASK__SEL"/>
        </register>
        <register name="TAMPCTRL" offset="0x60" rw="RW" size="4" initval="0x00000000" caption="Tamper Control">
          <bitfield name="IN0ACT" caption="Tamper Input 0 Action" mask="0x3" values="RTC_TAMPCTRL__IN0ACT"/>
          <bitfield name="IN1ACT" caption="Tamper Input 1 Action" mask="0xC" values="RTC_TAMPCTRL__IN1ACT"/>
          <bitfield name="IN2ACT" caption="Tamper Input 2 Action" mask="0x30" values="RTC_TAMPCTRL__IN2ACT"/>
          <bitfield name="IN3ACT" caption="Tamper Input 3 Action" mask="0xC0" values="RTC_TAMPCTRL__IN3ACT"/>
          <bitfield name="TAMLVL0" caption="Tamper Level Select 0" mask="0x10000"/>
          <bitfield name="TAMLVL1" caption="Tamper Level Select 1" mask="0x20000"/>
          <bitfield name="TAMLVL2" caption="Tamper Level Select 2" mask="0x40000"/>
          <bitfield name="TAMLVL3" caption="Tamper Level Select 3" mask="0x80000"/>
          <bitfield name="DEBNC0" caption="Debouncer Enable 0" mask="0x1000000"/>
          <bitfield name="DEBNC1" caption="Debouncer Enable 1" mask="0x2000000"/>
          <bitfield name="DEBNC2" caption="Debouncer Enable 2" mask="0x4000000"/>
          <bitfield name="DEBNC3" caption="Debouncer Enable 3" mask="0x8000000"/>
        </register>
        <register modes="MODE0" name="TIMESTAMP" offset="0x64" rw="R" access="RSYNC" size="4" initval="0x00000000" caption="MODE0 Timestamp">
          <bitfield name="COUNT" caption="Count Timestamp Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="MODE1" name="TIMESTAMP" offset="0x64" rw="R" access="RSYNC" size="4" initval="0x00000000" caption="MODE1 Timestamp">
          <bitfield name="COUNT" caption="Count Timestamp Value" mask="0xFFFF"/>
        </register>
        <register modes="MODE2" name="TIMESTAMP" offset="0x64" rw="R" access="RSYNC" size="4" initval="0x00000000" caption="MODE2 Timestamp">
          <bitfield name="SECOND" caption="Second Timestamp Value" mask="0x3F"/>
          <bitfield name="MINUTE" caption="Minute Timestamp Value" mask="0xFC0"/>
          <bitfield name="HOUR" caption="Hour Timestamp Value" mask="0x1F000" values="RTC_MODE2_TIMESTAMP__HOUR"/>
          <bitfield name="DAY" caption="Day Timestamp Value" mask="0x3E0000"/>
          <bitfield name="MONTH" caption="Month Timestamp Value" mask="0x3C00000"/>
          <bitfield name="YEAR" caption="Year Timestamp Value" mask="0xFC000000"/>
        </register>
        <register name="TAMPID" offset="0x68" rw="RW" size="4" initval="0x00000000" caption="Tamper ID">
          <bitfield name="TAMPID0" caption="Tamper Input 0 Detected" mask="0x1"/>
          <bitfield name="TAMPID1" caption="Tamper Input 1 Detected" mask="0x2"/>
          <bitfield name="TAMPID2" caption="Tamper Input 2 Detected" mask="0x4"/>
          <bitfield name="TAMPID3" caption="Tamper Input 3 Detected" mask="0x8"/>
          <bitfield name="TAMPEVT" caption="Tamper Event Detected" mask="0x80000000"/>
        </register>
        <register name="BKUP" offset="0x80" rw="RW" size="4" count="8" initval="0x00000000" caption="Backup">
          <bitfield name="BKUP" caption="Backup" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="RTC_MODE0_CTRLA__MODE">
        <value name="COUNT32" caption="Mode 0: 32-bit Counter" value="0x0"/>
        <value name="COUNT16" caption="Mode 1: 16-bit Counter" value="0x1"/>
        <value name="CLOCK" caption="Mode 2: Clock/Calendar" value="0x2"/>
      </value-group>
      <value-group name="RTC_MODE0_CTRLA__PRESCALER">
        <value name="OFF" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x0"/>
        <value name="DIV1" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x1"/>
        <value name="DIV2" caption="CLK_RTC_CNT = GCLK_RTC/2" value="0x2"/>
        <value name="DIV4" caption="CLK_RTC_CNT = GCLK_RTC/4" value="0x3"/>
        <value name="DIV8" caption="CLK_RTC_CNT = GCLK_RTC/8" value="0x4"/>
        <value name="DIV16" caption="CLK_RTC_CNT = GCLK_RTC/16" value="0x5"/>
        <value name="DIV32" caption="CLK_RTC_CNT = GCLK_RTC/32" value="0x6"/>
        <value name="DIV64" caption="CLK_RTC_CNT = GCLK_RTC/64" value="0x7"/>
        <value name="DIV128" caption="CLK_RTC_CNT = GCLK_RTC/128" value="0x8"/>
        <value name="DIV256" caption="CLK_RTC_CNT = GCLK_RTC/256" value="0x9"/>
        <value name="DIV512" caption="CLK_RTC_CNT = GCLK_RTC/512" value="0xA"/>
        <value name="DIV1024" caption="CLK_RTC_CNT = GCLK_RTC/1024" value="0xB"/>
      </value-group>
      <value-group name="RTC_MODE1_CTRLA__MODE">
        <value name="COUNT32" caption="Mode 0: 32-bit Counter" value="0"/>
        <value name="COUNT16" caption="Mode 1: 16-bit Counter" value="1"/>
        <value name="CLOCK" caption="Mode 2: Clock/Calendar" value="2"/>
      </value-group>
      <value-group name="RTC_MODE1_CTRLA__PRESCALER">
        <value name="OFF" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0"/>
        <value name="DIV1" caption="CLK_RTC_CNT = GCLK_RTC/1" value="1"/>
        <value name="DIV2" caption="CLK_RTC_CNT = GCLK_RTC/2" value="2"/>
        <value name="DIV4" caption="CLK_RTC_CNT = GCLK_RTC/4" value="3"/>
        <value name="DIV8" caption="CLK_RTC_CNT = GCLK_RTC/8" value="4"/>
        <value name="DIV16" caption="CLK_RTC_CNT = GCLK_RTC/16" value="5"/>
        <value name="DIV32" caption="CLK_RTC_CNT = GCLK_RTC/32" value="6"/>
        <value name="DIV64" caption="CLK_RTC_CNT = GCLK_RTC/64" value="7"/>
        <value name="DIV128" caption="CLK_RTC_CNT = GCLK_RTC/128" value="8"/>
        <value name="DIV256" caption="CLK_RTC_CNT = GCLK_RTC/256" value="9"/>
        <value name="DIV512" caption="CLK_RTC_CNT = GCLK_RTC/512" value="0xA"/>
        <value name="DIV1024" caption="CLK_RTC_CNT = GCLK_RTC/1024" value="0xB"/>
      </value-group>
      <value-group name="RTC_MODE2_CTRLA__MODE">
        <value name="COUNT32" caption="Mode 0: 32-bit Counter" value="0"/>
        <value name="COUNT16" caption="Mode 1: 16-bit Counter" value="1"/>
        <value name="CLOCK" caption="Mode 2: Clock/Calendar" value="2"/>
      </value-group>
      <value-group name="RTC_MODE2_CTRLA__PRESCALER">
        <value name="OFF" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x0"/>
        <value name="DIV1" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x1"/>
        <value name="DIV2" caption="CLK_RTC_CNT = GCLK_RTC/2" value="0x2"/>
        <value name="DIV4" caption="CLK_RTC_CNT = GCLK_RTC/4" value="0x3"/>
        <value name="DIV8" caption="CLK_RTC_CNT = GCLK_RTC/8" value="0x4"/>
        <value name="DIV16" caption="CLK_RTC_CNT = GCLK_RTC/16" value="0x5"/>
        <value name="DIV32" caption="CLK_RTC_CNT = GCLK_RTC/32" value="0x6"/>
        <value name="DIV64" caption="CLK_RTC_CNT = GCLK_RTC/64" value="0x7"/>
        <value name="DIV128" caption="CLK_RTC_CNT = GCLK_RTC/128" value="0x8"/>
        <value name="DIV256" caption="CLK_RTC_CNT = GCLK_RTC/256" value="0x9"/>
        <value name="DIV512" caption="CLK_RTC_CNT = GCLK_RTC/512" value="0xA"/>
        <value name="DIV1024" caption="CLK_RTC_CNT = GCLK_RTC/1024" value="0xB"/>
      </value-group>
      <value-group name="RTC_MODE0_CTRLB__ACTF">
        <value name="DIV2" caption="CLK_RTC_OUT = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_OUT = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_OUT = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_OUT = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_OUT = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_OUT = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_OUT = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_OUT = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="RTC_MODE0_CTRLB__DEBF">
        <value name="DIV2" caption="CLK_RTC_DEB = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_DEB = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_DEB = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_DEB = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_DEB = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_DEB = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_DEB = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_DEB = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="RTC_MODE1_CTRLB__ACTF">
        <value name="DIV2" caption="CLK_RTC_OUT = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_OUT = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_OUT = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_OUT = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_OUT = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_OUT = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_OUT = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_OUT = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="RTC_MODE1_CTRLB__DEBF">
        <value name="DIV2" caption="CLK_RTC_DEB = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_DEB = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_DEB = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_DEB = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_DEB = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_DEB = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_DEB = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_DEB = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="RTC_MODE2_CTRLB__ACTF">
        <value name="DIV2" caption="CLK_RTC_OUT = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_OUT = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_OUT = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_OUT = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_OUT = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_OUT = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_OUT = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_OUT = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="RTC_MODE2_CTRLB__DEBF">
        <value name="DIV2" caption="CLK_RTC_DEB = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_DEB = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_DEB = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_DEB = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_DEB = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_DEB = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_DEB = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_DEB = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="RTC_MODE2_CLOCK__HOUR">
        <value name="AM" caption="AM when CLKREP in 12-hour" value="0x00"/>
        <value name="PM" caption="PM when CLKREP in 12-hour" value="0x10"/>
      </value-group>
      <value-group name="RTC_MODE2_ALARM_ALARM__HOUR">
        <value name="AM" caption="Morning hour" value="0x00"/>
        <value name="PM" caption="Afternoon hour" value="0x10"/>
      </value-group>
      <value-group name="RTC_MODE2_ALARM_MASK__SEL">
        <value name="OFF" caption="Alarm Disabled" value="0x0"/>
        <value name="SS" caption="Match seconds only" value="0x1"/>
        <value name="MMSS" caption="Match seconds and minutes only" value="0x2"/>
        <value name="HHMMSS" caption="Match seconds, minutes, and hours only" value="0x3"/>
        <value name="DDHHMMSS" caption="Match seconds, minutes, hours, and days only" value="0x4"/>
        <value name="MMDDHHMMSS" caption="Match seconds, minutes, hours, days, and months only" value="0x5"/>
        <value name="YYMMDDHHMMSS" caption="Match seconds, minutes, hours, days, months, and years" value="0x6"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN0ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake without timestamp" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp" value="0x2"/>
        <value name="ACTL" caption="Compare IN0 to OUT" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN1ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake without timestamp" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp" value="0x2"/>
        <value name="ACTL" caption="Compare IN1 to OUT" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN2ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake without timestamp" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp" value="0x2"/>
        <value name="ACTL" caption="Compare IN2 to OUT" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN3ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake without timestamp" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp" value="0x2"/>
        <value name="ACTL" caption="Compare IN3 to OUT" value="0x3"/>
      </value-group>
      <value-group name="RTC_MODE2_TIMESTAMP__HOUR">
        <value name="AM" caption="AM when CLKREP in 12-hour" value="0x00"/>
        <value name="PM" caption="PM when CLKREP in 12-hour" value="0x10"/>
      </value-group>
    </module>
    <module name="SERCOM" id="U2201" version="5.0.0" caption="Serial Communication Interface">
      <register-group name="SERCOM" caption="Serial Communication Interface">
        <mode name="I2CM" qualifier="SERCOM.I2CM_CTRLA.MODE" value="5" caption="I2C Master Mode"/>
        <mode name="I2CS" qualifier="SERCOM.I2CS_CTRLA.MODE" value="4" caption="I2C Slave Mode"/>
        <mode name="SPIS" qualifier="SERCOM.SPIS_CTRLA.MODE" mask="6" value="2" caption="SPI Slave Mode"/>
        <mode name="SPIM" qualifier="SERCOM.SPIM_CTRLA.MODE" mask="6" value="3" caption="SPI Master Mode"/>
        <mode name="USART_EXT" qualifier="SERCOM.USART_CTRLA.MODE" mask="6" value="0" caption="USART EXTERNAL CLOCK Mode"/>
        <mode name="USART_INT" qualifier="SERCOM.USART_CTRLA.MODE" mask="6" value="1" caption="USART INTERNAL CLOCK Mode"/>
        <register modes="I2CM" name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="I2CM Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_I2CM_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x80"/>
          <bitfield name="PINOUT" caption="Pin Usage" mask="0x10000"/>
          <bitfield name="SDAHOLD" caption="SDA Hold Time" mask="0x300000" values="SERCOM_I2CM_CTRLA__SDAHOLD"/>
          <bitfield name="MEXTTOEN" caption="Master SCL Low Extend Timeout" mask="0x400000"/>
          <bitfield name="SEXTTOEN" caption="Slave SCL Low Extend Timeout" mask="0x800000"/>
          <bitfield name="SPEED" caption="Transfer Speed" mask="0x3000000" values="SERCOM_I2CM_CTRLA__SPEED"/>
          <bitfield name="SCLSM" caption="SCL Clock Stretch Mode" mask="0x8000000"/>
          <bitfield name="INACTOUT" caption="Inactive Time-Out" mask="0x30000000" values="SERCOM_I2CM_CTRLA__INACTOUT"/>
          <bitfield name="LOWTOUTEN" caption="SCL Low Timeout Enable" mask="0x40000000"/>
        </register>
        <register modes="I2CS" name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="I2CS Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_I2CM_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="PINOUT" caption="Pin Usage" mask="0x10000"/>
          <bitfield name="SDAHOLD" caption="SDA Hold Time" mask="0x300000" values="SERCOM_I2CM_CTRLA__SDAHOLD"/>
          <bitfield name="SEXTTOEN" caption="Slave SCL Low Extend Timeout" mask="0x800000"/>
          <bitfield name="SPEED" caption="Transfer Speed" mask="0x3000000" values="SERCOM_I2CM_CTRLA__SPEED"/>
          <bitfield name="SCLSM" caption="SCL Clock Stretch Mode" mask="0x8000000"/>
          <bitfield name="LOWTOUTEN" caption="SCL Low Timeout Enable" mask="0x40000000"/>
        </register>
        <register modes="SPIM" name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="SPIM Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_SPIM_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="IBON" caption="Immediate Buffer Overflow Notification" mask="0x100"/>
          <bitfield name="DOPO" caption="Data Out Pinout" mask="0x30000" values="SERCOM_SPIM_CTRLA__DOPO"/>
          <bitfield name="DIPO" caption="Data In Pinout" mask="0x300000" values="SERCOM_SPIM_CTRLA__DIPO"/>
          <bitfield name="FORM" caption="Frame Format" mask="0xF000000" values="SERCOM_SPIM_CTRLA__FORM"/>
          <bitfield name="CPHA" caption="Clock Phase" mask="0x10000000" values="SERCOM_SPIM_CTRLA__CPHA"/>
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x20000000" values="SERCOM_SPIM_CTRLA__CPOL"/>
          <bitfield name="DORD" caption="Data Order" mask="0x40000000" values="SERCOM_SPIM_CTRLA__DORD"/>
        </register>
        <register modes="SPIS" name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="SPIS Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_SPIM_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="IBON" caption="Immediate Buffer Overflow Notification" mask="0x100"/>
          <bitfield name="DOPO" caption="Data Out Pinout" mask="0x30000" values="SERCOM_SPIM_CTRLA__DOPO"/>
          <bitfield name="DIPO" caption="Data In Pinout" mask="0x300000" values="SERCOM_SPIM_CTRLA__DIPO"/>
          <bitfield name="FORM" caption="Frame Format" mask="0xF000000" values="SERCOM_SPIM_CTRLA__FORM"/>
          <bitfield name="CPHA" caption="Clock Phase" mask="0x10000000" values="SERCOM_SPIM_CTRLA__CPHA"/>
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x20000000" values="SERCOM_SPIM_CTRLA__CPOL"/>
          <bitfield name="DORD" caption="Data Order" mask="0x40000000" values="SERCOM_SPIM_CTRLA__DORD"/>
        </register>
        <register modes="USART_EXT" name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="USART_EXT Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_USART_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="IBON" caption="Immediate Buffer Overflow Notification" mask="0x100"/>
          <bitfield name="TXINV" caption="Transmit Data Invert" mask="0x200"/>
          <bitfield name="RXINV" caption="Receive Data Invert" mask="0x400"/>
          <bitfield name="SAMPR" caption="Sample" mask="0xE000" values="SERCOM_USART_CTRLA__SAMPR"/>
          <bitfield name="TXPO" caption="Transmit Data Pinout" mask="0x30000" values="SERCOM_USART_CTRLA__TXPO"/>
          <bitfield name="RXPO" caption="Receive Data Pinout" mask="0x300000" values="SERCOM_USART_CTRLA__RXPO"/>
          <bitfield name="SAMPA" caption="Sample Adjustment" mask="0xC00000" values="SERCOM_USART_CTRLA__SAMPA"/>
          <bitfield name="FORM" caption="Frame Format" mask="0xF000000" values="SERCOM_USART_CTRLA__FORM"/>
          <bitfield name="CMODE" caption="Communication Mode" mask="0x10000000" values="SERCOM_USART_CTRLA__CMODE"/>
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x20000000" values="SERCOM_USART_CTRLA__CPOL"/>
          <bitfield name="DORD" caption="Data Order" mask="0x40000000" values="SERCOM_USART_CTRLA__DORD"/>
        </register>
        <register modes="USART_INT" name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="USART_INT Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_USART_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="IBON" caption="Immediate Buffer Overflow Notification" mask="0x100"/>
          <bitfield name="TXINV" caption="Transmit Data Invert" mask="0x200"/>
          <bitfield name="RXINV" caption="Receive Data Invert" mask="0x400"/>
          <bitfield name="SAMPR" caption="Sample" mask="0xE000" values="SERCOM_USART_CTRLA__SAMPR"/>
          <bitfield name="TXPO" caption="Transmit Data Pinout" mask="0x30000" values="SERCOM_USART_CTRLA__TXPO"/>
          <bitfield name="RXPO" caption="Receive Data Pinout" mask="0x300000" values="SERCOM_USART_CTRLA__RXPO"/>
          <bitfield name="SAMPA" caption="Sample Adjustment" mask="0xC00000" values="SERCOM_USART_CTRLA__SAMPA"/>
          <bitfield name="FORM" caption="Frame Format" mask="0xF000000" values="SERCOM_USART_CTRLA__FORM"/>
          <bitfield name="CMODE" caption="Communication Mode" mask="0x10000000" values="SERCOM_USART_CTRLA__CMODE"/>
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x20000000" values="SERCOM_USART_CTRLA__CPOL"/>
          <bitfield name="DORD" caption="Data Order" mask="0x40000000" values="SERCOM_USART_CTRLA__DORD"/>
        </register>
        <register modes="I2CM" name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="I2CM Control B">
          <bitfield name="SMEN" caption="Smart Mode Enable" mask="0x100"/>
          <bitfield name="QCEN" caption="Quick Command Enable" mask="0x200"/>
          <bitfield name="CMD" caption="Command" mask="0x30000"/>
          <bitfield name="ACKACT" caption="Acknowledge Action" mask="0x40000"/>
        </register>
        <register modes="I2CS" name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="I2CS Control B">
          <bitfield name="SMEN" caption="Smart Mode Enable" mask="0x100"/>
          <bitfield name="GCMD" caption="PMBus Group Command" mask="0x200"/>
          <bitfield name="AACKEN" caption="Automatic Address Acknowledge" mask="0x400"/>
          <bitfield name="AMODE" caption="Address Mode" mask="0xC000"/>
          <bitfield name="CMD" caption="Command" mask="0x30000"/>
          <bitfield name="ACKACT" caption="Acknowledge Action" mask="0x40000"/>
        </register>
        <register modes="SPIM" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="SPIM Control B">
          <bitfield name="CHSIZE" caption="Character Size" mask="0x7" values="SERCOM_SPIM_CTRLB__CHSIZE"/>
          <bitfield name="PLOADEN" caption="Data Preload Enable" mask="0x40"/>
          <bitfield name="SSDE" caption="Slave Select Low Detect Enable" mask="0x200"/>
          <bitfield name="MSSEN" caption="Master Slave Select Enable" mask="0x2000"/>
          <bitfield name="AMODE" caption="Address Mode" mask="0xC000" values="SERCOM_SPIM_CTRLB__AMODE"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x20000"/>
        </register>
        <register modes="SPIS" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="SPIS Control B">
          <bitfield name="CHSIZE" caption="Character Size" mask="0x7" values="SERCOM_SPIM_CTRLB__CHSIZE"/>
          <bitfield name="PLOADEN" caption="Data Preload Enable" mask="0x40"/>
          <bitfield name="SSDE" caption="Slave Select Low Detect Enable" mask="0x200"/>
          <bitfield name="MSSEN" caption="Master Slave Select Enable" mask="0x2000"/>
          <bitfield name="AMODE" caption="Address Mode" mask="0xC000" values="SERCOM_SPIM_CTRLB__AMODE"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x20000"/>
        </register>
        <register modes="USART_EXT" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="USART_EXT Control B">
          <bitfield name="CHSIZE" caption="Character Size" mask="0x7" values="SERCOM_USART_CTRLB__CHSIZE"/>
          <bitfield name="SBMODE" caption="Stop Bit Mode" mask="0x40" values="SERCOM_USART_CTRLB__SBMODE"/>
          <bitfield name="COLDEN" caption="Collision Detection Enable" mask="0x100"/>
          <bitfield name="SFDE" caption="Start of Frame Detection Enable" mask="0x200"/>
          <bitfield name="ENC" caption="Encoding Format" mask="0x400"/>
          <bitfield name="PMODE" caption="Parity Mode" mask="0x2000" values="SERCOM_USART_CTRLB__PMODE"/>
          <bitfield name="TXEN" caption="Transmitter Enable" mask="0x10000"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x20000"/>
          <bitfield name="LINCMD" caption="LIN Command" mask="0x3000000" values="SERCOM_USART_CTRLB__LINCMD"/>
        </register>
        <register modes="USART_INT" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="USART_INT Control B">
          <bitfield name="CHSIZE" caption="Character Size" mask="0x7" values="SERCOM_USART_CTRLB__CHSIZE"/>
          <bitfield name="SBMODE" caption="Stop Bit Mode" mask="0x40" values="SERCOM_USART_CTRLB__SBMODE"/>
          <bitfield name="COLDEN" caption="Collision Detection Enable" mask="0x100"/>
          <bitfield name="SFDE" caption="Start of Frame Detection Enable" mask="0x200"/>
          <bitfield name="ENC" caption="Encoding Format" mask="0x400"/>
          <bitfield name="PMODE" caption="Parity Mode" mask="0x2000" values="SERCOM_USART_CTRLB__PMODE"/>
          <bitfield name="TXEN" caption="Transmitter Enable" mask="0x10000"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x20000"/>
          <bitfield name="LINCMD" caption="LIN Command" mask="0x3000000" values="SERCOM_USART_CTRLB__LINCMD"/>
        </register>
        <register modes="I2CM" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="I2CM Control C">
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x1000000" values="SERCOM_I2CM_CTRLC__DATA32B"/>
        </register>
        <register modes="I2CS" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="I2CS Control C">
          <bitfield name="SDASETUP" caption="SDA Setup Time" mask="0xF"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x1000000" values="SERCOM_I2CM_CTRLC__DATA32B"/>
        </register>
        <register modes="SPIM" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="SPIM Control C">
          <bitfield name="ICSPACE" caption="Inter-Character Spacing" mask="0x3F"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x1000000" values="SERCOM_SPIM_CTRLC__DATA32B"/>
        </register>
        <register modes="SPIS" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="SPIS Control C">
          <bitfield name="ICSPACE" caption="Inter-Character Spacing" mask="0x3F"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x1000000" values="SERCOM_SPIM_CTRLC__DATA32B"/>
        </register>
        <register modes="USART_EXT" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="USART_EXT Control C">
          <bitfield name="GTIME" caption="Guard Time" mask="0x7"/>
          <bitfield name="BRKLEN" caption="LIN Master Break Length" mask="0x300" values="SERCOM_USART_CTRLC__BRKLEN"/>
          <bitfield name="HDRDLY" caption="LIN Master Header Delay" mask="0xC00" values="SERCOM_USART_CTRLC__HDRDLY"/>
          <bitfield name="INACK" caption="Inhibit Not Acknowledge" mask="0x10000"/>
          <bitfield name="DSNACK" caption="Disable Successive NACK" mask="0x20000"/>
          <bitfield name="MAXITER" caption="Maximum Iterations" mask="0x700000"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x3000000" values="SERCOM_USART_CTRLC__DATA32B"/>
        </register>
        <register modes="USART_INT" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="USART_INT Control C">
          <bitfield name="GTIME" caption="Guard Time" mask="0x7"/>
          <bitfield name="BRKLEN" caption="LIN Master Break Length" mask="0x300" values="SERCOM_USART_CTRLC__BRKLEN"/>
          <bitfield name="HDRDLY" caption="LIN Master Header Delay" mask="0xC00" values="SERCOM_USART_CTRLC__HDRDLY"/>
          <bitfield name="INACK" caption="Inhibit Not Acknowledge" mask="0x10000"/>
          <bitfield name="DSNACK" caption="Disable Successive NACK" mask="0x20000"/>
          <bitfield name="MAXITER" caption="Maximum Iterations" mask="0x700000"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x3000000" values="SERCOM_USART_CTRLC__DATA32B"/>
        </register>
        <register modes="I2CM" name="BAUD" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="I2CM Baud Rate">
          <bitfield name="BAUD" caption="Baud Rate Value" mask="0xFF"/>
          <bitfield name="BAUDLOW" caption="Baud Rate Value Low" mask="0xFF00"/>
        </register>
        <register modes="SPIM" name="BAUD" offset="0xC" rw="RW" size="1" initval="0x00" caption="SPIM Baud Rate">
          <bitfield name="BAUD" caption="Baud Rate Value" mask="0xFF"/>
        </register>
        <register modes="SPIS" name="BAUD" offset="0xC" rw="RW" size="1" initval="0x00" caption="SPIS Baud Rate">
          <bitfield name="BAUD" caption="Baud Rate Value" mask="0xFF"/>
        </register>
        <register modes="USART_EXT" name="BAUD" offset="0xC" rw="RW" size="2" initval="0x0000" caption="USART_EXT Baud Rate">
          <mode name="DEFAULT"/>
          <mode name="FRAC"/>
          <mode name="FRACFP"/>
          <mode name="USARTFP"/>
          <bitfield modes="FRAC FRACFP" name="BAUD" caption="Baud Rate Value" mask="0x1FFF"/>
          <bitfield modes="FRAC FRACFP" name="FP" caption="Fractional Part" mask="0xE000"/>
          <bitfield modes="DEFAULT USARTFP" name="BAUD" caption="Baud Rate Value" mask="0xFFFF"/>
        </register>
        <register modes="USART_INT" name="BAUD" offset="0xC" rw="RW" size="2" initval="0x0000" caption="USART_INT Baud Rate">
          <mode name="DEFAULT"/>
          <mode name="FRAC"/>
          <mode name="FRACFP"/>
          <mode name="USARTFP"/>
          <bitfield modes="FRAC FRACFP" name="BAUD" caption="Baud Rate Value" mask="0x1FFF"/>
          <bitfield modes="FRAC FRACFP" name="FP" caption="Fractional Part" mask="0xE000"/>
          <bitfield modes="DEFAULT USARTFP" name="BAUD" caption="Baud Rate Value" mask="0xFFFF"/>
        </register>
        <register modes="USART_EXT" name="RXPL" offset="0xE" rw="RW" size="1" initval="0x00" caption="USART_EXT Receive Pulse Length">
          <bitfield name="RXPL" caption="Receive Pulse Length" mask="0xFF"/>
        </register>
        <register modes="USART_INT" name="RXPL" offset="0xE" rw="RW" size="1" initval="0x00" caption="USART_INT Receive Pulse Length">
          <bitfield name="RXPL" caption="Receive Pulse Length" mask="0xFF"/>
        </register>
        <register modes="I2CM" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="I2CM Interrupt Enable Clear">
          <bitfield name="MB" caption="Master On Bus Interrupt Disable" mask="0x1"/>
          <bitfield name="SB" caption="Slave On Bus Interrupt Disable" mask="0x2"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="I2CS" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="I2CS Interrupt Enable Clear">
          <bitfield name="PREC" caption="Stop Received Interrupt Disable" mask="0x1"/>
          <bitfield name="AMATCH" caption="Address Match Interrupt Disable" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Interrupt Disable" mask="0x4"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="SPIM" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="SPIM Interrupt Enable Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Disable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Disable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Disable" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Disable" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="SPIS" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="SPIS Interrupt Enable Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Disable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Disable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Disable" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Disable" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="USART_EXT" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="USART_EXT Interrupt Enable Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Disable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Disable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Disable" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt Disable" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt Disable" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt Disable" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="USART_INT" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="USART_INT Interrupt Enable Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Disable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Disable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Disable" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt Disable" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt Disable" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt Disable" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="I2CM" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="I2CM Interrupt Enable Set">
          <bitfield name="MB" caption="Master On Bus Interrupt Enable" mask="0x1"/>
          <bitfield name="SB" caption="Slave On Bus Interrupt Enable" mask="0x2"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="I2CS" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="I2CS Interrupt Enable Set">
          <bitfield name="PREC" caption="Stop Received Interrupt Enable" mask="0x1"/>
          <bitfield name="AMATCH" caption="Address Match Interrupt Enable" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Interrupt Enable" mask="0x4"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="SPIM" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="SPIM Interrupt Enable Set">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Enable" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="SPIS" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="SPIS Interrupt Enable Set">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Enable" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="USART_EXT" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="USART_EXT Interrupt Enable Set">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt Enable" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt Enable" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt Enable" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="USART_INT" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="USART_INT Interrupt Enable Set">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt Enable" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt Enable" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt Enable" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="I2CM" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="I2CM Interrupt Flag Status and Clear">
          <bitfield name="MB" caption="Master On Bus Interrupt" mask="0x1"/>
          <bitfield name="SB" caption="Slave On Bus Interrupt" mask="0x2"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="I2CS" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="I2CS Interrupt Flag Status and Clear">
          <bitfield name="PREC" caption="Stop Received Interrupt" mask="0x1"/>
          <bitfield name="AMATCH" caption="Address Match Interrupt" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Interrupt" mask="0x4"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="SPIM" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="SPIM Interrupt Flag Status and Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Flag" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="SPIS" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="SPIS Interrupt Flag Status and Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Flag" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="USART_EXT" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="USART_EXT Interrupt Flag Status and Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="USART_INT" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="USART_INT Interrupt Flag Status and Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="I2CM" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="I2CM Status">
          <bitfield name="BUSERR" caption="Bus Error" mask="0x1"/>
          <bitfield name="ARBLOST" caption="Arbitration Lost" mask="0x2"/>
          <bitfield name="RXNACK" caption="Received Not Acknowledge" mask="0x4"/>
          <bitfield name="BUSSTATE" caption="Bus State" mask="0x30"/>
          <bitfield name="LOWTOUT" caption="SCL Low Timeout" mask="0x40"/>
          <bitfield name="CLKHOLD" caption="Clock Hold" mask="0x80"/>
          <bitfield name="MEXTTOUT" caption="Master SCL Low Extend Timeout" mask="0x100"/>
          <bitfield name="SEXTTOUT" caption="Slave SCL Low Extend Timeout" mask="0x200"/>
          <bitfield name="LENERR" caption="Length Error" mask="0x400"/>
        </register>
        <register modes="I2CS" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="I2CS Status">
          <bitfield name="BUSERR" caption="Bus Error" mask="0x1"/>
          <bitfield name="COLL" caption="Transmit Collision" mask="0x2"/>
          <bitfield name="RXNACK" caption="Received Not Acknowledge" mask="0x4"/>
          <bitfield name="DIR" caption="Read/Write Direction" mask="0x8"/>
          <bitfield name="SR" caption="Repeated Start" mask="0x10"/>
          <bitfield name="LOWTOUT" caption="SCL Low Timeout" mask="0x40"/>
          <bitfield name="CLKHOLD" caption="Clock Hold" mask="0x80"/>
          <bitfield name="SEXTTOUT" caption="Slave SCL Low Extend Timeout" mask="0x200"/>
          <bitfield name="LENERR" caption="Transaction Length Error" mask="0x800"/>
        </register>
        <register modes="SPIM" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="SPIM Status">
          <bitfield name="BUFOVF" caption="Buffer Overflow" mask="0x4"/>
          <bitfield name="LENERR" caption="Transaction Length Error" mask="0x800"/>
        </register>
        <register modes="SPIS" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="SPIS Status">
          <bitfield name="BUFOVF" caption="Buffer Overflow" mask="0x4"/>
          <bitfield name="LENERR" caption="Transaction Length Error" mask="0x800"/>
        </register>
        <register modes="USART_EXT" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="USART_EXT Status">
          <bitfield name="PERR" caption="Parity Error" mask="0x1"/>
          <bitfield name="FERR" caption="Frame Error" mask="0x2"/>
          <bitfield name="BUFOVF" caption="Buffer Overflow" mask="0x4"/>
          <bitfield name="CTS" caption="Clear To Send" mask="0x8"/>
          <bitfield name="ISF" caption="Inconsistent Sync Field" mask="0x10"/>
          <bitfield name="COLL" caption="Collision Detected" mask="0x20"/>
          <bitfield name="TXE" caption="Transmitter Empty" mask="0x40"/>
          <bitfield name="ITER" caption="Maximum Number of Repetitions Reached" mask="0x80"/>
        </register>
        <register modes="USART_INT" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="USART_INT Status">
          <bitfield name="PERR" caption="Parity Error" mask="0x1"/>
          <bitfield name="FERR" caption="Frame Error" mask="0x2"/>
          <bitfield name="BUFOVF" caption="Buffer Overflow" mask="0x4"/>
          <bitfield name="CTS" caption="Clear To Send" mask="0x8"/>
          <bitfield name="ISF" caption="Inconsistent Sync Field" mask="0x10"/>
          <bitfield name="COLL" caption="Collision Detected" mask="0x20"/>
          <bitfield name="TXE" caption="Transmitter Empty" mask="0x40"/>
          <bitfield name="ITER" caption="Maximum Number of Repetitions Reached" mask="0x80"/>
        </register>
        <register modes="I2CM" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="I2CM Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="SYSOP" caption="System Operation Synchronization Busy" mask="0x4"/>
          <bitfield name="LENGTH" caption="Length Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="I2CS" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="I2CS Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="LENGTH" caption="Length Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="SPIM" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="SPIM Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="LENGTH" caption="LENGTH Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="SPIS" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="SPIS Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="LENGTH" caption="LENGTH Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="USART_EXT" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="USART_EXT Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="RXERRCNT" caption="RXERRCNT Synchronization Busy" mask="0x8"/>
          <bitfield name="LENGTH" caption="LENGTH Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="USART_INT" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="USART_INT Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="RXERRCNT" caption="RXERRCNT Synchronization Busy" mask="0x8"/>
          <bitfield name="LENGTH" caption="LENGTH Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="USART_EXT" name="RXERRCNT" offset="0x20" rw="R" size="1" initval="0x00" caption="USART_EXT Receive Error Count">
          <bitfield name="RXERRCNT" caption="Receive Error Count" mask="0xFF"/>
        </register>
        <register modes="USART_INT" name="RXERRCNT" offset="0x20" rw="R" size="1" initval="0x00" caption="USART_INT Receive Error Count">
          <bitfield name="RXERRCNT" caption="Receive Error Count" mask="0xFF"/>
        </register>
        <register modes="I2CS" name="LENGTH" offset="0x22" rw="RW" size="2" initval="0x0000" caption="I2CS Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x100"/>
        </register>
        <register modes="SPIM" name="LENGTH" offset="0x22" rw="RW" size="2" initval="0x0000" caption="SPIM Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x100"/>
        </register>
        <register modes="SPIS" name="LENGTH" offset="0x22" rw="RW" size="2" initval="0x0000" caption="SPIS Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x100"/>
        </register>
        <register modes="USART_EXT" name="LENGTH" offset="0x22" rw="RW" size="2" initval="0x0000" caption="USART_EXT Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x300"/>
        </register>
        <register modes="USART_INT" name="LENGTH" offset="0x22" rw="RW" size="2" initval="0x0000" caption="USART_INT Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x300"/>
        </register>
        <register modes="I2CM" name="ADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="I2CM Address">
          <bitfield name="ADDR" caption="Address Value" mask="0x7FF"/>
          <bitfield name="LENEN" caption="Length Enable" mask="0x2000"/>
          <bitfield name="TENBITEN" caption="Ten Bit Addressing Enable" mask="0x8000"/>
          <bitfield name="LEN" caption="Length" mask="0xFF0000"/>
        </register>
        <register modes="I2CS" name="ADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="I2CS Address">
          <bitfield name="GENCEN" caption="General Call Address Enable" mask="0x1"/>
          <bitfield name="ADDR" caption="Address Value" mask="0x7FE"/>
          <bitfield name="ADDRMASK" caption="Address Mask" mask="0x7FE0000"/>
        </register>
        <register modes="SPIM" name="ADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="SPIM Address">
          <bitfield name="ADDR" caption="Address Value" mask="0xFF"/>
          <bitfield name="ADDRMASK" caption="Address Mask" mask="0xFF0000"/>
        </register>
        <register modes="SPIS" name="ADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="SPIS Address">
          <bitfield name="ADDR" caption="Address Value" mask="0xFF"/>
          <bitfield name="ADDRMASK" caption="Address Mask" mask="0xFF0000"/>
        </register>
        <register modes="I2CM" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00" caption="I2CM Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFF"/>
        </register>
        <register modes="I2CS" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="I2CS Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="SPIM" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="SPIM Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="SPIS" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="SPIS Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="USART_EXT" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="USART_EXT Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="USART_INT" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="USART_INT Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="I2CM" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="I2CM Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="SPIM" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="SPIM Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="SPIS" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="SPIS Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="USART_EXT" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="USART_EXT Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="USART_INT" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="USART_INT Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
      </register-group>
      <value-group name="SERCOM_I2CM_CTRLA__MODE">
        <value name="USART_EXT_CLK" caption="USART with external clock" value="0x0"/>
        <value name="USART_INT_CLK" caption="USART with internal clock" value="0x1"/>
        <value name="SPI_SLAVE" caption="SPI in slave operation" value="0x2"/>
        <value name="SPI_MASTER" caption="SPI in master operation" value="0x3"/>
        <value name="I2C_SLAVE" caption="I2C slave operation" value="0x4"/>
        <value name="I2C_MASTER" caption="I2C master operation" value="0x5"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLA__SDAHOLD">
        <value name="DISABLE" caption="Disabled" value="0x0"/>
        <value name="75NS" caption="50-100ns hold time" value="0x1"/>
        <value name="450NS" caption="300-600ns hold time" value="0x2"/>
        <value name="600NS" caption="400-800ns hold time" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLA__SPEED">
        <value name="STANDARD_AND_FAST_MODE" caption="Standard Mode(Sm) Upto 100kHz and Fast Mode(Fm) Upto 400kHz " value="0x0"/>
        <value name="FASTPLUS_MODE" caption="Fast-mode Plus Upto 1MHz" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLA__INACTOUT">
        <value name="DISABLE" caption="Disabled" value="0x0"/>
        <value name="55US" caption="5-6 SCL Time-Out(50-60us)" value="0x1"/>
        <value name="105US" caption="10-11 SCL Time-Out(100-110us)" value="0x2"/>
        <value name="205US" caption="20-21 SCL Time-Out(200-210us)" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLC__DATA32B">
        <value name="DATA_TRANS_8BIT" caption="Data transaction from/to DATA register are 8-bit" value="0x0"/>
        <value name="DATA_TRANS_32BIT" caption="Data transaction from/to DATA register are 32-bit" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__MODE">
        <value name="USART_EXT_CLK" caption="USART with external clock" value="0x0"/>
        <value name="USART_INT_CLK" caption="USART with internal clock" value="0x1"/>
        <value name="SPI_SLAVE" caption="SPI in slave operation" value="0x2"/>
        <value name="SPI_MASTER" caption="SPI in master operation" value="0x3"/>
        <value name="I2C_SLAVE" caption="I2C slave operation" value="0x4"/>
        <value name="I2C_MASTER" caption="I2C master operation" value="0x5"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__CPHA">
        <value name="LEADING_EDGE" caption="The data is sampled on a leading SCK edge and changed on a trailing SCK edge" value="0x0"/>
        <value name="TRAILING_EDGE" caption="The data is sampled on a trailing SCK edge and changed on a leading SCK edge" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__CPOL">
        <value name="IDLE_LOW" caption="SCK is low when idle" value="0x0"/>
        <value name="IDLE_HIGH" caption="SCK is high when idle" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__DORD">
        <value name="MSB" caption="MSB is transferred first" value="0x0"/>
        <value name="LSB" caption="LSB is transferred first" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__DOPO">
        <value name="PAD0" caption="DO on PAD[0], SCK on PAD[1] and SS on PAD[2]" value="0x0"/>
        <value name="PAD2" caption="DO on PAD[3], SCK on PAD[1] and SS on PAD[2]" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__DIPO">
        <value name="PAD0" caption="SERCOM PAD[0] is used as data input" value="0x0"/>
        <value name="PAD1" caption="SERCOM PAD[1] is used as data input" value="0x1"/>
        <value name="PAD2" caption="SERCOM PAD[2] is used as data input" value="0x2"/>
        <value name="PAD3" caption="SERCOM PAD[3] is used as data input" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__FORM">
        <value name="SPI_FRAME" caption="SPI Frame" value="0x0"/>
        <value name="SPI_FRAME_WITH_ADDR" caption="SPI Frame with Addr" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLB__CHSIZE">
        <value name="8_BIT" caption="8 bits" value="0x0"/>
        <value name="9_BIT" caption="9 bits" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLB__AMODE">
        <value name="MASK" caption="SPI Address mask " value="0x0"/>
        <value name="2_ADDRESSES" caption="Two unique Addressess" value="0x1"/>
        <value name="RANGE" caption="Address Range" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLC__DATA32B">
        <value name="DATA_TRANS_8BIT" caption="Transaction from and to DATA register are 8-bit" value="0x0"/>
        <value name="DATA_TRANS_32BIT" caption="Transaction from and to DATA register are 32-bit" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__MODE">
        <value name="USART_EXT_CLK" caption="USART with external clock" value="0x0"/>
        <value name="USART_INT_CLK" caption="USART with internal clock" value="0x1"/>
        <value name="SPI_SLAVE" caption="SPI in slave operation" value="0x2"/>
        <value name="SPI_MASTER" caption="SPI in master operation" value="0x3"/>
        <value name="I2C_SLAVE" caption="I2C slave operation" value="0x4"/>
        <value name="I2C_MASTER" caption="I2C master operation" value="0x5"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__CMODE">
        <value name="ASYNC" caption="Asynchronous Communication" value="0x0"/>
        <value name="SYNC" caption="Synchronous Communication" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__CPOL">
        <value name="IDLE_LOW" caption="TxD Change:- Rising XCK edge, RxD Sample:- Falling XCK edge" value="0x0"/>
        <value name="IDLE_HIGH" caption="TxD Change:- Falling XCK edge, RxD Sample:- Rising XCK edge" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__DORD">
        <value name="MSB" caption="MSB is transmitted first" value="0x0"/>
        <value name="LSB" caption="LSB is transmitted first" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__FORM">
        <value name="USART_FRAME_NO_PARITY" caption="USART frame" value="0x0"/>
        <value name="USART_FRAME_WITH_PARITY" caption="USART frame with parity" value="0x1"/>
        <value name="USART_FRAME_LIN_MASTER_MODE" caption="LIN Master - Break and sync generation" value="0x2"/>
        <value name="USART_FRAME_AUTO_BAUD_NO_PARITY" caption="Auto-baud (LIN Slave) - break detection and auto-baud" value="0x4"/>
        <value name="USART_FRAME_AUTO_BAUD_WITH_PARITY" caption="Auto-baud - break detection and auto-baud with parity" value="0x5"/>
        <value name="USART_FRAME_ISO_7816" caption="ISO 7816" value="0x7"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__RXPO">
        <value name="PAD0" caption="SERCOM PAD[0] is used for data reception" value="0x0"/>
        <value name="PAD1" caption="SERCOM PAD[1] is used for data reception" value="0x1"/>
        <value name="PAD2" caption="SERCOM PAD[2] is used for data reception" value="0x2"/>
        <value name="PAD3" caption="SERCOM PAD[3] is used for data reception" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__TXPO">
        <value name="PAD0" caption="PAD[0] = TxD; PAD[1] = XCK" value="0x0"/>
        <value name="PAD2" caption="PAD[0] = TxD; PAD[2] = RTS; PAD[3] = CTS" value="0x2"/>
        <value name="PAD3" caption="PAD[0] = TxD; PAD[1] = XCK; PAD[2] = TE" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__SAMPR">
        <value name="16X_ARITHMETIC" caption="16x over-sampling using arithmetic baudrate generation" value="0x0"/>
        <value name="16X_FRACTIONAL" caption="16x over-sampling using fractional baudrate generation" value="0x1"/>
        <value name="8X_ARITHMETIC" caption="8x over-sampling using arithmetic baudrate generation" value="0x2"/>
        <value name="8X_FRACTIONAL" caption="8x over-sampling using fractional baudrate generation" value="0x3"/>
        <value name="3X_ARITHMETIC" caption="3x over-sampling using arithmetic baudrate generation" value="0x4"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__SAMPA">
        <value name="ADJ0" caption="16x Over-sampling = 7-8-9; 8x Over-sampling = 3-4-5" value="0x0"/>
        <value name="ADJ1" caption="16x Over-sampling = 9-10-11; 8x Over-sampling = 4-5-6" value="0x1"/>
        <value name="ADJ2" caption="16x Over-sampling = 11-12-13; 8x Over-sampling = 5-6-7" value="0x2"/>
        <value name="ADJ3" caption="16x Over-sampling = 13-14-15; 8x Over-sampling = 6-7-8" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__CHSIZE">
        <value name="8_BIT" caption="8 Bits" value="0x0"/>
        <value name="9_BIT" caption="9 Bits" value="0x1"/>
        <value name="5_BIT" caption="5 Bits" value="0x5"/>
        <value name="6_BIT" caption="6 Bits" value="0x6"/>
        <value name="7_BIT" caption="7 Bits" value="0x7"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__PMODE">
        <value name="EVEN" caption="Even Parity" value="0x0"/>
        <value name="ODD" caption="Odd Parity" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__SBMODE">
        <value name="1_BIT" caption="One Stop Bit" value="0x0"/>
        <value name="2_BIT" caption="Two Stop Bits" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__LINCMD">
        <value name="NONE" caption="Normal USART transmission" value="0x0"/>
        <value name="SOFTWARE_CONTROL_TRANSMIT_CMD" caption="Break field is transmitted when DATA is written" value="0x1"/>
        <value name="AUTO_TRANSMIT_CMD" caption="Break, sync and identifier are automatically transmitted when DATA is written with the identifier" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLC__BRKLEN">
        <value name="13_BIT" caption="Break field transmission is 13 bit times" value="0x0"/>
        <value name="17_BIT" caption="Break field transmission is 17 bit times" value="0x1"/>
        <value name="21_BIT" caption="Break field transmission is 21 bit times" value="0x2"/>
        <value name="26_BIT" caption="Break field transmission is 26 bit times" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLC__DATA32B">
        <value name="DATA_READ_WRITE_CHSIZE" caption="Data reads and writes according CTRLB.CHSIZE" value="0x0"/>
        <value name="DATA_READ_CHSIZE_WRITE_32BIT" caption="Data reads according CTRLB.CHSIZE and writes according 32-bit extension" value="0x1"/>
        <value name="DATA_READ_32BIT_WRITE_CHSIZE" caption="Data reads according 32-bit extension and writes according CTRLB.CHSIZE" value="0x2"/>
        <value name="DATA_READ_WRITE_32BIT" caption="Data reads and writes according 32-bit extension" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLC__HDRDLY">
        <value name="DELAY0" caption="Delay between break and sync transmission is 1 bit time; Delay between sync and ID transmission is 1 bit time" value="0x0"/>
        <value name="DELAY1" caption="Delay between break and sync transmission is 4 bit time; Delay between sync and ID transmission is 4 bit time" value="0x1"/>
        <value name="DELAY2" caption="Delay between break and sync transmission is 8 bit time; Delay between sync and ID transmission is 4 bit time" value="0x2"/>
        <value name="DELAY3" caption="Delay between break and sync transmission is 14 bit time; Delay between sync and ID transmission is 4 bit time" value="0x3"/>
      </value-group>
    </module>
    <module name="TC" id="U2249" version="3.0.0" caption="Basic Timer Counter">
      <register-group name="TC" caption="Basic Timer Counter">
        <mode name="COUNT8" qualifier="TC.CTRLA.MODE" value="1" caption="8-bit Counter Mode"/>
        <mode name="COUNT16" qualifier="TC.CTRLA.MODE" value="0" caption="16-bit Counter Mode"/>
        <mode name="COUNT32" qualifier="TC.CTRLA.MODE" value="2" caption="32-bit Counter Mode"/>
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Timer Counter Mode" mask="0xC" values="TC_CTRLA__MODE"/>
          <bitfield name="PRESCSYNC" caption="Prescaler and Counter Synchronization" mask="0x30" values="TC_CTRLA__PRESCSYNC"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="Clock On Demand" mask="0x80"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0x700" values="TC_CTRLA__PRESCALER"/>
          <bitfield name="ALOCK" caption="Auto Lock" mask="0x800"/>
          <bitfield name="DMAOS" caption="DMA One Shot" mask="0x8000"/>
          <bitfield name="CAPTEN0" caption="Capture Channel 0 Enable" mask="0x10000"/>
          <bitfield name="CAPTEN1" caption="Capture Channel 1 Enable" mask="0x20000"/>
          <bitfield name="COPEN0" caption="Capture On Pin 0 Enable" mask="0x100000"/>
          <bitfield name="COPEN1" caption="Capture On Pin 1 Enable" mask="0x200000"/>
          <bitfield name="CAPTMODE0" caption="Capture Mode Channel 0" mask="0x3000000" values="TC_CTRLA__CAPTMODE0"/>
          <bitfield name="CAPTMODE1" caption="Capture mode Channel 1" mask="0x18000000" values="TC_CTRLA__CAPTMODE1"/>
        </register>
        <register name="CTRLBCLR" offset="0x4" rw="RW" access="RWSYNC" size="1" atomic-op="clear:CTRLBCLR" initval="0x00" caption="Control B Clear">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot on Counter" mask="0x4"/>
          <bitfield name="CMD" caption="Command" mask="0xE0" values="TC_CTRLBCLR__CMD"/>
        </register>
        <register name="CTRLBSET" offset="0x5" rw="RW" access="RWSYNC" size="1" atomic-op="set:CTRLBSET" initval="0x00" caption="Control B Set">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot on Counter" mask="0x4"/>
          <bitfield name="CMD" caption="Command" mask="0xE0" values="TC_CTRLBSET__CMD"/>
        </register>
        <register name="EVCTRL" offset="0x6" rw="RW" size="2" initval="0x0000" caption="Event Control">
          <bitfield name="EVACT" caption="Event Action" mask="0x7" values="TC_EVCTRL__EVACT"/>
          <bitfield name="TCINV" caption="TC Event Input Polarity" mask="0x10"/>
          <bitfield name="TCEI" caption="TC Event Enable" mask="0x20"/>
          <bitfield name="OVFEO" caption="Event Output Enable" mask="0x100"/>
          <bitfield name="MCEO0" caption="MC Event Output Enable 0" mask="0x1000"/>
          <bitfield name="MCEO1" caption="MC Event Output Enable 1" mask="0x2000"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="OVF" caption="OVF Interrupt Disable" mask="0x1"/>
          <bitfield name="ERR" caption="ERR Interrupt Disable" mask="0x2"/>
          <bitfield name="MC0" caption="MC Interrupt Disable 0" mask="0x10"/>
          <bitfield name="MC1" caption="MC Interrupt Disable 1" mask="0x20"/>
        </register>
        <register name="INTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="OVF" caption="OVF Interrupt Enable" mask="0x1"/>
          <bitfield name="ERR" caption="ERR Interrupt Enable" mask="0x2"/>
          <bitfield name="MC0" caption="MC Interrupt Enable 0" mask="0x10"/>
          <bitfield name="MC1" caption="MC Interrupt Enable 1" mask="0x20"/>
        </register>
        <register name="INTFLAG" offset="0xA" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="OVF" caption="OVF Interrupt Flag" mask="0x1"/>
          <bitfield name="ERR" caption="ERR Interrupt Flag" mask="0x2"/>
          <bitfield name="MC0" caption="MC Interrupt Flag 0" mask="0x10"/>
          <bitfield name="MC1" caption="MC Interrupt Flag 1" mask="0x20"/>
        </register>
        <register name="STATUS" offset="0xB" rw="RW" access="RSYNC" size="1" initval="0x01" caption="Status">
          <bitfield name="STOP" caption="Stop Status Flag" mask="0x1"/>
          <bitfield name="SLAVE" caption="Slave Status Flag" mask="0x2"/>
          <bitfield name="PERBUFV" caption="Synchronization Busy Status" mask="0x8"/>
          <bitfield name="CCBUFV0" caption="Compare channel buffer 0 valid" mask="0x10"/>
          <bitfield name="CCBUFV1" caption="Compare channel buffer 1 valid" mask="0x20"/>
        </register>
        <register name="WAVE" offset="0xC" rw="RW" size="1" initval="0x00" caption="Waveform Generation Control">
          <bitfield name="WAVEGEN" caption="Waveform Generation Mode" mask="0x3" values="TC_WAVE__WAVEGEN"/>
        </register>
        <register name="DRVCTRL" offset="0xD" rw="RW" size="1" initval="0x00" caption="Control C">
          <bitfield name="INVEN0" caption="Output Waveform Invert Enable 0" mask="0x1"/>
          <bitfield name="INVEN1" caption="Output Waveform Invert Enable 1" mask="0x2"/>
        </register>
        <register name="DBGCTRL" offset="0xF" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Run During Debug" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Synchronization Status">
          <bitfield name="SWRST" caption="swrst" mask="0x1"/>
          <bitfield name="ENABLE" caption="enable" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB" mask="0x4"/>
          <bitfield name="STATUS" caption="STATUS" mask="0x8"/>
          <bitfield name="COUNT" caption="Counter" mask="0x10"/>
          <bitfield name="CC0" caption="Compare Channel 0" mask="0x40"/>
          <bitfield name="CC1" caption="Compare Channel 1" mask="0x80"/>
        </register>
        <register modes="COUNT8" name="COUNT" offset="0x14" rw="RW" access="RWSYNC" size="1" initval="0x00" caption="COUNT8 Count">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFF"/>
        </register>
        <register modes="COUNT16" name="COUNT" offset="0x14" rw="RW" access="RWSYNC" size="2" initval="0x0000" caption="COUNT16 Count">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFF"/>
        </register>
        <register modes="COUNT32" name="COUNT" offset="0x14" rw="RW" access="RWSYNC" size="4" initval="0x00000000" caption="COUNT32 Count">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="COUNT8" name="PER" offset="0x1B" rw="RW" access="WSYNC" size="1" initval="0xFF" caption="COUNT8 Period">
          <bitfield name="PER" caption="Period Value" mask="0xFF"/>
        </register>
        <register modes="COUNT8" name="CC" offset="0x1C" rw="RW" access="RWSYNC" size="1" count="2" initval="0x00" caption="COUNT8 Compare and Capture">
          <bitfield name="CC" caption="Counter/Compare Value" mask="0xFF"/>
        </register>
        <register modes="COUNT16" name="CC" offset="0x1C" rw="RW" access="RWSYNC" size="2" count="2" initval="0x0000" caption="COUNT16 Compare and Capture">
          <bitfield name="CC" caption="Counter/Compare Value" mask="0xFFFF"/>
        </register>
        <register modes="COUNT32" name="CC" offset="0x1C" rw="RW" access="WSYNC" size="4" count="2" initval="0x00000000" caption="COUNT32 Compare and Capture">
          <bitfield name="CC" caption="Counter/Compare Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="COUNT8" name="PERBUF" offset="0x2F" rw="RW" access="WSYNC" size="1" initval="0xFF" caption="COUNT8 Period Buffer">
          <bitfield name="PERBUF" caption="Period Buffer Value" mask="0xFF"/>
        </register>
        <register modes="COUNT8" name="CCBUF" offset="0x30" rw="RW" access="WSYNC" size="1" count="2" initval="0x00" caption="COUNT8 Compare and Capture Buffer">
          <bitfield name="CCBUF" caption="Counter/Compare Buffer Value" mask="0xFF"/>
        </register>
        <register modes="COUNT16" name="CCBUF" offset="0x30" rw="RW" access="WSYNC" size="2" count="2" initval="0x0000" caption="COUNT16 Compare and Capture Buffer">
          <bitfield name="CCBUF" caption="Counter/Compare Buffer Value" mask="0xFFFF"/>
        </register>
        <register modes="COUNT32" name="CCBUF" offset="0x30" rw="RW" access="WSYNC" size="4" count="2" initval="0x00000000" caption="COUNT32 Compare and Capture Buffer">
          <bitfield name="CCBUF" caption="Counter/Compare Buffer Value" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="TC_CTRLA__CAPTMODE0">
        <value name="DEFAULT" caption="Default capture" value="0"/>
        <value name="CAPTMIN" caption="Minimum capture" value="1"/>
        <value name="CAPTMAX" caption="Maximum capture" value="2"/>
      </value-group>
      <value-group name="TC_CTRLA__CAPTMODE1">
        <value name="DEFAULT" caption="Default capture" value="0"/>
        <value name="CAPTMIN" caption="Minimum capture" value="1"/>
        <value name="CAPTMAX" caption="Maximum capture" value="2"/>
      </value-group>
      <value-group name="TC_CTRLA__MODE">
        <value name="COUNT16" caption="Counter in 16-bit mode" value="0"/>
        <value name="COUNT8" caption="Counter in 8-bit mode" value="1"/>
        <value name="COUNT32" caption="Counter in 32-bit mode" value="2"/>
      </value-group>
      <value-group name="TC_CTRLA__PRESCALER">
        <value name="DIV1" caption="Prescaler: GCLK_TC" value="0"/>
        <value name="DIV2" caption="Prescaler: GCLK_TC/2" value="1"/>
        <value name="DIV4" caption="Prescaler: GCLK_TC/4" value="2"/>
        <value name="DIV8" caption="Prescaler: GCLK_TC/8" value="3"/>
        <value name="DIV16" caption="Prescaler: GCLK_TC/16" value="4"/>
        <value name="DIV64" caption="Prescaler: GCLK_TC/64" value="5"/>
        <value name="DIV256" caption="Prescaler: GCLK_TC/256" value="6"/>
        <value name="DIV1024" caption="Prescaler: GCLK_TC/1024" value="7"/>
      </value-group>
      <value-group name="TC_CTRLA__PRESCSYNC">
        <value name="GCLK" caption="Reload or reset the counter on next generic clock" value="0"/>
        <value name="PRESC" caption="Reload or reset the counter on next prescaler clock" value="1"/>
        <value name="RESYNC" caption="Reload or reset the counter on next generic clock and reset the prescaler counter" value="2"/>
      </value-group>
      <value-group name="TC_CTRLBCLR__CMD">
        <value name="NONE" caption="No action" value="0"/>
        <value name="RETRIGGER" caption="Force a start, restart or retrigger" value="1"/>
        <value name="STOP" caption="Force a stop" value="2"/>
        <value name="UPDATE" caption="Force update of double-buffered register" value="3"/>
        <value name="READSYNC" caption="Force a read synchronization of COUNT" value="4"/>
        <value name="DMAOS" caption="One-shot DMA trigger" value="5"/>
      </value-group>
      <value-group name="TC_CTRLBSET__CMD">
        <value name="NONE" caption="No action" value="0"/>
        <value name="RETRIGGER" caption="Force a start, restart or retrigger" value="1"/>
        <value name="STOP" caption="Force a stop" value="2"/>
        <value name="UPDATE" caption="Force update of double-buffered register" value="3"/>
        <value name="READSYNC" caption="Force a read synchronization of COUNT" value="4"/>
        <value name="DMAOS" caption="One-shot DMA trigger" value="5"/>
      </value-group>
      <value-group name="TC_EVCTRL__EVACT">
        <value name="OFF" caption="Event action disabled" value="0"/>
        <value name="RETRIGGER" caption="Start, restart or retrigger TC on event" value="1"/>
        <value name="COUNT" caption="Count on event" value="2"/>
        <value name="START" caption="Start TC on event" value="3"/>
        <value name="STAMP" caption="Time stamp capture" value="4"/>
        <value name="PPW" caption="Period catured in CC0, pulse width in CC1" value="5"/>
        <value name="PWP" caption="Period catured in CC1, pulse width in CC0" value="6"/>
        <value name="PW" caption="Pulse width capture" value="7"/>
      </value-group>
      <value-group name="TC_WAVE__WAVEGEN">
        <value name="NFRQ" caption="Normal frequency" value="0"/>
        <value name="MFRQ" caption="Match frequency" value="1"/>
        <value name="NPWM" caption="Normal PWM" value="2"/>
        <value name="MPWM" caption="Match PWM" value="3"/>
      </value-group>
    </module>
    <module name="TCC" id="U2213" version="3.1.0" caption="Timer Counter Control">
      <register-group name="TCC" caption="Timer Counter Control">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="RESOLUTION" caption="Enhanced Resolution" mask="0x60" values="TCC_CTRLA__RESOLUTION"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0x700" values="TCC_CTRLA__PRESCALER"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x800"/>
          <bitfield name="PRESCSYNC" caption="Prescaler and Counter Synchronization Selection" mask="0x3000" values="TCC_CTRLA__PRESCSYNC"/>
          <bitfield name="ALOCK" caption="Auto Lock" mask="0x4000"/>
          <bitfield name="MSYNC" caption="Master Synchronization (only for TCC Slave Instance)" mask="0x8000"/>
          <bitfield name="DMAOS" caption="DMA One-shot Trigger Mode" mask="0x800000"/>
          <bitfield name="CPTEN0" caption="Capture Channel 0 Enable" mask="0x1000000"/>
          <bitfield name="CPTEN1" caption="Capture Channel 1 Enable" mask="0x2000000"/>
          <bitfield name="CPTEN2" caption="Capture Channel 2 Enable" mask="0x4000000"/>
          <bitfield name="CPTEN3" caption="Capture Channel 3 Enable" mask="0x8000000"/>
          <bitfield name="CPTEN4" caption="Capture Channel 4 Enable" mask="0x10000000"/>
          <bitfield name="CPTEN5" caption="Capture Channel 5 Enable" mask="0x20000000"/>
        </register>
        <register name="CTRLBCLR" offset="0x4" rw="RW" access="RWSYNC" size="1" atomic-op="clear:CTRLBCLR" initval="0x00" caption="Control B Clear">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot" mask="0x4"/>
          <bitfield name="IDXCMD" caption="Ramp Index Command" mask="0x18" values="TCC_CTRLBCLR__IDXCMD"/>
          <bitfield name="CMD" caption="TCC Command" mask="0xE0" values="TCC_CTRLBCLR__CMD"/>
        </register>
        <register name="CTRLBSET" offset="0x5" rw="RW" access="RWSYNC" size="1" atomic-op="set:CTRLBSET" initval="0x00" caption="Control B Set">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot" mask="0x4"/>
          <bitfield name="IDXCMD" caption="Ramp Index Command" mask="0x18" values="TCC_CTRLBSET__IDXCMD"/>
          <bitfield name="CMD" caption="TCC Command" mask="0xE0" values="TCC_CTRLBSET__CMD"/>
        </register>
        <register name="SYNCBUSY" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Swrst Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="Ctrlb Busy" mask="0x4"/>
          <bitfield name="STATUS" caption="Status Busy" mask="0x8"/>
          <bitfield name="COUNT" caption="Count Busy" mask="0x10"/>
          <bitfield name="PATT" caption="Pattern Busy" mask="0x20"/>
          <bitfield name="WAVE" caption="Wave Busy" mask="0x40"/>
          <bitfield name="PER" caption="Period Busy" mask="0x80"/>
          <bitfield name="CC0" caption="Compare Channel 0 Busy" mask="0x100"/>
          <bitfield name="CC1" caption="Compare Channel 1 Busy" mask="0x200"/>
          <bitfield name="CC2" caption="Compare Channel 2 Busy" mask="0x400"/>
          <bitfield name="CC3" caption="Compare Channel 3 Busy" mask="0x800"/>
          <bitfield name="CC4" caption="Compare Channel 4 Busy" mask="0x1000"/>
          <bitfield name="CC5" caption="Compare Channel 5 Busy" mask="0x2000"/>
        </register>
        <register name="FCTRLA" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Recoverable Fault A Configuration">
          <bitfield name="SRC" caption="Fault A Source" mask="0x3" values="TCC_FCTRLA__SRC"/>
          <bitfield name="KEEP" caption="Fault A Keeper" mask="0x8"/>
          <bitfield name="QUAL" caption="Fault A Qualification" mask="0x10"/>
          <bitfield name="BLANK" caption="Fault A Blanking Mode" mask="0x60" values="TCC_FCTRLA__BLANK"/>
          <bitfield name="RESTART" caption="Fault A Restart" mask="0x80"/>
          <bitfield name="HALT" caption="Fault A Halt Mode" mask="0x300" values="TCC_FCTRLA__HALT"/>
          <bitfield name="CHSEL" caption="Fault A Capture Channel" mask="0xC00" values="TCC_FCTRLA__CHSEL"/>
          <bitfield name="CAPTURE" caption="Fault A Capture Action" mask="0x7000" values="TCC_FCTRLA__CAPTURE"/>
          <bitfield name="BLANKPRESC" caption="Fault A Blanking Prescaler" mask="0x8000"/>
          <bitfield name="BLANKVAL" caption="Fault A Blanking Time" mask="0xFF0000"/>
          <bitfield name="FILTERVAL" caption="Fault A Filter Value" mask="0xF000000"/>
        </register>
        <register name="FCTRLB" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Recoverable Fault B Configuration">
          <bitfield name="SRC" caption="Fault B Source" mask="0x3" values="TCC_FCTRLB__SRC"/>
          <bitfield name="KEEP" caption="Fault B Keeper" mask="0x8"/>
          <bitfield name="QUAL" caption="Fault B Qualification" mask="0x10"/>
          <bitfield name="BLANK" caption="Fault B Blanking Mode" mask="0x60" values="TCC_FCTRLB__BLANK"/>
          <bitfield name="RESTART" caption="Fault B Restart" mask="0x80"/>
          <bitfield name="HALT" caption="Fault B Halt Mode" mask="0x300" values="TCC_FCTRLB__HALT"/>
          <bitfield name="CHSEL" caption="Fault B Capture Channel" mask="0xC00" values="TCC_FCTRLB__CHSEL"/>
          <bitfield name="CAPTURE" caption="Fault B Capture Action" mask="0x7000" values="TCC_FCTRLB__CAPTURE"/>
          <bitfield name="BLANKPRESC" caption="Fault B Blanking Prescaler" mask="0x8000"/>
          <bitfield name="BLANKVAL" caption="Fault B Blanking Time" mask="0xFF0000"/>
          <bitfield name="FILTERVAL" caption="Fault B Filter Value" mask="0xF000000"/>
        </register>
        <register name="WEXCTRL" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Waveform Extension Configuration">
          <bitfield name="OTMX" caption="Output Matrix" mask="0x3"/>
          <bitfield name="DTIEN0" caption="Dead-time Insertion Generator 0 Enable" mask="0x100"/>
          <bitfield name="DTIEN1" caption="Dead-time Insertion Generator 1 Enable" mask="0x200"/>
          <bitfield name="DTIEN2" caption="Dead-time Insertion Generator 2 Enable" mask="0x400"/>
          <bitfield name="DTIEN3" caption="Dead-time Insertion Generator 3 Enable" mask="0x800"/>
          <bitfield name="DTLS" caption="Dead-time Low Side Outputs Value" mask="0xFF0000"/>
          <bitfield name="DTHS" caption="Dead-time High Side Outputs Value" mask="0xFF000000"/>
        </register>
        <register name="DRVCTRL" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Driver Control">
          <bitfield name="NRE0" caption="Non-Recoverable State 0 Output Enable" mask="0x1"/>
          <bitfield name="NRE1" caption="Non-Recoverable State 1 Output Enable" mask="0x2"/>
          <bitfield name="NRE2" caption="Non-Recoverable State 2 Output Enable" mask="0x4"/>
          <bitfield name="NRE3" caption="Non-Recoverable State 3 Output Enable" mask="0x8"/>
          <bitfield name="NRE4" caption="Non-Recoverable State 4 Output Enable" mask="0x10"/>
          <bitfield name="NRE5" caption="Non-Recoverable State 5 Output Enable" mask="0x20"/>
          <bitfield name="NRE6" caption="Non-Recoverable State 6 Output Enable" mask="0x40"/>
          <bitfield name="NRE7" caption="Non-Recoverable State 7 Output Enable" mask="0x80"/>
          <bitfield name="NRV0" caption="Non-Recoverable State 0 Output Value" mask="0x100"/>
          <bitfield name="NRV1" caption="Non-Recoverable State 1 Output Value" mask="0x200"/>
          <bitfield name="NRV2" caption="Non-Recoverable State 2 Output Value" mask="0x400"/>
          <bitfield name="NRV3" caption="Non-Recoverable State 3 Output Value" mask="0x800"/>
          <bitfield name="NRV4" caption="Non-Recoverable State 4 Output Value" mask="0x1000"/>
          <bitfield name="NRV5" caption="Non-Recoverable State 5 Output Value" mask="0x2000"/>
          <bitfield name="NRV6" caption="Non-Recoverable State 6 Output Value" mask="0x4000"/>
          <bitfield name="NRV7" caption="Non-Recoverable State 7 Output Value" mask="0x8000"/>
          <bitfield name="INVEN0" caption="Output Waveform 0 Inversion" mask="0x10000"/>
          <bitfield name="INVEN1" caption="Output Waveform 1 Inversion" mask="0x20000"/>
          <bitfield name="INVEN2" caption="Output Waveform 2 Inversion" mask="0x40000"/>
          <bitfield name="INVEN3" caption="Output Waveform 3 Inversion" mask="0x80000"/>
          <bitfield name="INVEN4" caption="Output Waveform 4 Inversion" mask="0x100000"/>
          <bitfield name="INVEN5" caption="Output Waveform 5 Inversion" mask="0x200000"/>
          <bitfield name="INVEN6" caption="Output Waveform 6 Inversion" mask="0x400000"/>
          <bitfield name="INVEN7" caption="Output Waveform 7 Inversion" mask="0x800000"/>
          <bitfield name="FILTERVAL0" caption="Non-Recoverable Fault Input 0 Filter Value" mask="0xF000000"/>
          <bitfield name="FILTERVAL1" caption="Non-Recoverable Fault Input 1 Filter Value" mask="0xF0000000"/>
        </register>
        <register name="DBGCTRL" offset="0x1E" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Running Mode" mask="0x1"/>
          <bitfield name="FDDBD" caption="Fault Detection on Debug Break Detection" mask="0x4"/>
        </register>
        <register name="EVCTRL" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="EVACT0" caption="Timer/counter Input Event0 Action" mask="0x7" values="TCC_EVCTRL__EVACT0"/>
          <bitfield name="EVACT1" caption="Timer/counter Input Event1 Action" mask="0x38" values="TCC_EVCTRL__EVACT1"/>
          <bitfield name="CNTSEL" caption="Timer/counter Output Event Mode" mask="0xC0" values="TCC_EVCTRL__CNTSEL"/>
          <bitfield name="OVFEO" caption="Overflow/Underflow Output Event Enable" mask="0x100"/>
          <bitfield name="TRGEO" caption="Retrigger Output Event Enable" mask="0x200"/>
          <bitfield name="CNTEO" caption="Timer/counter Output Event Enable" mask="0x400"/>
          <bitfield name="TCINV0" caption="Inverted Event 0 Input Enable" mask="0x1000"/>
          <bitfield name="TCINV1" caption="Inverted Event 1 Input Enable" mask="0x2000"/>
          <bitfield name="TCEI0" caption="Timer/counter Event 0 Input Enable" mask="0x4000"/>
          <bitfield name="TCEI1" caption="Timer/counter Event 1 Input Enable" mask="0x8000"/>
          <bitfield name="MCEI0" caption="Match or Capture Channel 0 Event Input Enable" mask="0x10000"/>
          <bitfield name="MCEI1" caption="Match or Capture Channel 1 Event Input Enable" mask="0x20000"/>
          <bitfield name="MCEI2" caption="Match or Capture Channel 2 Event Input Enable" mask="0x40000"/>
          <bitfield name="MCEI3" caption="Match or Capture Channel 3 Event Input Enable" mask="0x80000"/>
          <bitfield name="MCEI4" caption="Match or Capture Channel 4 Event Input Enable" mask="0x100000"/>
          <bitfield name="MCEI5" caption="Match or Capture Channel 5 Event Input Enable" mask="0x200000"/>
          <bitfield name="MCEO0" caption="Match or Capture Channel 0 Event Output Enable" mask="0x1000000"/>
          <bitfield name="MCEO1" caption="Match or Capture Channel 1 Event Output Enable" mask="0x2000000"/>
          <bitfield name="MCEO2" caption="Match or Capture Channel 2 Event Output Enable" mask="0x4000000"/>
          <bitfield name="MCEO3" caption="Match or Capture Channel 3 Event Output Enable" mask="0x8000000"/>
          <bitfield name="MCEO4" caption="Match or Capture Channel 4 Event Output Enable" mask="0x10000000"/>
          <bitfield name="MCEO5" caption="Match or Capture Channel 5 Event Output Enable" mask="0x20000000"/>
        </register>
        <register name="INTENCLR" offset="0x24" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x1"/>
          <bitfield name="TRG" caption="Retrigger Interrupt Enable" mask="0x2"/>
          <bitfield name="CNT" caption="Counter Interrupt Enable" mask="0x4"/>
          <bitfield name="ERR" caption="Error Interrupt Enable" mask="0x8"/>
          <bitfield name="UFS" caption="Non-Recoverable Update Fault Interrupt Enable" mask="0x400"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault Interrupt Enable" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A Interrupt Enable" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B Interrupt Enable" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0 Interrupt Enable" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1 Interrupt Enable" mask="0x8000"/>
          <bitfield name="MC0" caption="Match or Capture Channel 0 Interrupt Enable" mask="0x10000"/>
          <bitfield name="MC1" caption="Match or Capture Channel 1 Interrupt Enable" mask="0x20000"/>
          <bitfield name="MC2" caption="Match or Capture Channel 2 Interrupt Enable" mask="0x40000"/>
          <bitfield name="MC3" caption="Match or Capture Channel 3 Interrupt Enable" mask="0x80000"/>
          <bitfield name="MC4" caption="Match or Capture Channel 4 Interrupt Enable" mask="0x100000"/>
          <bitfield name="MC5" caption="Match or Capture Channel 5 Interrupt Enable" mask="0x200000"/>
        </register>
        <register name="INTENSET" offset="0x28" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x1"/>
          <bitfield name="TRG" caption="Retrigger Interrupt Enable" mask="0x2"/>
          <bitfield name="CNT" caption="Counter Interrupt Enable" mask="0x4"/>
          <bitfield name="ERR" caption="Error Interrupt Enable" mask="0x8"/>
          <bitfield name="UFS" caption="Non-Recoverable Update Fault Interrupt Enable" mask="0x400"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault Interrupt Enable" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A Interrupt Enable" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B Interrupt Enable" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0 Interrupt Enable" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1 Interrupt Enable" mask="0x8000"/>
          <bitfield name="MC0" caption="Match or Capture Channel 0 Interrupt Enable" mask="0x10000"/>
          <bitfield name="MC1" caption="Match or Capture Channel 1 Interrupt Enable" mask="0x20000"/>
          <bitfield name="MC2" caption="Match or Capture Channel 2 Interrupt Enable" mask="0x40000"/>
          <bitfield name="MC3" caption="Match or Capture Channel 3 Interrupt Enable" mask="0x80000"/>
          <bitfield name="MC4" caption="Match or Capture Channel 4 Interrupt Enable" mask="0x100000"/>
          <bitfield name="MC5" caption="Match or Capture Channel 5 Interrupt Enable" mask="0x200000"/>
        </register>
        <register name="INTFLAG" offset="0x2C" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="OVF" caption="Overflow" mask="0x1"/>
          <bitfield name="TRG" caption="Retrigger" mask="0x2"/>
          <bitfield name="CNT" caption="Counter" mask="0x4"/>
          <bitfield name="ERR" caption="Error" mask="0x8"/>
          <bitfield name="UFS" caption="Non-Recoverable Update Fault" mask="0x400"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1" mask="0x8000"/>
          <bitfield name="MC0" caption="Match or Capture 0" mask="0x10000"/>
          <bitfield name="MC1" caption="Match or Capture 1" mask="0x20000"/>
          <bitfield name="MC2" caption="Match or Capture 2" mask="0x40000"/>
          <bitfield name="MC3" caption="Match or Capture 3" mask="0x80000"/>
          <bitfield name="MC4" caption="Match or Capture 4" mask="0x100000"/>
          <bitfield name="MC5" caption="Match or Capture 5" mask="0x200000"/>
        </register>
        <register name="STATUS" offset="0x30" rw="RW" size="4" initval="0x00000001" caption="Status">
          <bitfield name="STOP" caption="Stop" mask="0x1"/>
          <bitfield name="IDX" caption="Ramp" mask="0x2"/>
          <bitfield name="UFS" caption="Non-recoverable Update Fault State" mask="0x4"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault State" mask="0x8"/>
          <bitfield name="SLAVE" caption="Slave" mask="0x10"/>
          <bitfield name="PATTBUFV" caption="Pattern Buffer Valid" mask="0x20"/>
          <bitfield name="PERBUFV" caption="Period Buffer Valid" mask="0x80"/>
          <bitfield name="FAULTAIN" caption="Recoverable Fault A Input" mask="0x100"/>
          <bitfield name="FAULTBIN" caption="Recoverable Fault B Input" mask="0x200"/>
          <bitfield name="FAULT0IN" caption="Non-Recoverable Fault0 Input" mask="0x400"/>
          <bitfield name="FAULT1IN" caption="Non-Recoverable Fault1 Input" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A State" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B State" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0 State" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1 State" mask="0x8000"/>
          <bitfield name="CCBUFV0" caption="Compare Channel 0 Buffer Valid" mask="0x10000"/>
          <bitfield name="CCBUFV1" caption="Compare Channel 1 Buffer Valid" mask="0x20000"/>
          <bitfield name="CCBUFV2" caption="Compare Channel 2 Buffer Valid" mask="0x40000"/>
          <bitfield name="CCBUFV3" caption="Compare Channel 3 Buffer Valid" mask="0x80000"/>
          <bitfield name="CCBUFV4" caption="Compare Channel 4 Buffer Valid" mask="0x100000"/>
          <bitfield name="CCBUFV5" caption="Compare Channel 5 Buffer Valid" mask="0x200000"/>
          <bitfield name="CMP0" caption="Compare Channel 0 Value" mask="0x1000000"/>
          <bitfield name="CMP1" caption="Compare Channel 1 Value" mask="0x2000000"/>
          <bitfield name="CMP2" caption="Compare Channel 2 Value" mask="0x4000000"/>
          <bitfield name="CMP3" caption="Compare Channel 3 Value" mask="0x8000000"/>
          <bitfield name="CMP4" caption="Compare Channel 4 Value" mask="0x10000000"/>
          <bitfield name="CMP5" caption="Compare Channel 5 Value" mask="0x20000000"/>
        </register>
        <register name="COUNT" offset="0x34" rw="RW" access="RWSYNC" size="4" initval="0x00000000" caption="Count">
          <mode name="DITH4"/>
          <mode name="DITH5"/>
          <mode name="DITH6"/>
          <mode name="DEFAULT"/>
          <bitfield modes="DITH6" name="COUNT" caption="Counter Value" mask="0xFFFFC0"/>
          <bitfield modes="DITH5" name="COUNT" caption="Counter Value" mask="0xFFFFE0"/>
          <bitfield modes="DITH4" name="COUNT" caption="Counter Value" mask="0xFFFFF0"/>
          <bitfield modes="DEFAULT" name="COUNT" caption="Counter Value" mask="0xFFFFFF"/>
        </register>
        <register name="PATT" offset="0x38" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="Pattern">
          <bitfield name="PGE0" caption="Pattern Generator 0 Output Enable" mask="0x1"/>
          <bitfield name="PGE1" caption="Pattern Generator 1 Output Enable" mask="0x2"/>
          <bitfield name="PGE2" caption="Pattern Generator 2 Output Enable" mask="0x4"/>
          <bitfield name="PGE3" caption="Pattern Generator 3 Output Enable" mask="0x8"/>
          <bitfield name="PGE4" caption="Pattern Generator 4 Output Enable" mask="0x10"/>
          <bitfield name="PGE5" caption="Pattern Generator 5 Output Enable" mask="0x20"/>
          <bitfield name="PGE6" caption="Pattern Generator 6 Output Enable" mask="0x40"/>
          <bitfield name="PGE7" caption="Pattern Generator 7 Output Enable" mask="0x80"/>
          <bitfield name="PGV0" caption="Pattern Generator 0 Output Value" mask="0x100"/>
          <bitfield name="PGV1" caption="Pattern Generator 1 Output Value" mask="0x200"/>
          <bitfield name="PGV2" caption="Pattern Generator 2 Output Value" mask="0x400"/>
          <bitfield name="PGV3" caption="Pattern Generator 3 Output Value" mask="0x800"/>
          <bitfield name="PGV4" caption="Pattern Generator 4 Output Value" mask="0x1000"/>
          <bitfield name="PGV5" caption="Pattern Generator 5 Output Value" mask="0x2000"/>
          <bitfield name="PGV6" caption="Pattern Generator 6 Output Value" mask="0x4000"/>
          <bitfield name="PGV7" caption="Pattern Generator 7 Output Value" mask="0x8000"/>
        </register>
        <register name="WAVE" offset="0x3C" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Waveform Control">
          <bitfield name="WAVEGEN" caption="Waveform Generation" mask="0x7" values="TCC_WAVE__WAVEGEN"/>
          <bitfield name="RAMP" caption="Ramp Mode" mask="0x30" values="TCC_WAVE__RAMP"/>
          <bitfield name="CIPEREN" caption="Circular period Enable" mask="0x80"/>
          <bitfield name="CICCEN0" caption="Circular Channel 0 Enable" mask="0x100"/>
          <bitfield name="CICCEN1" caption="Circular Channel 1 Enable" mask="0x200"/>
          <bitfield name="CICCEN2" caption="Circular Channel 2 Enable" mask="0x400"/>
          <bitfield name="CICCEN3" caption="Circular Channel 3 Enable" mask="0x800"/>
          <bitfield name="POL0" caption="Channel 0 Polarity" mask="0x10000"/>
          <bitfield name="POL1" caption="Channel 1 Polarity" mask="0x20000"/>
          <bitfield name="POL2" caption="Channel 2 Polarity" mask="0x40000"/>
          <bitfield name="POL3" caption="Channel 3 Polarity" mask="0x80000"/>
          <bitfield name="POL4" caption="Channel 4 Polarity" mask="0x100000"/>
          <bitfield name="POL5" caption="Channel 5 Polarity" mask="0x200000"/>
          <bitfield name="SWAP0" caption="Swap DTI Output Pair 0" mask="0x1000000"/>
          <bitfield name="SWAP1" caption="Swap DTI Output Pair 1" mask="0x2000000"/>
          <bitfield name="SWAP2" caption="Swap DTI Output Pair 2" mask="0x4000000"/>
          <bitfield name="SWAP3" caption="Swap DTI Output Pair 3" mask="0x8000000"/>
        </register>
        <register name="PER" offset="0x40" rw="RW" access="WSYNC" size="4" initval="0xFFFFFFFF" caption="Period">
          <mode name="DITH4"/>
          <mode name="DITH5"/>
          <mode name="DITH6"/>
          <mode name="DEFAULT"/>
          <bitfield modes="DITH4" name="DITHER" caption="Dithering Cycle Number" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHER" caption="Dithering Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHER" caption="Dithering Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="PER" caption="Period Value" mask="0xFFFFC0"/>
          <bitfield modes="DITH5" name="PER" caption="Period Value" mask="0xFFFFE0"/>
          <bitfield modes="DITH4" name="PER" caption="Period Value" mask="0xFFFFF0"/>
          <bitfield modes="DEFAULT" name="PER" caption="Period Value" mask="0xFFFFFF"/>
        </register>
        <register name="CC" offset="0x44" rw="RW" size="4" count="6" initval="0x00000000" caption="Compare and Capture">
          <mode name="DITH4"/>
          <mode name="DITH5"/>
          <mode name="DITH6"/>
          <mode name="DEFAULT"/>
          <bitfield modes="DITH4" name="DITHER" caption="Dithering Cycle Number" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHER" caption="Dithering Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHER" caption="Dithering Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="CC" caption="Channel Compare/Capture Value" mask="0xFFFFC0"/>
          <bitfield modes="DITH5" name="CC" caption="Channel Compare/Capture Value" mask="0xFFFFE0"/>
          <bitfield modes="DITH4" name="CC" caption="Channel Compare/Capture Value" mask="0xFFFFF0"/>
          <bitfield modes="DEFAULT" name="CC" caption="Channel Compare/Capture Value" mask="0xFFFFFF"/>
        </register>
        <register name="PATTBUF" offset="0x64" rw="RW" size="2" initval="0x0000" caption="Pattern Buffer">
          <bitfield name="PGEB0" caption="Pattern Generator 0 Output Enable Buffer" mask="0x1"/>
          <bitfield name="PGEB1" caption="Pattern Generator 1 Output Enable Buffer" mask="0x2"/>
          <bitfield name="PGEB2" caption="Pattern Generator 2 Output Enable Buffer" mask="0x4"/>
          <bitfield name="PGEB3" caption="Pattern Generator 3 Output Enable Buffer" mask="0x8"/>
          <bitfield name="PGEB4" caption="Pattern Generator 4 Output Enable Buffer" mask="0x10"/>
          <bitfield name="PGEB5" caption="Pattern Generator 5 Output Enable Buffer" mask="0x20"/>
          <bitfield name="PGEB6" caption="Pattern Generator 6 Output Enable Buffer" mask="0x40"/>
          <bitfield name="PGEB7" caption="Pattern Generator 7 Output Enable Buffer" mask="0x80"/>
          <bitfield name="PGVB0" caption="Pattern Generator 0 Output Enable" mask="0x100"/>
          <bitfield name="PGVB1" caption="Pattern Generator 1 Output Enable" mask="0x200"/>
          <bitfield name="PGVB2" caption="Pattern Generator 2 Output Enable" mask="0x400"/>
          <bitfield name="PGVB3" caption="Pattern Generator 3 Output Enable" mask="0x800"/>
          <bitfield name="PGVB4" caption="Pattern Generator 4 Output Enable" mask="0x1000"/>
          <bitfield name="PGVB5" caption="Pattern Generator 5 Output Enable" mask="0x2000"/>
          <bitfield name="PGVB6" caption="Pattern Generator 6 Output Enable" mask="0x4000"/>
          <bitfield name="PGVB7" caption="Pattern Generator 7 Output Enable" mask="0x8000"/>
        </register>
        <register name="PERBUF" offset="0x6C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Period Buffer">
          <mode name="DITH4"/>
          <mode name="DITH5"/>
          <mode name="DITH6"/>
          <mode name="DEFAULT"/>
          <bitfield modes="DITH4" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="PERBUF" caption="Period Buffer Value" mask="0xFFFFC0"/>
          <bitfield modes="DITH5" name="PERBUF" caption="Period Buffer Value" mask="0xFFFFE0"/>
          <bitfield modes="DITH4" name="PERBUF" caption="Period Buffer Value" mask="0xFFFFF0"/>
          <bitfield modes="DEFAULT" name="PERBUF" caption="Period Buffer Value" mask="0xFFFFFF"/>
        </register>
        <register name="CCBUF" offset="0x70" rw="RW" size="4" count="6" initval="0x00000000" caption="Compare and Capture Buffer">
          <mode name="DITH4"/>
          <mode name="DITH5"/>
          <mode name="DITH6"/>
          <mode name="DEFAULT"/>
          <bitfield modes="DITH4" name="CCBUF" caption="Channel Compare/Capture Buffer Value" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="CCBUF" caption="Channel Compare/Capture Buffer Value" mask="0xFFFFC0"/>
          <bitfield modes="DITH5" name="CCBUF" caption="Channel Compare/Capture Buffer Value" mask="0xFFFFE0"/>
          <bitfield modes="DITH4" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0xFFFFF0"/>
          <bitfield modes="DEFAULT" name="CCBUF" caption="Channel Compare/Capture Buffer Value" mask="0xFFFFFF"/>
        </register>
      </register-group>
      <value-group name="TCC_CTRLA__PRESCALER">
        <value name="DIV1" caption="No division" value="0"/>
        <value name="DIV2" caption="Divide by 2" value="1"/>
        <value name="DIV4" caption="Divide by 4" value="2"/>
        <value name="DIV8" caption="Divide by 8" value="3"/>
        <value name="DIV16" caption="Divide by 16" value="4"/>
        <value name="DIV64" caption="Divide by 64" value="5"/>
        <value name="DIV256" caption="Divide by 256" value="6"/>
        <value name="DIV1024" caption="Divide by 1024" value="7"/>
      </value-group>
      <value-group name="TCC_CTRLA__PRESCSYNC">
        <value name="GCLK" caption="Reload or reset counter on next GCLK" value="0"/>
        <value name="PRESC" caption="Reload or reset counter on next prescaler clock" value="1"/>
        <value name="RESYNC" caption="Reload or reset counter on next GCLK and reset prescaler counter" value="2"/>
      </value-group>
      <value-group name="TCC_CTRLA__RESOLUTION">
        <value name="NONE" caption="Dithering is disabled" value="0"/>
        <value name="DITH4" caption="Dithering is done every 16 PWM frames" value="1"/>
        <value name="DITH5" caption="Dithering is done every 32 PWM frames" value="2"/>
        <value name="DITH6" caption="Dithering is done every 64 PWM frames" value="3"/>
      </value-group>
      <value-group name="TCC_CTRLBCLR__CMD">
        <value name="NONE" caption="No action" value="0"/>
        <value name="RETRIGGER" caption="Clear start, restart or retrigger" value="1"/>
        <value name="STOP" caption="Force stop" value="2"/>
        <value name="UPDATE" caption="Force update or double buffered registers" value="3"/>
        <value name="READSYNC" caption="Force COUNT read synchronization" value="4"/>
        <value name="DMAOS" caption="One-shot DMA trigger" value="5"/>
      </value-group>
      <value-group name="TCC_CTRLBCLR__IDXCMD">
        <value name="DISABLE" caption="Command disabled: Index toggles between cycles A and B" value="0"/>
        <value name="SET" caption="Set index: cycle B will be forced in the next cycle" value="1"/>
        <value name="CLEAR" caption="Clear index: cycle A will be forced in the next cycle" value="2"/>
        <value name="HOLD" caption="Hold index: the next cycle will be the same as the current cycle" value="3"/>
      </value-group>
      <value-group name="TCC_CTRLBSET__CMD">
        <value name="NONE" caption="No action" value="0"/>
        <value name="RETRIGGER" caption="Clear start, restart or retrigger" value="1"/>
        <value name="STOP" caption="Force stop" value="2"/>
        <value name="UPDATE" caption="Force update or double buffered registers" value="3"/>
        <value name="READSYNC" caption="Force COUNT read synchronization" value="4"/>
        <value name="DMAOS" caption="One-shot DMA trigger" value="5"/>
      </value-group>
      <value-group name="TCC_CTRLBSET__IDXCMD">
        <value name="DISABLE" caption="Command disabled: Index toggles between cycles A and B" value="0"/>
        <value name="SET" caption="Set index: cycle B will be forced in the next cycle" value="1"/>
        <value name="CLEAR" caption="Clear index: cycle A will be forced in the next cycle" value="2"/>
        <value name="HOLD" caption="Hold index: the next cycle will be the same as the current cycle" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLA__BLANK">
        <value name="START" caption="Blanking applied from start of the ramp" value="0"/>
        <value name="RISE" caption="Blanking applied from rising edge of the output waveform" value="1"/>
        <value name="FALL" caption="Blanking applied from falling edge of the output waveform" value="2"/>
        <value name="BOTH" caption="Blanking applied from each toggle of the output waveform" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLA__CAPTURE">
        <value name="DISABLE" caption="No capture" value="0"/>
        <value name="CAPT" caption="Capture on fault" value="1"/>
        <value name="CAPTMIN" caption="Minimum capture" value="2"/>
        <value name="CAPTMAX" caption="Maximum capture" value="3"/>
        <value name="LOCMIN" caption="Minimum local detection" value="4"/>
        <value name="LOCMAX" caption="Maximum local detection" value="5"/>
        <value name="DERIV0" caption="Minimum and maximum local detection" value="6"/>
        <value name="CAPTMARK" caption="Capture with ramp index as MSB value" value="7"/>
      </value-group>
      <value-group name="TCC_FCTRLA__CHSEL">
        <value name="CC0" caption="Capture value stored in channel 0" value="0"/>
        <value name="CC1" caption="Capture value stored in channel 1" value="1"/>
        <value name="CC2" caption="Capture value stored in channel 2" value="2"/>
        <value name="CC3" caption="Capture value stored in channel 3" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLA__HALT">
        <value name="DISABLE" caption="Halt action disabled" value="0"/>
        <value name="HW" caption="Hardware halt action" value="1"/>
        <value name="SW" caption="Software halt action" value="2"/>
        <value name="NR" caption="Non-recoverable fault" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLA__SRC">
        <value name="DISABLE" caption="Fault input disabled" value="0"/>
        <value name="ENABLE" caption="MCEx (x=0,1) event input" value="1"/>
        <value name="INVERT" caption="Inverted MCEx (x=0,1) event input" value="2"/>
        <value name="ALTFAULT" caption="Alternate fault (A or B) state at the end of the previous period" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLB__BLANK">
        <value name="START" caption="Blanking applied from start of the ramp" value="0"/>
        <value name="RISE" caption="Blanking applied from rising edge of the output waveform" value="1"/>
        <value name="FALL" caption="Blanking applied from falling edge of the output waveform" value="2"/>
        <value name="BOTH" caption="Blanking applied from each toggle of the output waveform" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLB__CAPTURE">
        <value name="DISABLE" caption="No capture" value="0"/>
        <value name="CAPT" caption="Capture on fault" value="1"/>
        <value name="CAPTMIN" caption="Minimum capture" value="2"/>
        <value name="CAPTMAX" caption="Maximum capture" value="3"/>
        <value name="LOCMIN" caption="Minimum local detection" value="4"/>
        <value name="LOCMAX" caption="Maximum local detection" value="5"/>
        <value name="DERIV0" caption="Minimum and maximum local detection" value="6"/>
        <value name="CAPTMARK" caption="Capture with ramp index as MSB value" value="7"/>
      </value-group>
      <value-group name="TCC_FCTRLB__CHSEL">
        <value name="CC0" caption="Capture value stored in channel 0" value="0"/>
        <value name="CC1" caption="Capture value stored in channel 1" value="1"/>
        <value name="CC2" caption="Capture value stored in channel 2" value="2"/>
        <value name="CC3" caption="Capture value stored in channel 3" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLB__HALT">
        <value name="DISABLE" caption="Halt action disabled" value="0"/>
        <value name="HW" caption="Hardware halt action" value="1"/>
        <value name="SW" caption="Software halt action" value="2"/>
        <value name="NR" caption="Non-recoverable fault" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLB__SRC">
        <value name="DISABLE" caption="Fault input disabled" value="0"/>
        <value name="ENABLE" caption="MCEx (x=0,1) event input" value="1"/>
        <value name="INVERT" caption="Inverted MCEx (x=0,1) event input" value="2"/>
        <value name="ALTFAULT" caption="Alternate fault (A or B) state at the end of the previous period" value="3"/>
      </value-group>
      <value-group name="TCC_EVCTRL__CNTSEL">
        <value name="START" caption="An interrupt/event is generated when a new counter cycle starts" value="0"/>
        <value name="END" caption="An interrupt/event is generated when a counter cycle ends" value="1"/>
        <value name="BETWEEN" caption="An interrupt/event is generated when a counter cycle ends, except for the first and last cycles" value="2"/>
        <value name="BOUNDARY" caption="An interrupt/event is generated when a new counter cycle starts or a counter cycle ends" value="3"/>
      </value-group>
      <value-group name="TCC_EVCTRL__EVACT0">
        <value name="OFF" caption="Event action disabled" value="0"/>
        <value name="RETRIGGER" caption="Start, restart or re-trigger counter on event" value="1"/>
        <value name="COUNTEV" caption="Count on event" value="2"/>
        <value name="START" caption="Start counter on event" value="3"/>
        <value name="INC" caption="Increment counter on event" value="4"/>
        <value name="COUNT" caption="Count on active state of asynchronous event" value="5"/>
        <value name="STAMP" caption="Stamp capture" value="6"/>
        <value name="FAULT" caption="Non-recoverable fault" value="7"/>
      </value-group>
      <value-group name="TCC_EVCTRL__EVACT1">
        <value name="OFF" caption="Event action disabled" value="0"/>
        <value name="RETRIGGER" caption="Re-trigger counter on event" value="1"/>
        <value name="DIR" caption="Direction control" value="2"/>
        <value name="STOP" caption="Stop counter on event" value="3"/>
        <value name="DEC" caption="Decrement counter on event" value="4"/>
        <value name="PPW" caption="Period capture value in CC0 register, pulse width capture value in CC1 register" value="5"/>
        <value name="PWP" caption="Period capture value in CC1 register, pulse width capture value in CC0 register" value="6"/>
        <value name="FAULT" caption="Non-recoverable fault" value="7"/>
      </value-group>
      <value-group name="TCC_WAVE__RAMP">
        <value name="RAMP1" caption="RAMP1 operation" value="0"/>
        <value name="RAMP2A" caption="Alternative RAMP2 operation" value="1"/>
        <value name="RAMP2" caption="RAMP2 operation" value="2"/>
        <value name="RAMP2C" caption="Critical RAMP2 operation" value="3"/>
      </value-group>
      <value-group name="TCC_WAVE__WAVEGEN">
        <value name="NFRQ" caption="Normal frequency" value="0"/>
        <value name="MFRQ" caption="Match frequency" value="1"/>
        <value name="NPWM" caption="Normal PWM" value="2"/>
        <value name="DSCRITICAL" caption="Dual-slope critical" value="4"/>
        <value name="DSBOTTOM" caption="Dual-slope with interrupt/event condition when COUNT reaches ZERO" value="5"/>
        <value name="DSBOTH" caption="Dual-slope with interrupt/event condition when COUNT reaches ZERO or TOP" value="6"/>
        <value name="DSTOP" caption="Dual-slope with interrupt/event condition when COUNT reaches TOP" value="7"/>
      </value-group>
    </module>
    <module name="TRNG" id="U2242" version="1.1.0" caption="True Random Generator">
      <register-group name="TRNG" caption="True Random Generator">
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control A">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
        </register>
        <register name="EVCTRL" offset="0x4" rw="RW" size="1" initval="0x00" caption="Event Control">
          <bitfield name="DATARDYEO" caption="Data Ready Event Output" mask="0x1"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="DATARDY" caption="Data Ready Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="DATARDY" caption="Data Ready Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0xA" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="DATARDY" caption="Data Ready Interrupt Flag" mask="0x1"/>
        </register>
        <register name="DATA" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Output Data">
          <bitfield name="DATA" caption="Output Data" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
    </module>
    <module name="WDT" id="02674" caption="Watch Dog Timer">
      <register-group name="WDT">
        <register name="WDTCON" offset="0x0" rw="RW" size="4" caption="Watchdog Timer Control Register">
          <bitfield caption="Watchdog Timer Window Enable bit" mask="0x00000001" name="WDTWINEN" values="WDTCON__WDTWINEN"/>
          <bitfield name="SLPDIV" caption="" mask="0x3e"/>
          <bitfield name="CLKSEL" caption="" mask="0xc0"/>
          <bitfield name="RUNDIV" caption="" mask="0x1f00"/>
          <bitfield caption="Watchdog Timer Enable bit" mask="0x00008000" name="ON" values="WDTCON__ON"/>
          <bitfield name="WDTCLRKEY" caption="" mask="0xffff0000"/>
        </register>
        <register name="WDTCONCLR" offset="0x04" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="WDTCONSET" offset="0x08" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
        <register name="WDTCONINV" offset="0x0C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
    </register>
      </register-group>
      <value-group caption="Watchdog Timer Window Enable bit" name="WDTCON__WDTWINEN">
        <value caption="Enable windowed Watchdog Timer" name="WDTWINEN" value="0x1"/>
        <value caption="Disable windowed Watchdog Timer" name="WDTWINDIS" value="0x0"/>
      </value-group>
      <value-group caption="Watchdog Timer Enable bit" name="WDTCON__ON">
        <value caption="The WDT module is enabled" name="WDTEN" value="0x1"/>
        <value caption="The WDT module is disabled" name="WDTOFF" value="0x0"/>
      </value-group>
    </module>
    <module name="ARB" id="U9999" version="1.0" caption="Radio Arbiter">
      <register-group name="ARB" caption="">
        <register name="ARB_BT_CTRL" offset="0x0" rw="RW" size="4" access-size="4" initval="0x0000000A" caption="">
          <bitfield name="MAX_ABORT_TIME_BT" caption="BT max abort time" mask="0xFF"/>
          <bitfield name="ALLOW_OPT_RX_BT" caption="BT allow optimistic rx" mask="0x100"/>
          <bitfield name="ALLOW_OPT_TX_BT" caption="BT allow optimistic tx" mask="0x200"/>
        </register>
        <register name="ARB_ZB_CTRL" offset="0x4" rw="RW" size="4" access-size="4" initval="0x0000000A" caption="">
          <bitfield name="MAX_ABORT_TIME_ZB" caption="ZB max abort time" mask="0xFF"/>
          <bitfield name="ALLOW_OPT_RX_ZB" caption="ZB allow optimistic rx" mask="0x100"/>
          <bitfield name="ALLOW_OPT_TX_ZB" caption="ZB allow optimistic tx" mask="0x200"/>
        </register>
        <register name="ARB_EVENT_CTRL" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000001" caption="">
          <bitfield name="START_TIME_ALLOWANCE" caption="minimum change needed in the start time to be considered as an arbitration event." mask="0xF"/>
          <bitfield name="USE_END_TIME_AS_EVENT" caption="" mask="0x10"/>
          <bitfield name="USE_START_TIME_AS_EVENT" caption="" mask="0x20"/>
          <bitfield name="USE_PRIO_AS_EVENT" caption="" mask="0x40"/>
          <bitfield name="DELAYED_OK_TASKS_DONT_WAIT" caption="" mask="0x80"/>
          <bitfield name="RESOLVE_EQUAL_PRIO" caption="" mask="0x300"/>
          <bitfield name="ABORT_IN_STATIC_MODE" caption="" mask="0x400"/>
        </register>
        <register name="ARB_CORE_CTRL" offset="0xC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="RADIO_ARB_MODE" caption="" mask="0x3"/>
          <bitfield name="TESTBUS_SELECT" caption="" mask="0xC"/>
          <bitfield name="AD_ARB_SOFT_RESET" caption="" mask="0x100"/>
          <bitfield name="ARB_TESTBUS_BYTE_SELECT" caption="" mask="0x600"/>
          <bitfield name="Reserved" caption="" mask="0xF800"/>
          <bitfield name="RAD_ARB_TIMEOUT" caption="" mask="0xFFFF0000"/>
        </register>
        <register name="ARB_CORE_STATUS" offset="0x10" rw="R" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="ARB_CORE_STATE" caption="" mask="0x7"/>
          <bitfield name="CUR_RADIO_OWNER" caption="" mask="0x18"/>
          <bitfield name="CUR_REQ_PRI" caption="" mask="0x1E0"/>
        </register>
        <register name="ARB_INT_STATUS" offset="0x14" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="BT_ABORT_HIZB" caption="" mask="0x1"/>
          <bitfield name="ZB_ABORT_HIBT" caption="" mask="0x2"/>
          <bitfield name="BT_RADIO_TO_ABRT" caption="" mask="0x4"/>
          <bitfield name="ZB_RADIO_TO_ABRT" caption="" mask="0x8"/>
          <bitfield name="BT_TIMESENSE_REQ_LOSS" caption="" mask="0x10"/>
          <bitfield name="ZB_TIMESENSE_REQ_LOSS" caption="" mask="0x20"/>
        </register>
        <register name="ARB_INT_MASK" offset="0x18" rw="RW" size="4" access-size="4" initval="0x00000000" caption="">
          <bitfield name="BT_ABORT_HIZB_MSK" caption="" mask="0x1"/>
          <bitfield name="ZB_ABORT_HIBT_MSK" caption="" mask="0x2"/>
          <bitfield name="BT_RADIO_TO_ABRT_MSK" caption="" mask="0x4"/>
          <bitfield name="ZB_RADIO_TO_ABRT_MSK" caption="" mask="0x8"/>
          <bitfield name="BT_TIMESENSE_REQ_LOSS_MSK" caption="" mask="0x10"/>
          <bitfield name="ZB_TIMESENSE_REQ_LOSS_MSK" caption="" mask="0x20"/>
        </register>
      </register-group>
    </module>
    <module name="CoreDebug" version="1.0.0" caption="Core Debug Register">
      <register-group name="CoreDebug" caption="Core Debug Register">
        <register name="DHCSR" offset="0x0" size="4" access-size="4" caption="Debug Halting Control and Status Register">
          <bitfield name="C_DEBUGEN" rw="RW" caption="" mask="0x1"/>
          <bitfield name="C_HALT" rw="RW" caption="" mask="0x2"/>
          <bitfield name="C_STEP" rw="RW" caption="" mask="0x4"/>
          <bitfield name="C_MASKINTS" rw="RW" caption="" mask="0x8"/>
          <bitfield name="C_SNAPSTALL" rw="RW" caption="" mask="0x20"/>
          <bitfield name="S_REGRDY" rw="R" caption="" mask="0x10000"/>
          <bitfield name="S_HALT" rw="R" caption="" mask="0x20000"/>
          <bitfield name="S_SLEEP" rw="R" caption="" mask="0x40000"/>
          <bitfield name="S_LOCKUP" rw="R" caption="" mask="0x80000"/>
          <bitfield name="S_RETIRE_ST" rw="R" caption="" mask="0x1000000"/>
          <bitfield name="S_RESET_ST" rw="R" caption="" mask="0x2000000"/>
          <bitfield name="DBGKEY" rw="W" caption="" mask="0xFFFF0000"/>
        </register>
        <register name="DCRSR" offset="0x4" rw="W" size="4" access-size="4" caption="Debug Core Register Selector Register">
          <bitfield name="REGSEL" caption="" mask="0x1F"/>
          <bitfield name="REGWnR" caption="" mask="0x10000"/>
        </register>
        <register name="DCRDR" offset="0x8" rw="RW" size="4" access-size="4" caption="Debug Core Register Data Register">
        </register>
        <register name="DEMCR" offset="0xC" rw="RW" size="4" access-size="4" caption="Debug Exception and Monitor Control Register">
          <bitfield name="VC_CORERESET" caption="" mask="0x1"/>
          <bitfield name="VC_MMERR" caption="" mask="0x10"/>
          <bitfield name="VC_NOCPERR" caption="" mask="0x20"/>
          <bitfield name="VC_CHKERR" caption="" mask="0x40"/>
          <bitfield name="VC_STATERR" caption="" mask="0x80"/>
          <bitfield name="VC_BUSERR" caption="" mask="0x100"/>
          <bitfield name="VC_INTERR" caption="" mask="0x200"/>
          <bitfield name="VC_HARDERR" caption="" mask="0x400"/>
          <bitfield name="MON_EN" caption="" mask="0x10000"/>
          <bitfield name="MON_PEND" caption="" mask="0x20000"/>
          <bitfield name="MON_STEP" caption="" mask="0x40000"/>
          <bitfield name="MON_REQ" caption="" mask="0x80000"/>
          <bitfield name="TRCENA" caption="" mask="0x1000000"/>
        </register>
      </register-group>
    </module>
    <module name="DWT" version="1.0.0" caption="Data Watchpoint and Trace Register">
      <register-group name="DWT" caption="Data Watchpoint and Trace Register">
        <register name="CTRL" offset="0x0" rw="RW" size="4" access-size="4" caption="Control Register">
          <bitfield name="CYCCNTENA" caption="" mask="0x1"/>
          <bitfield name="POSTPRESET" caption="" mask="0x1E"/>
          <bitfield name="POSTINIT" caption="" mask="0x1E0"/>
          <bitfield name="CYCTAP" caption="" mask="0x200"/>
          <bitfield name="SYNCTAP" caption="" mask="0xC00"/>
          <bitfield name="PCSAMPLENA" caption="" mask="0x1000"/>
          <bitfield name="EXCTRCENA" caption="" mask="0x10000"/>
          <bitfield name="CPIEVTENA" caption="" mask="0x20000"/>
          <bitfield name="EXCEVTENA" caption="" mask="0x40000"/>
          <bitfield name="SLEEPEVTENA" caption="" mask="0x80000"/>
          <bitfield name="LSUEVTENA" caption="" mask="0x100000"/>
          <bitfield name="FOLDEVTENA" caption="" mask="0x200000"/>
          <bitfield name="CYCEVTENA" caption="" mask="0x400000"/>
          <bitfield name="NOPRFCNT" caption="" mask="0x1000000"/>
          <bitfield name="NOCYCCNT" caption="" mask="0x2000000"/>
          <bitfield name="NOEXTTRIG" caption="" mask="0x4000000"/>
          <bitfield name="NOTRCPKT" caption="" mask="0x8000000"/>
          <bitfield name="NUMCOMP" caption="" mask="0xF0000000"/>
        </register>
        <register name="CYCCNT" offset="0x4" rw="RW" size="4" access-size="4" caption="Cycle Count Register">
        </register>
        <register name="CPICNT" offset="0x8" rw="RW" size="4" access-size="4" caption="CPI Count Register">
          <bitfield name="CPICNT" caption="" mask="0xFF"/>
        </register>
        <register name="EXCCNT" offset="0xC" rw="RW" size="4" access-size="4" caption="Exception Overhead Count Register">
          <bitfield name="EXCCNT" caption="" mask="0xFF"/>
        </register>
        <register name="SLEEPCNT" offset="0x10" rw="RW" size="4" access-size="4" caption="Sleep Count Register">
          <bitfield name="SLEEPCNT" caption="" mask="0xFF"/>
        </register>
        <register name="LSUCNT" offset="0x14" rw="RW" size="4" access-size="4" caption="LSU Count Register">
          <bitfield name="LSUCNT" caption="" mask="0xFF"/>
        </register>
        <register name="FOLDCNT" offset="0x18" rw="RW" size="4" access-size="4" caption="Folded-instruction Count Register">
          <bitfield name="FOLDCNT" caption="" mask="0xFF"/>
        </register>
        <register name="PCSR" offset="0x1C" rw="R" size="4" access-size="4" caption="Program Counter Sample Register">
        </register>
        <register name="COMP0" offset="0x20" rw="RW" size="4" access-size="4" caption="Comparator Register 0">
        </register>
        <register name="MASK0" offset="0x24" rw="RW" size="4" access-size="4" caption="Mask Register 0">
          <bitfield name="MASK" caption="" mask="0x1F"/>
        </register>
        <register name="FUNCTION0" offset="0x28" rw="RW" size="4" access-size="4" caption="Function Register 0">
          <bitfield name="FUNCTION" caption="" mask="0xF"/>
          <bitfield name="EMITRANGE" caption="" mask="0x20"/>
          <bitfield name="CYCMATCH" caption="" mask="0x80"/>
          <bitfield name="DATAVMATCH" caption="" mask="0x100"/>
          <bitfield name="LNK1ENA" caption="" mask="0x200"/>
          <bitfield name="DATAVSIZE" caption="" mask="0xC00"/>
          <bitfield name="DATAVADDR0" caption="" mask="0xF000"/>
          <bitfield name="DATAVADDR1" caption="" mask="0xF0000"/>
          <bitfield name="MATCHED" caption="" mask="0x1000000"/>
        </register>
        <register name="COMP1" offset="0x30" rw="RW" size="4" access-size="4" caption="Comparator Register 1">
        </register>
        <register name="MASK1" offset="0x34" rw="RW" size="4" access-size="4" caption="Mask Register 1">
          <bitfield name="MASK" caption="" mask="0x1F"/>
        </register>
        <register name="FUNCTION1" offset="0x38" rw="RW" size="4" access-size="4" caption="Function Register 1">
          <bitfield name="FUNCTION" caption="" mask="0xF"/>
          <bitfield name="EMITRANGE" caption="" mask="0x20"/>
          <bitfield name="CYCMATCH" caption="" mask="0x80"/>
          <bitfield name="DATAVMATCH" caption="" mask="0x100"/>
          <bitfield name="LNK1ENA" caption="" mask="0x200"/>
          <bitfield name="DATAVSIZE" caption="" mask="0xC00"/>
          <bitfield name="DATAVADDR0" caption="" mask="0xF000"/>
          <bitfield name="DATAVADDR1" caption="" mask="0xF0000"/>
          <bitfield name="MATCHED" caption="" mask="0x1000000"/>
        </register>
        <register name="COMP2" offset="0x40" rw="RW" size="4" access-size="4" caption="Comparator Register 2">
        </register>
        <register name="MASK2" offset="0x44" rw="RW" size="4" access-size="4" caption="Mask Register 2">
          <bitfield name="MASK" caption="" mask="0x1F"/>
        </register>
        <register name="FUNCTION2" offset="0x48" rw="RW" size="4" access-size="4" caption="Function Register 2">
          <bitfield name="FUNCTION" caption="" mask="0xF"/>
          <bitfield name="EMITRANGE" caption="" mask="0x20"/>
          <bitfield name="CYCMATCH" caption="" mask="0x80"/>
          <bitfield name="DATAVMATCH" caption="" mask="0x100"/>
          <bitfield name="LNK1ENA" caption="" mask="0x200"/>
          <bitfield name="DATAVSIZE" caption="" mask="0xC00"/>
          <bitfield name="DATAVADDR0" caption="" mask="0xF000"/>
          <bitfield name="DATAVADDR1" caption="" mask="0xF0000"/>
          <bitfield name="MATCHED" caption="" mask="0x1000000"/>
        </register>
        <register name="COMP3" offset="0x50" rw="RW" size="4" access-size="4" caption="Comparator Register 3">
        </register>
        <register name="MASK3" offset="0x54" rw="RW" size="4" access-size="4" caption="Mask Register 3">
          <bitfield name="MASK" caption="" mask="0x1F"/>
        </register>
        <register name="FUNCTION3" offset="0x58" rw="RW" size="4" access-size="4" caption="Function Register 3">
          <bitfield name="FUNCTION" caption="" mask="0xF"/>
          <bitfield name="EMITRANGE" caption="" mask="0x20"/>
          <bitfield name="CYCMATCH" caption="" mask="0x80"/>
          <bitfield name="DATAVMATCH" caption="" mask="0x100"/>
          <bitfield name="LNK1ENA" caption="" mask="0x200"/>
          <bitfield name="DATAVSIZE" caption="" mask="0xC00"/>
          <bitfield name="DATAVADDR0" caption="" mask="0xF000"/>
          <bitfield name="DATAVADDR1" caption="" mask="0xF0000"/>
          <bitfield name="MATCHED" caption="" mask="0x1000000"/>
        </register>
      </register-group>
    </module>
    <module name="ETM" version="1.0.0" caption="Embedded Trace Macrocell">
      <register-group name="ETM" caption="Embedded Trace Macrocell">
        <register name="CR" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000411" caption="ETM Main Control Register">
          <bitfield name="ETMPD" caption="ETM Power Down" mask="0x1"/>
          <bitfield name="PORTSIZE" caption="Port Size bits 2:0" mask="0x70"/>
          <bitfield name="STALL" caption="Stall Processor" mask="0x80"/>
          <bitfield name="BROUT" caption="Branch Output" mask="0x100"/>
          <bitfield name="DBGRQ" caption="Debug Request Control" mask="0x200"/>
          <bitfield name="PROG" caption="ETM Programming" mask="0x400"/>
          <bitfield name="PORTSEL" caption="ETM Port Select" mask="0x800"/>
          <bitfield name="PORTMODE2" caption="Port Mode bit 2" mask="0x2000"/>
          <bitfield name="PORTMODE" caption="Port Mode bits 1:0" mask="0x30000"/>
          <bitfield name="PORTSIZE3" caption="Port Size bit 3" mask="0x200000"/>
          <bitfield name="TSEN" caption="TimeStamp Enable" mask="0x10000000"/>
        </register>
        <register name="CCR" offset="0x4" rw="R" size="4" access-size="4" initval="0x8C802000" caption="ETM Configuration Code Register">
        </register>
        <register name="TRIGGER" offset="0x8" rw="RW" size="4" access-size="4" caption="ETM Trigger Event Register">
        </register>
        <register name="SR" offset="0x10" rw="RW" size="4" access-size="4" caption="ETM Status Register">
        </register>
        <register name="SCR" offset="0x14" rw="R" size="4" access-size="4" atomic-op="clear:SR" initval="0x00020D09" caption="ETM System Configuration Register">
        </register>
        <register name="TEEVR" offset="0x20" rw="RW" size="4" access-size="4" caption="ETM TraceEnable Event Register">
        </register>
        <register name="TECR1" offset="0x24" rw="RW" size="4" access-size="4" caption="ETM TraceEnable Control 1 Register">
        </register>
        <register name="FFLR" offset="0x28" rw="RW" size="4" access-size="4" caption="ETM FIFO Full Level Register">
        </register>
        <register name="CNTRLDVR1" offset="0x140" rw="RW" size="4" access-size="4" caption="ETM Free-running Counter Reload Value">
        </register>
        <register name="SYNCFR" offset="0x1E0" rw="R" size="4" access-size="4" initval="0x00000400" caption="ETM Synchronization Frequency Register">
        </register>
        <register name="IDR" offset="0x1E4" rw="R" size="4" access-size="4" initval="0x4114F250" caption="ETM ID Register">
        </register>
        <register name="CCER" offset="0x1E8" rw="R" size="4" access-size="4" initval="0x18541800" caption="ETM Configuration Code Extension Register">
        </register>
        <register name="TESSEICR" offset="0x1F0" rw="RW" size="4" access-size="4" caption="ETM TraceEnable Start/Stop EmbeddedICE Control Register">
        </register>
        <register name="TSEVT" offset="0x1F8" rw="RW" size="4" access-size="4" caption="ETM TimeStamp Event Register">
        </register>
        <register name="TRACEIDR" offset="0x200" rw="RW" size="4" access-size="4" initval="0x00000000" caption="ETM CoreSight Trace ID Register">
        </register>
        <register name="IDR2" offset="0x208" rw="R" size="4" access-size="4" initval="0x00000000" caption="ETM ID Register 2">
        </register>
        <register name="PDSR" offset="0x314" rw="R" size="4" access-size="4" initval="0x00000001" caption="ETM Device Power-Down Status Register">
        </register>
        <register name="ITMISCIN" offset="0xEE0" rw="R" size="4" access-size="4" caption="ETM Integration Test Miscellaneous Inputs">
        </register>
        <register name="ITTRIGOUT" offset="0xEE8" rw="W" size="4" access-size="4" caption="ETM Integration Test Trigger Out">
        </register>
        <register name="ITATBCTR2" offset="0xEF0" rw="R" size="4" access-size="4" caption="ETM Integration Test ATB Control 2">
        </register>
        <register name="ITATBCTR0" offset="0xEF8" rw="W" size="4" access-size="4" caption="ETM Integration Test ATB Control 0">
        </register>
        <register name="ITCTRL" offset="0xF00" rw="RW" size="4" access-size="4" initval="0x00000000" caption="ETM Integration Mode Control Register">
          <bitfield name="INTEGRATION" caption="" mask="0x1"/>
        </register>
        <register name="CLAIMSET" offset="0xFA0" rw="RW" size="4" access-size="4" atomic-op="set:CLAIMSET" caption="ETM Claim Tag Set Register">
        </register>
        <register name="CLAIMCLR" offset="0xFA4" rw="RW" size="4" access-size="4" atomic-op="clear:CLAIMCLR" caption="ETM Claim Tag Clear Register">
        </register>
        <register name="LAR" offset="0xFB0" rw="W" size="4" access-size="4" caption="ETM Lock Access Register">
        </register>
        <register name="LSR" offset="0xFB4" rw="R" size="4" access-size="4" caption="ETM Lock Status Register">
          <bitfield name="Present" caption="" mask="0x1"/>
          <bitfield name="Access" caption="" mask="0x2"/>
          <bitfield name="ByteAcc" caption="" mask="0x4"/>
        </register>
        <register name="AUTHSTATUS" offset="0xFB8" rw="R" size="4" access-size="4" caption="ETM Authentication Status Register">
        </register>
        <register name="DEVTYPE" offset="0xFCC" rw="R" size="4" access-size="4" initval="0x00000013" caption="ETM CoreSight Device Type Register">
        </register>
        <register name="PIDR4" offset="0xFD0" rw="R" size="4" access-size="4" initval="0x00000004" caption="ETM Peripheral Identification Register #4">
        </register>
        <register name="PIDR5" offset="0xFD4" rw="R" size="4" access-size="4" initval="0x00000000" caption="ETM Peripheral Identification Register #5">
        </register>
        <register name="PIDR6" offset="0xFD8" rw="R" size="4" access-size="4" initval="0x00000000" caption="ETM Peripheral Identification Register #6">
        </register>
        <register name="PIDR7" offset="0xFDC" rw="R" size="4" access-size="4" initval="0x00000000" caption="ETM Peripheral Identification Register #7">
        </register>
        <register name="PIDR0" offset="0xFE0" rw="R" size="4" access-size="4" initval="0x00000025" caption="ETM Peripheral Identification Register #0">
        </register>
        <register name="PIDR1" offset="0xFE4" rw="R" size="4" access-size="4" initval="0x000000B9" caption="ETM Peripheral Identification Register #1">
        </register>
        <register name="PIDR2" offset="0xFE8" rw="R" size="4" access-size="4" initval="0x0000000B" caption="ETM Peripheral Identification Register #2">
        </register>
        <register name="PIDR3" offset="0xFEC" rw="R" size="4" access-size="4" initval="0x00000000" caption="ETM Peripheral Identification Register #3">
        </register>
        <register name="CIDR0" offset="0xFF0" rw="R" size="4" access-size="4" initval="0x0000000D" caption="ETM Component  Identification Register #0">
        </register>
        <register name="CIDR1" offset="0xFF4" rw="R" size="4" access-size="4" initval="0x00000090" caption="ETM Component  Identification Register #1">
        </register>
        <register name="CIDR2" offset="0xFF8" rw="R" size="4" access-size="4" initval="0x00000005" caption="ETM Component  Identification Register #2">
        </register>
        <register name="CIDR3" offset="0xFFC" rw="R" size="4" access-size="4" initval="0x000000B1" caption="ETM Component  Identification Register #3">
        </register>
      </register-group>
    </module>
    <module name="FPU" version="1.0.0" caption="Floating Point Unit">
      <register-group name="FPU" caption="Floating Point Unit">
        <register name="FPCCR" offset="0x4" rw="RW" size="4" access-size="4" initval="0xC0000000" caption="Floating-Point Context Control Register">
          <bitfield name="LSPACT" caption="" mask="0x1"/>
          <bitfield name="USER" caption="" mask="0x2"/>
          <bitfield name="THREAD" caption="" mask="0x8"/>
          <bitfield name="HFRDY" caption="" mask="0x10"/>
          <bitfield name="MMRDY" caption="" mask="0x20"/>
          <bitfield name="BFRDY" caption="" mask="0x40"/>
          <bitfield name="MONRDY" caption="" mask="0x100"/>
          <bitfield name="LSPEN" caption="" mask="0x40000000"/>
          <bitfield name="ASPEN" caption="" mask="0x80000000"/>
        </register>
        <register name="FPCAR" offset="0x8" rw="RW" size="4" access-size="4" caption="Floating-Point Context Address Register">
          <bitfield name="ADDRESS" caption="Address for FP registers in exception stack frame" mask="0xFFFFFFF8"/>
        </register>
        <register name="FPDSCR" offset="0xC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Floating-Point Default Status Control Register">
          <bitfield name="RMODE" caption="Default value for FPSCR.RMODE" mask="0xC00000" values="FPU_FPDSCR__RMODE"/>
          <bitfield name="FZ" caption="Default value for FPSCR.FZ" mask="0x1000000"/>
          <bitfield name="DN" caption="Default value for FPSCR.DN" mask="0x2000000"/>
          <bitfield name="AHP" caption="Default value for FPSCR.AHP" mask="0x4000000"/>
        </register>
        <register name="MVFR0" offset="0x10" rw="R" size="4" access-size="4" caption="Media and FP Feature Register 0">
          <bitfield name="A_SIMD_registers" caption="" mask="0xF"/>
          <bitfield name="Single_precision" caption="" mask="0xF0"/>
          <bitfield name="Double_precision" caption="" mask="0xF00"/>
          <bitfield name="FP_excep_trapping" caption="" mask="0xF000"/>
          <bitfield name="Divide" caption="" mask="0xF0000"/>
          <bitfield name="Square_root" caption="" mask="0xF00000"/>
          <bitfield name="Short_vectors" caption="" mask="0xF000000"/>
          <bitfield name="FP_rounding_modes" caption="" mask="0xF0000000"/>
        </register>
        <register name="MVFR1" offset="0x14" rw="R" size="4" access-size="4" caption="Media and FP Feature Register 1">
          <bitfield name="FtZ_mode" caption="" mask="0xF"/>
          <bitfield name="D_NaN_mode" caption="" mask="0xF0"/>
          <bitfield name="FP_HPFP" caption="" mask="0xF000000"/>
          <bitfield name="FP_fused_MAC" caption="" mask="0xF0000000"/>
        </register>
      </register-group>
      <value-group name="FPU_FPDSCR__RMODE">
        <value name="RN" caption="Round to Nearest" value="0x0"/>
        <value name="RP" caption="Round towards Positive Infinity" value="0x1"/>
        <value name="RM" caption="Round towards Negative Infinity" value="0x2"/>
        <value name="RZ" caption="Round towards Zero" value="0x3"/>
      </value-group>
    </module>
    <module name="ITM" version="1.0.0" caption="Instrumentation Trace Macrocell">
      <register-group name="ITM" caption="Instrumentation Trace Macrocell">
        <register name="PORT" offset="0x0" rw="W" size="4" access-size="4" count="32" caption="ITM Stimulus Port Registers">
          <mode name="WORD"/>
          <mode name="BYTE"/>
          <mode name="HWORD"/>
          <bitfield modes="BYTE" name="PORT" caption="" mask="0xFF"/>
          <bitfield modes="HWORD" name="PORT" caption="" mask="0xFFFF"/>
          <bitfield modes="WORD" name="PORT" caption="" mask="0xFFFFFFFF"/>
        </register>
        <register name="TER" offset="0xE00" rw="RW" size="4" access-size="4" caption="ITM Trace Enable Register">
        </register>
        <register name="TPR" offset="0xE40" rw="RW" size="4" access-size="4" caption="ITM Trace Privilege Register">
          <bitfield name="PRIVMASK" caption="" mask="0xF"/>
        </register>
        <register name="TCR" offset="0xE80" rw="RW" size="4" access-size="4" caption="ITM Trace Control Register">
          <bitfield name="ITMENA" caption="" mask="0x1"/>
          <bitfield name="TSENA" caption="" mask="0x2"/>
          <bitfield name="SYNCENA" caption="" mask="0x4"/>
          <bitfield name="DWTENA" caption="" mask="0x8"/>
          <bitfield name="SWOENA" caption="" mask="0x10"/>
          <bitfield name="STALLENA" caption="" mask="0x20"/>
          <bitfield name="TSPrescale" caption="" mask="0x300"/>
          <bitfield name="GTSFREQ" caption="" mask="0xC00"/>
          <bitfield name="TraceBusID" caption="" mask="0x7F0000"/>
          <bitfield name="BUSY" caption="" mask="0x800000"/>
        </register>
        <register name="IWR" offset="0xEF8" rw="W" size="4" access-size="4" caption="ITM Integration Write Register">
          <bitfield name="ATVALIDM" caption="" mask="0x1"/>
        </register>
        <register name="IRR" offset="0xEFC" rw="R" size="4" access-size="4" caption="ITM Integration Read Register">
          <bitfield name="ATREADYM" caption="" mask="0x1"/>
        </register>
      </register-group>
    </module>
    <module name="MPU" version="1.0.0" caption="Memory Protection Unit">
      <register-group name="MPU" caption="Memory Protection Unit">
        <register name="TYPE" offset="0x0" rw="R" size="4" access-size="4" caption="MPU Type Register">
          <bitfield name="SEPARATE" caption="Separate instruction and Data Memory MapsRegions" mask="0x1"/>
          <bitfield name="DREGION" caption="Number of Data Regions" mask="0xFF00"/>
          <bitfield name="IREGION" caption="Number of Instruction Regions" mask="0xFF0000"/>
        </register>
        <register name="CTRL" offset="0x4" rw="RW" size="4" access-size="4" caption="MPU Control Register">
          <bitfield name="ENABLE" caption="MPU Enable" mask="0x1"/>
          <bitfield name="HFNMIENA" caption="Enable Hard Fault and NMI handlers" mask="0x2"/>
          <bitfield name="PRIVDEFENA" caption="Enables privileged software access to default memory map" mask="0x4"/>
        </register>
        <register name="RNR" offset="0x8" rw="RW" size="4" access-size="4" caption="MPU Region Number Register">
          <bitfield name="REGION" caption="Region referenced by RBAR and RASR" mask="0xFF"/>
        </register>
        <register name="RBAR" offset="0xC" rw="RW" size="4" access-size="4" caption="MPU Region Base Address Register">
          <bitfield name="REGION" caption="Region number" mask="0xF"/>
          <bitfield name="VALID" caption="Region number valid" mask="0x10"/>
          <bitfield name="ADDR" caption="Region base address" mask="0xFFFFFFE0"/>
        </register>
        <register name="RASR" offset="0x10" rw="RW" size="4" access-size="4" caption="MPU Region Attribute and Size Register">
          <bitfield name="ENABLE" caption="Region Enable" mask="0x1"/>
          <bitfield name="SIZE" caption="Region Size" mask="0x2"/>
          <bitfield name="SRD" caption="Sub-region disable" mask="0xFF00"/>
          <bitfield name="B" caption="Bufferable bit" mask="0x10000"/>
          <bitfield name="C" caption="Cacheable bit" mask="0x20000"/>
          <bitfield name="S" caption="Shareable bit" mask="0x40000"/>
          <bitfield name="TEX" caption="TEX bit" mask="0x380000"/>
          <bitfield name="AP" caption="Access Permission" mask="0x7000000"/>
          <bitfield name="XN" caption="Execute Never Attribute" mask="0x10000000"/>
        </register>
        <register name="RBAR_A1" offset="0x14" rw="RW" size="4" access-size="4" caption="MPU Alias 1 Region Base Address Register">
          <bitfield name="REGION" caption="Region number" mask="0xF"/>
          <bitfield name="VALID" caption="Region number valid" mask="0x10"/>
          <bitfield name="ADDR" caption="Region base address" mask="0xFFFFFFE0"/>
        </register>
        <register name="RASR_A1" offset="0x18" rw="RW" size="4" access-size="4" caption="MPU Alias 1 Region Attribute and Size Register">
          <bitfield name="ENABLE" caption="Region Enable" mask="0x1"/>
          <bitfield name="SIZE" caption="Region Size" mask="0x2"/>
          <bitfield name="SRD" caption="Sub-region disable" mask="0xFF00"/>
          <bitfield name="B" caption="Bufferable bit" mask="0x10000"/>
          <bitfield name="C" caption="Cacheable bit" mask="0x20000"/>
          <bitfield name="S" caption="Shareable bit" mask="0x40000"/>
          <bitfield name="TEX" caption="TEX bit" mask="0x380000"/>
          <bitfield name="AP" caption="Access Permission" mask="0x7000000"/>
          <bitfield name="XN" caption="Execute Never Attribute" mask="0x10000000"/>
        </register>
        <register name="RBAR_A2" offset="0x1C" rw="RW" size="4" access-size="4" caption="MPU Alias 2 Region Base Address Register">
          <bitfield name="REGION" caption="Region number" mask="0xF"/>
          <bitfield name="VALID" caption="Region number valid" mask="0x10"/>
          <bitfield name="ADDR" caption="Region base address" mask="0xFFFFFFE0"/>
        </register>
        <register name="RASR_A2" offset="0x20" rw="RW" size="4" access-size="4" caption="MPU Alias 2 Region Attribute and Size Register">
          <bitfield name="ENABLE" caption="Region Enable" mask="0x1"/>
          <bitfield name="SIZE" caption="Region Size" mask="0x2"/>
          <bitfield name="SRD" caption="Sub-region disable" mask="0xFF00"/>
          <bitfield name="B" caption="Bufferable bit" mask="0x10000"/>
          <bitfield name="C" caption="Cacheable bit" mask="0x20000"/>
          <bitfield name="S" caption="Shareable bit" mask="0x40000"/>
          <bitfield name="TEX" caption="TEX bit" mask="0x380000"/>
          <bitfield name="AP" caption="Access Permission" mask="0x7000000"/>
          <bitfield name="XN" caption="Execute Never Attribute" mask="0x10000000"/>
        </register>
        <register name="RBAR_A3" offset="0x24" rw="RW" size="4" access-size="4" caption="MPU Alias 3 Region Base Address Register">
          <bitfield name="REGION" caption="Region number" mask="0xF"/>
          <bitfield name="VALID" caption="Region number valid" mask="0x10"/>
          <bitfield name="ADDR" caption="Region base address" mask="0xFFFFFFE0"/>
        </register>
        <register name="RASR_A3" offset="0x28" rw="RW" size="4" access-size="4" caption="MPU Alias 3 Region Attribute and Size Register">
          <bitfield name="ENABLE" caption="Region Enable" mask="0x1"/>
          <bitfield name="SIZE" caption="Region Size" mask="0x2"/>
          <bitfield name="SRD" caption="Sub-region disable" mask="0xFF00"/>
          <bitfield name="B" caption="Bufferable bit" mask="0x10000"/>
          <bitfield name="C" caption="Cacheable bit" mask="0x20000"/>
          <bitfield name="S" caption="Shareable bit" mask="0x40000"/>
          <bitfield name="TEX" caption="TEX bit" mask="0x380000"/>
          <bitfield name="AP" caption="Access Permission" mask="0x7000000"/>
          <bitfield name="XN" caption="Execute Never Attribute" mask="0x10000000"/>
        </register>
      </register-group>
    </module>
    <module name="NVIC" version="1.0.0" caption="Nested Vectored Interrupt Controller">
      <register-group name="NVIC" caption="Nested Vectored Interrupt Controller">
        <register name="ISER" offset="0x0" rw="RW" size="4" access-size="4" count="5" initval="0" caption="Interrupt Set Enable Register">
          <bitfield name="SETENA" caption="Interrupt set enable bits" mask="0xFFFFFFFF"/>
        </register>
        <register name="ICER" offset="0x80" rw="RW" size="4" access-size="4" count="5" initval="0" caption="Interrupt Clear Enable Register">
          <bitfield name="CLRENA" caption="Interrupt clear-enable bits" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISPR" offset="0x100" rw="RW" size="4" access-size="4" count="5" initval="0" caption="Interrupt Set Pending Register">
          <bitfield name="SETPEND" caption="Interrupt set-pending bits" mask="0xFFFFFFFF"/>
        </register>
        <register name="ICPR" offset="0x180" rw="RW" size="4" access-size="4" count="5" initval="0" caption="Interrupt Clear Pending Register">
          <bitfield name="CLRPEND" caption="Interrupt clear-pending bits" mask="0xFFFFFFFF"/>
        </register>
        <register name="IABR" offset="0x200" rw="RW" size="4" access-size="4" count="5" initval="0" caption="Interrupt Active Bit Register">
          <bitfield name="ACTIVE" caption="Interrupt active bits" mask="0xFFFFFFFF"/>
        </register>
        <register name="IP" offset="0x300" rw="RW" size="1" access-size="1" count="35" initval="0" caption="Interrupt Priority Register n">
          <bitfield name="PRI0" caption="Priority of interrupt n" mask="0x7"/>
        </register>
        <register name="STIR" offset="0xE00" rw="W" size="4" access-size="4" caption="Software Trigger Interrupt Register">
          <bitfield name="INTID" caption="Interrupt ID to trigger" mask="0x1FF"/>
        </register>
      </register-group>
    </module>
    <module name="SysTick" version="1.0.0" caption="System timer">
      <register-group name="SysTick" caption="System timer">
        <register name="CSR" offset="0x0" rw="RW" size="4" access-size="4" initval="0x4" caption="SysTick Control and Status Register">
          <bitfield name="ENABLE" caption="SysTick Counter Enable" mask="0x1" values="SysTick_CSR__ENABLE"/>
          <bitfield name="TICKINT" caption="SysTick Exception Request Enable" mask="0x2" values="SysTick_CSR__TICKINT"/>
          <bitfield name="CLKSOURCE" caption="Clock Source 0=external, 1=processor" mask="0x4" values="SysTick_CSR__CLKSOURCE"/>
          <bitfield name="COUNTFLAG" caption="Timer counted to 0 since last read of register" mask="0x10000"/>
        </register>
        <register name="RVR" offset="0x4" rw="RW" size="4" access-size="4" caption="SysTick Reload Value Register">
          <bitfield name="RELOAD" caption="Value to load into the SysTick Current Value Register when the counter reaches 0" mask="0xFFFFFF"/>
        </register>
        <register name="CVR" offset="0x8" rw="RW" size="4" access-size="4" caption="SysTick Current Value Register">
          <bitfield name="CURRENT" caption="Current value at the time the register is accessed" mask="0xFFFFFF"/>
        </register>
        <register name="CALIB" offset="0xC" rw="R" size="4" access-size="4" initval="0" caption="SysTick Calibration Value Register">
          <bitfield name="TENMS" caption="Reload value to use for 10ms timing" mask="0xFFFFFF"/>
          <bitfield name="SKEW" caption="TENMS is rounded from non-integer ratio" mask="0x40000000" values="SysTick_CALIB__SKEW"/>
          <bitfield name="NOREF" caption="No Separate Reference Clock" mask="0x80000000" values="SysTick_CALIB__NOREF"/>
        </register>
      </register-group>
      <value-group name="SysTick_CSR__CLKSOURCE">
        <value name="VALUE_0" caption="External clock" value="0"/>
        <value name="VALUE_1" caption="Processor clock" value="1"/>
      </value-group>
      <value-group name="SysTick_CSR__ENABLE">
        <value name="VALUE_0" caption="Counter disabled" value="0"/>
        <value name="VALUE_1" caption="Counter enabled" value="1"/>
      </value-group>
      <value-group name="SysTick_CSR__TICKINT">
        <value name="VALUE_0" caption="Counting down to 0 does not assert the SysTick exception request" value="0"/>
        <value name="VALUE_1" caption="Counting down to 0 asserts the SysTick exception request" value="1"/>
      </value-group>
      <value-group name="SysTick_CALIB__NOREF">
        <value name="VALUE_0" caption="The reference clock is provided" value="0"/>
        <value name="VALUE_1" caption="The reference clock is not provided" value="1"/>
      </value-group>
      <value-group name="SysTick_CALIB__SKEW">
        <value name="VALUE_0" caption="10ms calibration value is exact" value="0"/>
        <value name="VALUE_1" caption="10ms calibration value is inexact, because of the clock frequency" value="1"/>
      </value-group>
    </module>
    <module name="SystemControl" version="1.0.0" caption="System Control Registers">
      <register-group name="SystemControl" caption="System Control Registers">
        <register name="ICTR" offset="0x4" rw="R" size="4" access-size="4" caption="Interrupt Controller Type Register">
          <bitfield name="INTLINESNUM" caption="" mask="0xF"/>
        </register>
        <register name="ACTLR" offset="0x8" rw="RW" size="4" access-size="4" caption="Auxiliary Control Register">
          <bitfield name="DISMCYCINT" caption="Disable interruption of LDM/STM instructions" mask="0x1"/>
          <bitfield name="DISDEFWBUF" caption="Disable wruite buffer use during default memory map accesses" mask="0x2"/>
          <bitfield name="DISFOLD" caption="Disable IT folding" mask="0x4"/>
          <bitfield name="DISFPCA" caption="Disable automatic update of CONTROL.FPCA" mask="0x100"/>
          <bitfield name="DISOOFP" caption="Disable out-of-order FP instructions" mask="0x200"/>
        </register>
        <register name="CPUID" offset="0xD00" rw="R" size="4" access-size="4" initval="0x410FC240" caption="CPUID Base Register">
          <bitfield name="REVISION" caption="Processor revision number" mask="0xF"/>
          <bitfield name="PARTNO" caption="Process Part Number, 0xC24=Cortex-M4" mask="0xFFF0"/>
          <bitfield name="CONSTANT" caption="Constant" mask="0xF0000"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF00000"/>
          <bitfield name="IMPLEMENTER" caption="Implementer code, 0x41=ARM" mask="0xFF000000"/>
        </register>
        <register name="ICSR" offset="0xD04" rw="RW" size="4" access-size="4" initval="0" caption="Interrupt Control and State Register">
          <bitfield name="VECTACTIVE" caption="Active exception number" mask="0x1FF"/>
          <bitfield name="RETTOBASE" caption="No preempted active exceptions to execute" mask="0x800"/>
          <bitfield name="VECTPENDING" caption="Exception number of the highest priority pending enabled exception" mask="0x3F000"/>
          <bitfield name="ISRPENDING" caption="Interrupt pending flag" mask="0x400000"/>
          <bitfield name="ISRPREEMPT" caption="Debug only" mask="0x800000"/>
          <bitfield name="PENDSTCLR" caption="SysTick clear-pending bit" mask="0x2000000" values="SystemControl_ICSR__PENDSTCLR"/>
          <bitfield name="PENDSTSET" caption="SysTick set-pending bit" mask="0x4000000" values="SystemControl_ICSR__PENDSTSET"/>
          <bitfield name="PENDSVCLR" caption="PendSV clear-pending bit" mask="0x8000000" values="SystemControl_ICSR__PENDSVCLR"/>
          <bitfield name="PENDSVSET" caption="PendSV set-pending bit" mask="0x10000000" values="SystemControl_ICSR__PENDSVSET"/>
          <bitfield name="NMIPENDSET" caption="NMI set-pending bit" mask="0x80000000" values="SystemControl_ICSR__NMIPENDSET"/>
        </register>
        <register name="VTOR" offset="0xD08" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Vector Table Offset Register">
          <bitfield name="TBLOFF" caption="Vector table base offset" mask="0xFFFFFF80"/>
        </register>
        <register name="AIRCR" offset="0xD0C" rw="RW" size="4" access-size="4" initval="0xFA050000" caption="Application Interrupt and Reset Control Register">
          <bitfield name="VECTRESET" caption="Must write 0" mask="0x1"/>
          <bitfield name="VECTCLRACTIVE" caption="Must write 0" mask="0x2"/>
          <bitfield name="SYSRESETREQ" caption="System Reset Request" mask="0x4" values="SystemControl_AIRCR__SYSRESETREQ"/>
          <bitfield name="PRIGROUP" caption="Interrupt priority grouping" mask="0x700"/>
          <bitfield name="ENDIANNESS" caption="Data endianness, 0=little, 1=big" mask="0x8000" values="SystemControl_AIRCR__ENDIANNESS"/>
          <bitfield name="VECTKEY" caption="Register key" mask="0xFFFF0000"/>
        </register>
        <register name="SCR" offset="0xD10" rw="RW" size="4" access-size="4" initval="0" caption="System Control Register">
          <bitfield name="SLEEPONEXIT" caption="Sleep-on-exit on handler return" mask="0x2" values="SystemControl_SCR__SLEEPONEXIT"/>
          <bitfield name="SLEEPDEEP" caption="Deep Sleep used as low power mode" mask="0x4" values="SystemControl_SCR__SLEEPDEEP"/>
          <bitfield name="SEVONPEND" caption="Send Event on Pending bit" mask="0x10" values="SystemControl_SCR__SEVONPEND"/>
        </register>
        <register name="CCR" offset="0xD14" rw="RW" size="4" access-size="4" initval="0x00000200" caption="Configuration and Control Register">
          <bitfield name="NONBASETHRDENA" caption="Indicates how processor enters Thread mode" mask="0x1"/>
          <bitfield name="USERSETMPEND" caption="Enables unprivileged software access to STIR register" mask="0x2"/>
          <bitfield name="UNALIGN_TRP" caption="Enables unaligned access traps" mask="0x8" values="SystemControl_CCR__UNALIGN_TRP"/>
          <bitfield name="DIV_0_TRP" caption="Enables divide by 0 trap" mask="0x10"/>
          <bitfield name="BFHFNMIGN" caption="Ignore LDM/STM BusFault for -1/-2 priority handlers" mask="0x100"/>
          <bitfield name="STKALIGN" caption="Indicates stack alignment on exception entry" mask="0x200" values="SystemControl_CCR__STKALIGN"/>
        </register>
        <register name="SHPR1" offset="0xD18" rw="RW" size="4" access-size="4" caption="System Handler Priority Register 1">
          <bitfield name="PRI_4" caption="Priority of system handler 4, MemManage" mask="0xFF"/>
          <bitfield name="PRI_5" caption="Priority of system handler 5, BusFault" mask="0xFF00"/>
          <bitfield name="PRI_6" caption="Priority of system handler 6, UsageFault" mask="0xFF0000"/>
        </register>
        <register name="SHPR2" offset="0xD1C" rw="RW" size="4" access-size="4" initval="0" caption="System Handler Priority Register 2">
          <bitfield name="PRI_11" caption="Priority of system handler 11, SVCall" mask="0xFF000000"/>
        </register>
        <register name="SHPR3" offset="0xD20" rw="RW" size="4" access-size="4" initval="0" caption="System Handler Priority Register 3">
          <bitfield name="PRI_14" caption="Priority of system handler 14, PendSV" mask="0xFF0000"/>
          <bitfield name="PRI_15" caption="Priority of system handler 15, SysTick exception" mask="0xFF000000"/>
        </register>
        <register name="SHCSR" offset="0xD24" rw="RW" size="4" access-size="4" caption="System Handler Control and State Register">
          <bitfield name="MEMFAULTACT" caption="MemManage exception active bit" mask="0x1"/>
          <bitfield name="BUSFAULTACT" caption="BusFault exception active bit" mask="0x2"/>
          <bitfield name="USGFAULTACT" caption="UsageFault exception active bit" mask="0x8"/>
          <bitfield name="SVCALLACT" caption="SVCall active bit" mask="0x80"/>
          <bitfield name="MONITORACT" caption="DebugMonitor exception active bit" mask="0x100"/>
          <bitfield name="PENDSVACT" caption="PendSV exception active bit" mask="0x400"/>
          <bitfield name="SYSTICKACT" caption="SysTick exception active bit" mask="0x800"/>
          <bitfield name="USGFAULTPENDED" caption="UsageFault exception pending bit" mask="0x1000"/>
          <bitfield name="MEMFAULTPENDED" caption="MemManage exception pending bit" mask="0x2000"/>
          <bitfield name="BUSFAULTPENDED" caption="BusFault exception pending bit" mask="0x4000"/>
          <bitfield name="SVCALLPENDED" caption="SVCall pending bit" mask="0x8000"/>
          <bitfield name="MEMFAULTENA" caption="MemManage enable bit" mask="0x10000"/>
          <bitfield name="BUSFAULTENA" caption="BusFault enable bit" mask="0x20000"/>
          <bitfield name="USGFAULTENA" caption="UsageFault enable bit" mask="0x40000"/>
        </register>
        <register name="CFSR" offset="0xD28" rw="RW" size="4" access-size="4" caption="Configurable Fault Status Register">
          <bitfield name="IACCVIOL" caption="Instruction access violation" mask="0x1"/>
          <bitfield name="DACCVIOL" caption="Data access violation" mask="0x2"/>
          <bitfield name="MUNSTKERR" caption="MemManage Fault on unstacking for exception return" mask="0x8"/>
          <bitfield name="MSTKERR" caption="MemManage Fault on stacking for exception entry" mask="0x10"/>
          <bitfield name="MLSPERR" caption="MemManager Fault occured during FP lazy state preservation" mask="0x20"/>
          <bitfield name="MMARVALID" caption="MemManage Fault Address Register valid" mask="0x80"/>
          <bitfield name="IBUSERR" caption="Instruction bus error" mask="0x100"/>
          <bitfield name="PRECISERR" caption="Precise data bus error" mask="0x200"/>
          <bitfield name="IMPRECISERR" caption="Imprecise data bus error" mask="0x400"/>
          <bitfield name="UNSTKERR" caption="BusFault on unstacking for exception return" mask="0x800"/>
          <bitfield name="STKERR" caption="BusFault on stacking for exception entry" mask="0x1000"/>
          <bitfield name="LSPERR" caption="BusFault occured during FP lazy state preservation" mask="0x2000"/>
          <bitfield name="BFARVALID" caption="BusFault Address Register valid" mask="0x8000"/>
          <bitfield name="UNDEFINSTR" caption="Undefined instruction UsageFault" mask="0x10000"/>
          <bitfield name="INVSTATE" caption="Invalid state UsageFault" mask="0x20000"/>
          <bitfield name="INVPC" caption="Invalid PC load UsageFault" mask="0x40000"/>
          <bitfield name="NOCP" caption="No coprocessor UsageFault" mask="0x80000"/>
          <bitfield name="UNALIGNED" caption="Unaligned access UsageFault" mask="0x1000000"/>
          <bitfield name="DIVBYZERO" caption="Divide by zero UsageFault" mask="0x2000000"/>
        </register>
        <register name="HFSR" offset="0xD2C" rw="RW" size="4" access-size="4" caption="HardFault Status Register">
          <bitfield name="VECTTBL" caption="BusFault on a Vector Table read during exception processing" mask="0x2"/>
          <bitfield name="FORCED" caption="Forced Hard Fault" mask="0x40000000"/>
          <bitfield name="DEBUGEVT" caption="Debug: always write 0" mask="0x80000000"/>
        </register>
        <register name="DFSR" offset="0xD30" rw="RW" size="4" access-size="4" caption="Debug Fault Status Register">
          <bitfield name="HALTED" caption="" mask="0x1"/>
          <bitfield name="BKPT" caption="" mask="0x2"/>
          <bitfield name="DWTTRAP" caption="" mask="0x4"/>
          <bitfield name="VCATCH" caption="" mask="0x8"/>
          <bitfield name="EXTERNAL" caption="" mask="0x10"/>
        </register>
        <register name="MMFAR" offset="0xD34" rw="RW" size="4" access-size="4" caption="MemManage Fault Address Register">
          <bitfield name="ADDRESS" caption="Address that generated the MemManage fault" mask="0xFFFFFFFF"/>
        </register>
        <register name="BFAR" offset="0xD38" rw="RW" size="4" access-size="4" caption="BusFault Address Register">
          <bitfield name="ADDRESS" caption="Address that generated the BusFault" mask="0xFFFFFFFF"/>
        </register>
        <register name="AFSR" offset="0xD3C" rw="RW" size="4" access-size="4" caption="Auxiliary Fault Status Register">
          <bitfield name="IMPDEF" caption="AUXFAULT input signals" mask="0xFFFFFFFF"/>
        </register>
        <register name="PFR" offset="0xD40" rw="RW" size="4" access-size="4" count="2" caption="Processor Feature Register">
        </register>
        <register name="DFR" offset="0xD48" rw="R" size="4" access-size="4" caption="Debug Feature Register">
        </register>
        <register name="ADR" offset="0xD4C" rw="R" size="4" access-size="4" caption="Auxiliary Feature Register">
        </register>
        <register name="MMFR" offset="0xD50" rw="R" size="4" access-size="4" count="4" caption="Memory Model Feature Register">
        </register>
        <register name="ISAR" offset="0xD60" rw="R" size="4" access-size="4" count="5" caption="Instruction Set Attributes Register">
        </register>
        <register name="CPACR" offset="0xD88" rw="RW" size="4" access-size="4" caption="Coprocessor Access Control Register">
          <bitfield name="CP10" caption="Access privileges for coprocessor 10" mask="0x300000" values="SystemControl_CPACR__CP10"/>
          <bitfield name="CP11" caption="Access privileges for coprocessor 11" mask="0xC00000" values="SystemControl_CPACR__CP11"/>
        </register>
      </register-group>
      <value-group name="SystemControl_ICSR__NMIPENDSET">
        <value name="VALUE_0" caption="Write: no effect; read: NMI exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes NMI exception state to pending; read: NMI exception is pending" value="1"/>
      </value-group>
      <value-group name="SystemControl_ICSR__PENDSTCLR">
        <value name="VALUE_0" caption="No effect" value="0"/>
        <value name="VALUE_1" caption="Removes the pending state from the SysTick exception" value="1"/>
      </value-group>
      <value-group name="SystemControl_ICSR__PENDSTSET">
        <value name="VALUE_0" caption="Write: no effect; read: SysTick exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes SysTick exception state to pending; read: SysTick exception is pending" value="1"/>
      </value-group>
      <value-group name="SystemControl_ICSR__PENDSVCLR">
        <value name="VALUE_0" caption="No effect" value="0"/>
        <value name="VALUE_1" caption="Removes the pending state from the PendSV exception" value="1"/>
      </value-group>
      <value-group name="SystemControl_ICSR__PENDSVSET">
        <value name="VALUE_0" caption="Write: no effect; read: PendSV exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes PendSV exception state to pending; read: PendSV exception is pending" value="1"/>
      </value-group>
      <value-group name="SystemControl_AIRCR__ENDIANNESS">
        <value name="VALUE_0" caption="Little-endian" value="0"/>
        <value name="VALUE_1" caption="Big-endian" value="1"/>
      </value-group>
      <value-group name="SystemControl_AIRCR__SYSRESETREQ">
        <value name="VALUE_0" caption="No system reset request" value="0"/>
        <value name="VALUE_1" caption="Asserts a signal to the outer system that requests a reset" value="1"/>
      </value-group>
      <value-group name="SystemControl_SCR__SEVONPEND">
        <value name="VALUE_0" caption="Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" value="0"/>
        <value name="VALUE_1" caption="Enabled events and all interrupts, including disabled interrupts, can wakeup the processor" value="1"/>
      </value-group>
      <value-group name="SystemControl_SCR__SLEEPDEEP">
        <value name="VALUE_0" caption="Sleep" value="0"/>
        <value name="VALUE_1" caption="Deep sleep" value="1"/>
      </value-group>
      <value-group name="SystemControl_SCR__SLEEPONEXIT">
        <value name="VALUE_0" caption="Do not sleep when returning to Thread mode" value="0"/>
        <value name="VALUE_1" caption="Enter sleep, or deep sleep, on return from an ISR" value="1"/>
      </value-group>
      <value-group name="SystemControl_CCR__STKALIGN">
        <value name="VALUE_0" caption="4-byte aligned" value="0"/>
        <value name="VALUE_1" caption="8-byte aligned" value="1"/>
      </value-group>
      <value-group name="SystemControl_CCR__UNALIGN_TRP">
        <value name="VALUE_0" caption="Do not trap unaligned halfword and word accesses" value="0"/>
        <value name="VALUE_1" caption="Trap unaligned halfword and word accesses" value="1"/>
      </value-group>
      <value-group name="SystemControl_CPACR__CP10">
        <value name="DENIED" caption="Access denied" value="0x0"/>
        <value name="PRIV" caption="Privileged access only" value="0x1"/>
        <value name="FULL" caption="Full access" value="0x3"/>
      </value-group>
      <value-group name="SystemControl_CPACR__CP11">
        <value name="DENIED" caption="Access denied" value="0x0"/>
        <value name="PRIV" caption="Privileged access only" value="0x1"/>
        <value name="FULL" caption="Full access" value="0x3"/>
      </value-group>
    </module>
    <module name="TPI" version="1.0.0" caption="Trace Port Interface Register">
      <register-group name="TPI" caption="Trace Port Interface Register">
        <register name="SSPSR" offset="0x0" rw="R" size="4" access-size="4" caption="Supported Parallel Port Size Register">
        </register>
        <register name="CSPSR" offset="0x4" rw="RW" size="4" access-size="4" caption="Current Parallel Port Size Register">
        </register>
        <register name="ACPR" offset="0x10" rw="RW" size="4" access-size="4" caption="Asynchronous Clock Prescaler Register">
          <bitfield name="PRESCALER" caption="" mask="0x1FFF"/>
        </register>
        <register name="SPPR" offset="0xF0" rw="RW" size="4" access-size="4" caption="Selected Pin Protocol Register">
          <bitfield name="TXMODE" caption="" mask="0x3"/>
        </register>
        <register name="FFSR" offset="0x300" rw="R" size="4" access-size="4" caption="Formatter and Flush Status Register">
          <bitfield name="FlInProg" caption="" mask="0x1"/>
          <bitfield name="FtStopped" caption="" mask="0x2"/>
          <bitfield name="TCPresent" caption="" mask="0x4"/>
          <bitfield name="FtNonStop" caption="" mask="0x8"/>
        </register>
        <register name="FFCR" offset="0x304" rw="RW" size="4" access-size="4" caption="Formatter and Flush Control Register">
          <bitfield name="EnFCont" caption="" mask="0x2"/>
          <bitfield name="TrigIn" caption="" mask="0x100"/>
        </register>
        <register name="FSCR" offset="0x308" rw="R" size="4" access-size="4" caption="Formatter Synchronization Counter Register">
        </register>
        <register name="TRIGGER" offset="0xEE8" rw="R" size="4" access-size="4" caption="TRIGGER">
          <bitfield name="TRIGGER" caption="" mask="0x1"/>
        </register>
        <register name="FIFO0" offset="0xEEC" rw="R" size="4" access-size="4" caption="Integration ETM Data">
          <bitfield name="ETM0" caption="" mask="0xFF"/>
          <bitfield name="ETM1" caption="" mask="0xFF00"/>
          <bitfield name="ETM2" caption="" mask="0xFF0000"/>
          <bitfield name="ETM_bytecount" caption="" mask="0x3000000"/>
          <bitfield name="ETM_ATVALID" caption="" mask="0x4000000"/>
          <bitfield name="ITM_bytecount" caption="" mask="0x18000000"/>
          <bitfield name="ITM_ATVALID" caption="" mask="0x20000000"/>
        </register>
        <register name="ITATBCTR2" offset="0xEF0" rw="R" size="4" access-size="4" caption="ITATBCTR2">
          <bitfield name="ATREADY" caption="" mask="0x1"/>
        </register>
        <register name="ITATBCTR0" offset="0xEF8" rw="R" size="4" access-size="4" caption="ITATBCTR0">
          <bitfield name="ATREADY" caption="" mask="0x1"/>
        </register>
        <register name="FIFO1" offset="0xEFC" rw="R" size="4" access-size="4" caption="Integration ITM Data">
          <bitfield name="ITM0" caption="" mask="0xFF"/>
          <bitfield name="ITM1" caption="" mask="0xFF00"/>
          <bitfield name="ITM2" caption="" mask="0xFF0000"/>
          <bitfield name="ETM_bytecount" caption="" mask="0x3000000"/>
          <bitfield name="ETM_ATVALID" caption="" mask="0x4000000"/>
          <bitfield name="ITM_bytecount" caption="" mask="0x18000000"/>
          <bitfield name="ITM_ATVALID" caption="" mask="0x20000000"/>
        </register>
        <register name="ITCTRL" offset="0xF00" rw="RW" size="4" access-size="4" caption="Integration Mode Control">
          <bitfield name="Mode" caption="" mask="0x1"/>
        </register>
        <register name="CLAIMSET" offset="0xFA0" rw="RW" size="4" access-size="4" atomic-op="set:CLAIMSET" caption="Claim tag set">
        </register>
        <register name="CLAIMCLR" offset="0xFA4" rw="RW" size="4" access-size="4" atomic-op="clear:CLAIMCLR" caption="Claim tag clear">
        </register>
        <register name="DEVID" offset="0xFC8" rw="R" size="4" access-size="4" caption="TPIU_DEVID">
          <bitfield name="NrTraceInput" caption="" mask="0x1"/>
          <bitfield name="AsynClkIn" caption="" mask="0x20"/>
          <bitfield name="MinBufSz" caption="" mask="0x1C0"/>
          <bitfield name="PTINVALID" caption="" mask="0x200"/>
          <bitfield name="MANCVALID" caption="" mask="0x400"/>
          <bitfield name="NRZVALID" caption="" mask="0x800"/>
        </register>
        <register name="DEVTYPE" offset="0xFCC" rw="R" size="4" access-size="4" caption="TPIU_DEVTYPE">
          <bitfield name="SubType" caption="" mask="0xF"/>
          <bitfield name="MajorType" caption="" mask="0xF0"/>
        </register>
      </register-group>
    </module>
    <module name="ZIGBEE" version="1.0.0" caption="ZIGBEE Radio Registers">
      <register-group name="ZIGBEE" caption="Zero Radio Registers"/>
    </module>
  </modules>
  <pinouts>
    <pinout name="LGA39" caption="LGA39">
      <pin position="1" pad="GND"/>
      <pin position="2" pad="GND"/>
      <pin position="3" pad="NMCLR"/>
      <pin position="4" pad="PB0"/>
      <pin position="5" pad="PB3"/>
      <pin position="6" pad="PB5"/>
      <pin position="7" pad="AVDD"/>
      <pin position="8" pad="GND"/>
      <pin position="9" pad="PA11"/>
      <pin position="10" pad="PA12"/>
      <pin position="11" pad="GND"/>
      <pin position="12" pad="PB6"/>
      <pin position="13" pad="PB7"/>
      <pin position="14" pad="PB8"/>
      <pin position="15" pad="PB9"/>
      <pin position="16" pad="PA4"/>
      <pin position="17" pad="PB10"/>
      <pin position="18" pad="PB11"/>
      <pin position="19" pad="GND"/>
      <pin position="20" pad="PA0"/>
      <pin position="21" pad="PA1"/>
      <pin position="22" pad="PB12"/>
      <pin position="23" pad="PB13"/>
      <pin position="24" pad="PA5"/>
      <pin position="25" pad="PA6"/>
      <pin position="26" pad="GND"/>
      <pin position="27" pad="VDD"/>
      <pin position="28" pad="VDD"/>
      <pin position="29" pad="PA8"/>
      <pin position="30" pad="PA9"/>
      <pin position="31" pad="PA7"/>
      <pin position="32" pad="PA10"/>
      <pin position="33" pad="PA13"/>
      <pin position="34" pad="PA14"/>
      <pin position="35" pad="PA2"/>
      <pin position="36" pad="PA3"/>
      <pin position="37" pad="PB2"/>
      <pin position="38" pad="PB1"/>
      <pin position="39" pad="PB4"/>
    </pinout>
  </pinouts>
</avr-tools-device-file>
