c461c677a8cb ("clk: tegra: Fix Tegra PWM parent clock")
f4eccc7fea20 ("clk: tegra30: Add hda clock default rates to clock driver")
41a1f096e94c ("clk: tegra20/30: Explicitly set parent clock for Video Decoder")
