Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Jan 20 23:50:29 2020
| Host         : home-debian-1 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.609        0.000                      0                  101        0.190        0.000                      0                  101        3.000        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
CLK_5MHz/inst/sys_clk_in  {0.000 5.000}        10.000          100.000         
  clk_5MHz_clk_wiz_0      {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0      {0.000 25.000}       50.000          20.000          
sys_clk_pin               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_5MHz/inst/sys_clk_in                                                                                                                                                    3.000        0.000                       0                     1  
  clk_5MHz_clk_wiz_0          193.288        0.000                      0                   33        0.277        0.000                      0                   33       13.360        0.000                       0                    19  
  clkfbout_clk_wiz_0                                                                                                                                                       48.751        0.000                       0                     2  
sys_clk_pin                     6.305        0.000                      0                   68        0.190        0.000                      0                   68        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_5MHz_clk_wiz_0        1.609        0.000                      0                   17        0.295        0.000                      0                   17  
clk_5MHz_clk_wiz_0  sys_clk_pin               3.595        0.000                      0                   33        0.487        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_5MHz/inst/sys_clk_in
  To Clock:  CLK_5MHz/inst/sys_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_5MHz/inst/sys_clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_5MHz/inst/sys_clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.288ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 1.084ns (18.232%)  route 4.862ns (81.768%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 204.637 - 200.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.534     4.957    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     5.413 r  counter_reg[12]/Q
                         net (fo=5, routed)           1.399     6.812    counter[12]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.936 r  counter[15]_i_20/O
                         net (fo=1, routed)           0.000     6.936    counter[15]_i_20_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.316 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764     9.081    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.205 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.698    10.902    counter[15]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.422   204.637    ck_io_OBUF[1]
    SLICE_X28Y76         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.300   204.937    
                         clock uncertainty           -0.318   204.619    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429   204.190    counter_reg[13]
  -------------------------------------------------------------------
                         required time                        204.190    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                193.288    

Slack (MET) :             193.288ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 1.084ns (18.232%)  route 4.862ns (81.768%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 204.637 - 200.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.534     4.957    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     5.413 r  counter_reg[12]/Q
                         net (fo=5, routed)           1.399     6.812    counter[12]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.936 r  counter[15]_i_20/O
                         net (fo=1, routed)           0.000     6.936    counter[15]_i_20_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.316 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764     9.081    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.205 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.698    10.902    counter[15]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.422   204.637    ck_io_OBUF[1]
    SLICE_X28Y76         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.300   204.937    
                         clock uncertainty           -0.318   204.619    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429   204.190    counter_reg[14]
  -------------------------------------------------------------------
                         required time                        204.190    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                193.288    

Slack (MET) :             193.288ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 1.084ns (18.232%)  route 4.862ns (81.768%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 204.637 - 200.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.534     4.957    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     5.413 r  counter_reg[12]/Q
                         net (fo=5, routed)           1.399     6.812    counter[12]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.936 r  counter[15]_i_20/O
                         net (fo=1, routed)           0.000     6.936    counter[15]_i_20_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.316 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764     9.081    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.205 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.698    10.902    counter[15]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.422   204.637    ck_io_OBUF[1]
    SLICE_X28Y76         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.300   204.937    
                         clock uncertainty           -0.318   204.619    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429   204.190    counter_reg[15]
  -------------------------------------------------------------------
                         required time                        204.190    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                193.288    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 1.084ns (18.620%)  route 4.738ns (81.380%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 204.635 - 200.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.534     4.957    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     5.413 r  counter_reg[12]/Q
                         net (fo=5, routed)           1.399     6.812    counter[12]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.936 r  counter[15]_i_20/O
                         net (fo=1, routed)           0.000     6.936    counter[15]_i_20_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.316 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764     9.081    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.205 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.574    10.778    counter[15]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.420   204.635    ck_io_OBUF[1]
    SLICE_X28Y74         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.286   204.921    
                         clock uncertainty           -0.318   204.603    
    SLICE_X28Y74         FDRE (Setup_fdre_C_R)       -0.429   204.174    counter_reg[5]
  -------------------------------------------------------------------
                         required time                        204.174    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 1.084ns (18.620%)  route 4.738ns (81.380%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 204.635 - 200.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.534     4.957    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     5.413 r  counter_reg[12]/Q
                         net (fo=5, routed)           1.399     6.812    counter[12]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.936 r  counter[15]_i_20/O
                         net (fo=1, routed)           0.000     6.936    counter[15]_i_20_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.316 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764     9.081    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.205 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.574    10.778    counter[15]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.420   204.635    ck_io_OBUF[1]
    SLICE_X28Y74         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.286   204.921    
                         clock uncertainty           -0.318   204.603    
    SLICE_X28Y74         FDRE (Setup_fdre_C_R)       -0.429   204.174    counter_reg[6]
  -------------------------------------------------------------------
                         required time                        204.174    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 1.084ns (18.620%)  route 4.738ns (81.380%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 204.635 - 200.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.534     4.957    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     5.413 r  counter_reg[12]/Q
                         net (fo=5, routed)           1.399     6.812    counter[12]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.936 r  counter[15]_i_20/O
                         net (fo=1, routed)           0.000     6.936    counter[15]_i_20_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.316 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764     9.081    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.205 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.574    10.778    counter[15]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.420   204.635    ck_io_OBUF[1]
    SLICE_X28Y74         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.286   204.921    
                         clock uncertainty           -0.318   204.603    
    SLICE_X28Y74         FDRE (Setup_fdre_C_R)       -0.429   204.174    counter_reg[7]
  -------------------------------------------------------------------
                         required time                        204.174    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 1.084ns (18.620%)  route 4.738ns (81.380%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 204.635 - 200.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.534     4.957    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     5.413 r  counter_reg[12]/Q
                         net (fo=5, routed)           1.399     6.812    counter[12]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.936 r  counter[15]_i_20/O
                         net (fo=1, routed)           0.000     6.936    counter[15]_i_20_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.316 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764     9.081    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.205 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.574    10.778    counter[15]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.420   204.635    ck_io_OBUF[1]
    SLICE_X28Y74         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.286   204.921    
                         clock uncertainty           -0.318   204.603    
    SLICE_X28Y74         FDRE (Setup_fdre_C_R)       -0.429   204.174    counter_reg[8]
  -------------------------------------------------------------------
                         required time                        204.174    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.606ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 1.084ns (19.196%)  route 4.563ns (80.804%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 204.635 - 200.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.534     4.957    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     5.413 r  counter_reg[12]/Q
                         net (fo=5, routed)           1.399     6.812    counter[12]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.936 r  counter[15]_i_20/O
                         net (fo=1, routed)           0.000     6.936    counter[15]_i_20_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.316 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764     9.081    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.205 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.399    10.604    counter[15]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.420   204.635    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.322   204.957    
                         clock uncertainty           -0.318   204.639    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429   204.210    counter_reg[10]
  -------------------------------------------------------------------
                         required time                        204.210    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                193.606    

Slack (MET) :             193.606ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 1.084ns (19.196%)  route 4.563ns (80.804%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 204.635 - 200.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.534     4.957    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     5.413 r  counter_reg[12]/Q
                         net (fo=5, routed)           1.399     6.812    counter[12]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.936 r  counter[15]_i_20/O
                         net (fo=1, routed)           0.000     6.936    counter[15]_i_20_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.316 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764     9.081    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.205 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.399    10.604    counter[15]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.420   204.635    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.322   204.957    
                         clock uncertainty           -0.318   204.639    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429   204.210    counter_reg[11]
  -------------------------------------------------------------------
                         required time                        204.210    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                193.606    

Slack (MET) :             193.606ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 1.084ns (19.196%)  route 4.563ns (80.804%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 204.635 - 200.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.534     4.957    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     5.413 r  counter_reg[12]/Q
                         net (fo=5, routed)           1.399     6.812    counter[12]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.936 r  counter[15]_i_20/O
                         net (fo=1, routed)           0.000     6.936    counter[15]_i_20_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.316 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764     9.081    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.205 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.399    10.604    counter[15]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.420   204.635    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.322   204.957    
                         clock uncertainty           -0.318   204.639    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429   204.210    counter_reg[12]
  -------------------------------------------------------------------
                         required time                        204.210    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                193.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            outputHigh_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  outputHigh_reg/Q
                         net (fo=6, routed)           0.182     1.984    ck_io_OBUF[2]
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.029 r  outputHigh_i_1/O
                         net (fo=1, routed)           0.000     2.029    outputHigh_i_1_n_0
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.816     2.246    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
                         clock pessimism             -0.585     1.661    
    SLICE_X29Y73         FDRE (Hold_fdre_C_D)         0.091     1.752    outputHigh_reg
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X28Y73         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  counter_reg[3]/Q
                         net (fo=5, routed)           0.134     1.936    counter[3]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.047 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.047    counter_reg[4]_i_1_n_5
    SLICE_X28Y73         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.816     2.246    ck_io_OBUF[1]
    SLICE_X28Y73         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.585     1.661    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.105     1.766    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X30Y73         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.825 f  counter_reg[0]/Q
                         net (fo=6, routed)           0.200     2.025    counter[0]
    SLICE_X30Y73         LUT1 (Prop_lut1_I0_O)        0.045     2.070 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.070    counter[0]_i_1_n_0
    SLICE_X30Y73         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.814     2.245    ck_io_OBUF[1]
    SLICE_X30Y73         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.584     1.661    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.120     1.781    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.548     1.660    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  counter_reg[11]/Q
                         net (fo=5, routed)           0.145     1.946    counter[11]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.057 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.057    counter_reg[12]_i_1_n_5
    SLICE_X28Y75         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.815     2.245    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.585     1.660    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105     1.765    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.548     1.660    ck_io_OBUF[1]
    SLICE_X28Y74         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  counter_reg[7]/Q
                         net (fo=5, routed)           0.145     1.946    counter[7]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.057 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.057    counter_reg[8]_i_1_n_5
    SLICE_X28Y74         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.815     2.245    ck_io_OBUF[1]
    SLICE_X28Y74         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.585     1.660    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.105     1.765    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X28Y76         FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  counter_reg[15]/Q
                         net (fo=5, routed)           0.146     1.948    counter[15]
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.059 r  counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.059    counter_reg[15]_i_2_n_5
    SLICE_X28Y76         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.816     2.246    ck_io_OBUF[1]
    SLICE_X28Y76         FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.585     1.661    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.105     1.766    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X28Y73         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  counter_reg[3]/Q
                         net (fo=5, routed)           0.134     1.936    counter[3]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.080 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.080    counter_reg[4]_i_1_n_4
    SLICE_X28Y73         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.816     2.246    ck_io_OBUF[1]
    SLICE_X28Y73         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.585     1.661    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.105     1.766    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.268%)  route 0.145ns (33.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.548     1.660    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  counter_reg[11]/Q
                         net (fo=5, routed)           0.145     1.946    counter[11]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.090 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.090    counter_reg[12]_i_1_n_4
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.815     2.245    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.585     1.660    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105     1.765    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.268%)  route 0.145ns (33.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.548     1.660    ck_io_OBUF[1]
    SLICE_X28Y74         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  counter_reg[7]/Q
                         net (fo=5, routed)           0.145     1.946    counter[7]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.090 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.090    counter_reg[8]_i_1_n_4
    SLICE_X28Y74         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.815     2.245    ck_io_OBUF[1]
    SLICE_X28Y74         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.585     1.660    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.105     1.765    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.311ns (66.353%)  route 0.158ns (33.647%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X30Y73         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.825 r  counter_reg[0]/Q
                         net (fo=6, routed)           0.158     1.983    counter[0]
    SLICE_X28Y73         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.130 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.130    counter_reg[4]_i_1_n_7
    SLICE_X28Y73         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.816     2.246    ck_io_OBUF[1]
    SLICE_X28Y73         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.552     1.694    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.105     1.799    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    CLK_5MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y73     counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y75     counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y75     counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y75     counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y76     counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y76     counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y76     counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y73     counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y75     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y75     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y75     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y74     counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y74     counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y74     counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y74     counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y75     counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y73     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y73     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y75     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y75     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y75     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y74     counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y74     counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y74     counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y74     counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y75     counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y73     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y76     counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.328ns (38.691%)  route 2.104ns (61.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           0.526     6.814    ready
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.938 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.578     8.516    highDuration[15]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.417    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[10]/C
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.821    highDuration_reg[10]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.328ns (38.691%)  route 2.104ns (61.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           0.526     6.814    ready
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.938 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.578     8.516    highDuration[15]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.417    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[11]/C
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.821    highDuration_reg[11]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.328ns (38.691%)  route 2.104ns (61.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           0.526     6.814    ready
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.938 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.578     8.516    highDuration[15]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.417    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[13]/C
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.821    highDuration_reg[13]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.328ns (38.691%)  route 2.104ns (61.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           0.526     6.814    ready
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.938 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.578     8.516    highDuration[15]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.417    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[14]/C
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.821    highDuration_reg[14]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 1.328ns (40.430%)  route 1.957ns (59.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           0.526     6.814    ready
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.938 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.430     8.368    highDuration[15]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[4]/C
                         clock pessimism              0.259    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X30Y74         FDRE (Setup_fdre_C_CE)      -0.169    14.841    highDuration_reg[4]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 1.328ns (40.430%)  route 1.957ns (59.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           0.526     6.814    ready
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.938 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.430     8.368    highDuration[15]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[5]/C
                         clock pessimism              0.259    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X30Y74         FDRE (Setup_fdre_C_CE)      -0.169    14.841    highDuration_reg[5]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 1.328ns (40.430%)  route 1.957ns (59.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           0.526     6.814    ready
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.938 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.430     8.368    highDuration[15]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[6]/C
                         clock pessimism              0.259    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X30Y74         FDRE (Setup_fdre_C_CE)      -0.169    14.841    highDuration_reg[6]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 1.328ns (40.430%)  route 1.957ns (59.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           0.526     6.814    ready
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.938 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.430     8.368    highDuration[15]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[7]/C
                         clock pessimism              0.259    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X30Y74         FDRE (Setup_fdre_C_CE)      -0.169    14.841    highDuration_reg[7]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 1.328ns (42.570%)  route 1.792ns (57.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           0.526     6.814    ready
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.938 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.265     8.203    highDuration[15]_i_1_n_0
    SLICE_X29Y74         FDRE                                         r  highDuration_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.417    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y74         FDRE                                         r  highDuration_reg[0]/C
                         clock pessimism              0.259    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.807    highDuration_reg[0]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 1.328ns (42.570%)  route 1.792ns (57.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           0.526     6.814    ready
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.938 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.265     8.203    highDuration[15]_i_1_n_0
    SLICE_X29Y74         FDRE                                         r  highDuration_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.417    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y74         FDRE                                         r  highDuration_reg[1]/C
                         clock pessimism              0.259    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.807    highDuration_reg[1]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 _ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Address_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.547     1.460    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  _ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.128     1.588 r  _ready_reg/Q
                         net (fo=1, routed)           0.054     1.643    _ready
    SLICE_X29Y76         LUT4 (Prop_lut4_I1_O)        0.099     1.742 r  Address_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.742    Address_in[0]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  Address_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.814     1.972    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  Address_in_reg[0]/C
                         clock pessimism             -0.511     1.460    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.091     1.551    Address_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 Address_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc/inst/DADDR[0]
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.253%)  route 0.105ns (42.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.547     1.460    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  Address_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  Address_in_reg[0]/Q
                         net (fo=2, routed)           0.105     1.707    xadc/daddr_in[0]
    XADC_X0Y0            XADC                                         r  xadc/inst/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.813     1.971    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
                         clock pessimism             -0.498     1.472    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[0])
                                                     -0.072     1.400    xadc/inst
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lowDuration_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.222%)  route 0.184ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     1.715 r  xadc/inst/DO[14]
                         net (fo=2, routed)           0.184     1.899    data[14]
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.811     1.970    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[14]/C
                         clock pessimism             -0.478     1.491    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.075     1.566    lowDuration_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.563%)  route 0.167ns (39.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     1.715 r  xadc/inst/DO[14]
                         net (fo=2, routed)           0.167     1.882    data[14]
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.813     1.971    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[14]/C
                         clock pessimism             -0.498     1.472    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.072     1.544    highDuration_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.518%)  route 0.167ns (39.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256     1.715 r  xadc/inst/DO[13]
                         net (fo=2, routed)           0.167     1.882    data[13]
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.813     1.971    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[13]/C
                         clock pessimism             -0.498     1.472    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.070     1.542    highDuration_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.496%)  route 0.197ns (43.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[3])
                                                      0.256     1.715 r  xadc/inst/DO[3]
                         net (fo=2, routed)           0.197     1.913    data[3]
    SLICE_X29Y74         FDRE                                         r  highDuration_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.813     1.971    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y74         FDRE                                         r  highDuration_reg[3]/C
                         clock pessimism             -0.478     1.492    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.072     1.564    highDuration_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.629%)  route 0.196ns (43.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      0.256     1.715 r  xadc/inst/DO[0]
                         net (fo=2, routed)           0.196     1.912    data[0]
    SLICE_X29Y74         FDRE                                         r  highDuration_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.813     1.971    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y74         FDRE                                         r  highDuration_reg[0]/C
                         clock pessimism             -0.478     1.492    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.070     1.562    highDuration_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.504%)  route 0.197ns (43.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      0.256     1.715 r  xadc/inst/DO[2]
                         net (fo=2, routed)           0.197     1.913    data[2]
    SLICE_X29Y74         FDRE                                         r  highDuration_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.813     1.971    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y74         FDRE                                         r  highDuration_reg[2]/C
                         clock pessimism             -0.478     1.492    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.070     1.562    highDuration_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.629%)  route 0.196ns (43.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      0.256     1.715 r  xadc/inst/DO[1]
                         net (fo=2, routed)           0.196     1.912    data[1]
    SLICE_X29Y74         FDRE                                         r  highDuration_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.813     1.971    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y74         FDRE                                         r  highDuration_reg[1]/C
                         clock pessimism             -0.478     1.492    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.066     1.558    highDuration_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lowDuration_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.256ns (54.365%)  route 0.215ns (45.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256     1.715 r  xadc/inst/DO[8]
                         net (fo=2, routed)           0.215     1.930    data[8]
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.811     1.970    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[8]/C
                         clock pessimism             -0.478     1.491    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.076     1.567    lowDuration_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       xadc/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y76    Address_in_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y76    _ready_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y74    highDuration_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y75    highDuration_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y75    highDuration_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y75    highDuration_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y75    highDuration_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y75    highDuration_reg[14]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y76    Address_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y76    _ready_reg/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y74    highDuration_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75    highDuration_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75    highDuration_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y75    highDuration_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75    highDuration_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75    highDuration_reg[14]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y75    highDuration_reg[15]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y74    highDuration_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y76    Address_in_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y76    _ready_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y74    highDuration_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75    highDuration_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75    highDuration_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75    highDuration_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75    highDuration_reg[14]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y74    highDuration_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y74    highDuration_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y74    highDuration_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 lowDuration_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        6.853ns  (logic 1.237ns (18.051%)  route 5.616ns (81.949%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 204.637 - 200.000 ) 
    Source Clock Delay      (SCD):    5.082ns = ( 195.082 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   191.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   193.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.531   195.082    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456   195.538 r  lowDuration_reg[11]/Q
                         net (fo=2, routed)           2.154   197.692    lowDuration[11]
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124   197.816 r  counter[15]_i_21/O
                         net (fo=1, routed)           0.000   197.816    counter[15]_i_21_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   198.349 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764   200.113    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124   200.237 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.698   201.935    counter[15]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.422   204.637    ck_io_OBUF[1]
    SLICE_X28Y76         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.000   204.637    
                         clock uncertainty           -0.665   203.973    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429   203.544    counter_reg[13]
  -------------------------------------------------------------------
                         required time                        203.544    
                         arrival time                        -201.935    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 lowDuration_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        6.853ns  (logic 1.237ns (18.051%)  route 5.616ns (81.949%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 204.637 - 200.000 ) 
    Source Clock Delay      (SCD):    5.082ns = ( 195.082 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   191.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   193.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.531   195.082    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456   195.538 r  lowDuration_reg[11]/Q
                         net (fo=2, routed)           2.154   197.692    lowDuration[11]
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124   197.816 r  counter[15]_i_21/O
                         net (fo=1, routed)           0.000   197.816    counter[15]_i_21_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   198.349 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764   200.113    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124   200.237 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.698   201.935    counter[15]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.422   204.637    ck_io_OBUF[1]
    SLICE_X28Y76         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.000   204.637    
                         clock uncertainty           -0.665   203.973    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429   203.544    counter_reg[14]
  -------------------------------------------------------------------
                         required time                        203.544    
                         arrival time                        -201.935    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 lowDuration_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        6.853ns  (logic 1.237ns (18.051%)  route 5.616ns (81.949%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 204.637 - 200.000 ) 
    Source Clock Delay      (SCD):    5.082ns = ( 195.082 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   191.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   193.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.531   195.082    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456   195.538 r  lowDuration_reg[11]/Q
                         net (fo=2, routed)           2.154   197.692    lowDuration[11]
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124   197.816 r  counter[15]_i_21/O
                         net (fo=1, routed)           0.000   197.816    counter[15]_i_21_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   198.349 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764   200.113    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124   200.237 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.698   201.935    counter[15]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.422   204.637    ck_io_OBUF[1]
    SLICE_X28Y76         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.000   204.637    
                         clock uncertainty           -0.665   203.973    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429   203.544    counter_reg[15]
  -------------------------------------------------------------------
                         required time                        203.544    
                         arrival time                        -201.935    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 lowDuration_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        6.729ns  (logic 1.237ns (18.384%)  route 5.492ns (81.616%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 204.635 - 200.000 ) 
    Source Clock Delay      (SCD):    5.082ns = ( 195.082 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   191.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   193.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.531   195.082    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456   195.538 r  lowDuration_reg[11]/Q
                         net (fo=2, routed)           2.154   197.692    lowDuration[11]
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124   197.816 r  counter[15]_i_21/O
                         net (fo=1, routed)           0.000   197.816    counter[15]_i_21_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   198.349 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764   200.113    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124   200.237 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.574   201.811    counter[15]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.420   204.635    ck_io_OBUF[1]
    SLICE_X28Y74         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.000   204.635    
                         clock uncertainty           -0.665   203.971    
    SLICE_X28Y74         FDRE (Setup_fdre_C_R)       -0.429   203.542    counter_reg[5]
  -------------------------------------------------------------------
                         required time                        203.542    
                         arrival time                        -201.811    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 lowDuration_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        6.729ns  (logic 1.237ns (18.384%)  route 5.492ns (81.616%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 204.635 - 200.000 ) 
    Source Clock Delay      (SCD):    5.082ns = ( 195.082 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   191.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   193.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.531   195.082    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456   195.538 r  lowDuration_reg[11]/Q
                         net (fo=2, routed)           2.154   197.692    lowDuration[11]
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124   197.816 r  counter[15]_i_21/O
                         net (fo=1, routed)           0.000   197.816    counter[15]_i_21_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   198.349 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764   200.113    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124   200.237 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.574   201.811    counter[15]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.420   204.635    ck_io_OBUF[1]
    SLICE_X28Y74         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.000   204.635    
                         clock uncertainty           -0.665   203.971    
    SLICE_X28Y74         FDRE (Setup_fdre_C_R)       -0.429   203.542    counter_reg[6]
  -------------------------------------------------------------------
                         required time                        203.542    
                         arrival time                        -201.811    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 lowDuration_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        6.729ns  (logic 1.237ns (18.384%)  route 5.492ns (81.616%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 204.635 - 200.000 ) 
    Source Clock Delay      (SCD):    5.082ns = ( 195.082 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   191.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   193.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.531   195.082    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456   195.538 r  lowDuration_reg[11]/Q
                         net (fo=2, routed)           2.154   197.692    lowDuration[11]
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124   197.816 r  counter[15]_i_21/O
                         net (fo=1, routed)           0.000   197.816    counter[15]_i_21_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   198.349 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764   200.113    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124   200.237 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.574   201.811    counter[15]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.420   204.635    ck_io_OBUF[1]
    SLICE_X28Y74         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.000   204.635    
                         clock uncertainty           -0.665   203.971    
    SLICE_X28Y74         FDRE (Setup_fdre_C_R)       -0.429   203.542    counter_reg[7]
  -------------------------------------------------------------------
                         required time                        203.542    
                         arrival time                        -201.811    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 lowDuration_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        6.729ns  (logic 1.237ns (18.384%)  route 5.492ns (81.616%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 204.635 - 200.000 ) 
    Source Clock Delay      (SCD):    5.082ns = ( 195.082 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   191.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   193.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.531   195.082    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456   195.538 r  lowDuration_reg[11]/Q
                         net (fo=2, routed)           2.154   197.692    lowDuration[11]
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124   197.816 r  counter[15]_i_21/O
                         net (fo=1, routed)           0.000   197.816    counter[15]_i_21_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   198.349 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764   200.113    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124   200.237 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.574   201.811    counter[15]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.420   204.635    ck_io_OBUF[1]
    SLICE_X28Y74         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.000   204.635    
                         clock uncertainty           -0.665   203.971    
    SLICE_X28Y74         FDRE (Setup_fdre_C_R)       -0.429   203.542    counter_reg[8]
  -------------------------------------------------------------------
                         required time                        203.542    
                         arrival time                        -201.811    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 lowDuration_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        6.554ns  (logic 1.237ns (18.873%)  route 5.317ns (81.127%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 204.635 - 200.000 ) 
    Source Clock Delay      (SCD):    5.082ns = ( 195.082 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   191.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   193.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.531   195.082    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456   195.538 r  lowDuration_reg[11]/Q
                         net (fo=2, routed)           2.154   197.692    lowDuration[11]
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124   197.816 r  counter[15]_i_21/O
                         net (fo=1, routed)           0.000   197.816    counter[15]_i_21_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   198.349 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764   200.113    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124   200.237 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.399   201.637    counter[15]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.420   204.635    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.000   204.635    
                         clock uncertainty           -0.665   203.971    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429   203.542    counter_reg[10]
  -------------------------------------------------------------------
                         required time                        203.542    
                         arrival time                        -201.637    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 lowDuration_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        6.554ns  (logic 1.237ns (18.873%)  route 5.317ns (81.127%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 204.635 - 200.000 ) 
    Source Clock Delay      (SCD):    5.082ns = ( 195.082 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   191.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   193.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.531   195.082    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456   195.538 r  lowDuration_reg[11]/Q
                         net (fo=2, routed)           2.154   197.692    lowDuration[11]
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124   197.816 r  counter[15]_i_21/O
                         net (fo=1, routed)           0.000   197.816    counter[15]_i_21_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   198.349 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764   200.113    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124   200.237 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.399   201.637    counter[15]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.420   204.635    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.000   204.635    
                         clock uncertainty           -0.665   203.971    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429   203.542    counter_reg[11]
  -------------------------------------------------------------------
                         required time                        203.542    
                         arrival time                        -201.637    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 lowDuration_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        6.554ns  (logic 1.237ns (18.873%)  route 5.317ns (81.127%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 204.635 - 200.000 ) 
    Source Clock Delay      (SCD):    5.082ns = ( 195.082 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   191.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   193.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.531   195.082    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456   195.538 r  lowDuration_reg[11]/Q
                         net (fo=2, routed)           2.154   197.692    lowDuration[11]
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124   197.816 r  counter[15]_i_21/O
                         net (fo=1, routed)           0.000   197.816    counter[15]_i_21_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   198.349 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.764   200.113    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124   200.237 r  counter[15]_i_1/O
                         net (fo=16, routed)          1.399   201.637    counter[15]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.460   201.460    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   201.543 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   203.124    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.215 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.420   204.635    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.000   204.635    
                         clock uncertainty           -0.665   203.971    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429   203.542    counter_reg[12]
  -------------------------------------------------------------------
                         required time                        203.542    
                         arrival time                        -201.637    
  -------------------------------------------------------------------
                         slack                                  1.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 highDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outputHigh_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.331ns (18.024%)  route 1.505ns (81.976%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  highDuration_reg[13]/Q
                         net (fo=2, routed)           0.696     2.297    highDuration[13]
    SLICE_X29Y75         LUT4 (Prop_lut4_I2_O)        0.051     2.348 r  counter[15]_i_7/O
                         net (fo=1, routed)           0.000     2.348    counter[15]_i_7_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.442 f  counter_reg[15]_i_3/CO[3]
                         net (fo=2, routed)           0.809     3.251    counter_reg[15]_i_3_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I1_O)        0.045     3.296 r  outputHigh_i_1/O
                         net (fo=1, routed)           0.000     3.296    outputHigh_i_1_n_0
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.816     2.246    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.665     2.910    
    SLICE_X29Y73         FDRE (Hold_fdre_C_D)         0.091     3.001    outputHigh_reg
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 lowDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.319ns (15.615%)  route 1.724ns (84.385%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  lowDuration_reg[13]/Q
                         net (fo=2, routed)           0.550     2.150    lowDuration[13]
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.049     2.199 r  counter[15]_i_16/O
                         net (fo=1, routed)           0.000     2.199    counter[15]_i_16_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.283 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.684     2.967    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.045     3.012 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.490     3.502    counter[15]_i_1_n_0
    SLICE_X30Y73         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.814     2.245    ck_io_OBUF[1]
    SLICE_X30Y73         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.000     2.245    
                         clock uncertainty            0.665     2.909    
    SLICE_X30Y73         FDRE (Hold_fdre_C_R)         0.009     2.918    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 lowDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.319ns (15.226%)  route 1.776ns (84.774%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  lowDuration_reg[13]/Q
                         net (fo=2, routed)           0.550     2.150    lowDuration[13]
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.049     2.199 r  counter[15]_i_16/O
                         net (fo=1, routed)           0.000     2.199    counter[15]_i_16_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.283 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.684     2.967    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.045     3.012 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.542     3.555    counter[15]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.816     2.246    ck_io_OBUF[1]
    SLICE_X28Y73         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.665     2.910    
    SLICE_X28Y73         FDRE (Hold_fdre_C_R)        -0.018     2.892    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 lowDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.319ns (15.226%)  route 1.776ns (84.774%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  lowDuration_reg[13]/Q
                         net (fo=2, routed)           0.550     2.150    lowDuration[13]
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.049     2.199 r  counter[15]_i_16/O
                         net (fo=1, routed)           0.000     2.199    counter[15]_i_16_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.283 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.684     2.967    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.045     3.012 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.542     3.555    counter[15]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.816     2.246    ck_io_OBUF[1]
    SLICE_X28Y73         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.665     2.910    
    SLICE_X28Y73         FDRE (Hold_fdre_C_R)        -0.018     2.892    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 lowDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.319ns (15.226%)  route 1.776ns (84.774%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  lowDuration_reg[13]/Q
                         net (fo=2, routed)           0.550     2.150    lowDuration[13]
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.049     2.199 r  counter[15]_i_16/O
                         net (fo=1, routed)           0.000     2.199    counter[15]_i_16_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.283 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.684     2.967    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.045     3.012 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.542     3.555    counter[15]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.816     2.246    ck_io_OBUF[1]
    SLICE_X28Y73         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.665     2.910    
    SLICE_X28Y73         FDRE (Hold_fdre_C_R)        -0.018     2.892    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 lowDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.319ns (15.226%)  route 1.776ns (84.774%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  lowDuration_reg[13]/Q
                         net (fo=2, routed)           0.550     2.150    lowDuration[13]
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.049     2.199 r  counter[15]_i_16/O
                         net (fo=1, routed)           0.000     2.199    counter[15]_i_16_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.283 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.684     2.967    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.045     3.012 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.542     3.555    counter[15]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.816     2.246    ck_io_OBUF[1]
    SLICE_X28Y73         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.665     2.910    
    SLICE_X28Y73         FDRE (Hold_fdre_C_R)        -0.018     2.892    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 lowDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.319ns (14.605%)  route 1.865ns (85.395%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  lowDuration_reg[13]/Q
                         net (fo=2, routed)           0.550     2.150    lowDuration[13]
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.049     2.199 r  counter[15]_i_16/O
                         net (fo=1, routed)           0.000     2.199    counter[15]_i_16_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.283 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.684     2.967    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.045     3.012 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.631     3.644    counter[15]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.815     2.245    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.000     2.245    
                         clock uncertainty            0.665     2.909    
    SLICE_X28Y75         FDRE (Hold_fdre_C_R)        -0.018     2.891    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           3.644    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 lowDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.319ns (14.605%)  route 1.865ns (85.395%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  lowDuration_reg[13]/Q
                         net (fo=2, routed)           0.550     2.150    lowDuration[13]
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.049     2.199 r  counter[15]_i_16/O
                         net (fo=1, routed)           0.000     2.199    counter[15]_i_16_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.283 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.684     2.967    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.045     3.012 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.631     3.644    counter[15]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.815     2.245    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.000     2.245    
                         clock uncertainty            0.665     2.909    
    SLICE_X28Y75         FDRE (Hold_fdre_C_R)        -0.018     2.891    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           3.644    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 lowDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.319ns (14.605%)  route 1.865ns (85.395%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  lowDuration_reg[13]/Q
                         net (fo=2, routed)           0.550     2.150    lowDuration[13]
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.049     2.199 r  counter[15]_i_16/O
                         net (fo=1, routed)           0.000     2.199    counter[15]_i_16_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.283 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.684     2.967    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.045     3.012 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.631     3.644    counter[15]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.815     2.245    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.000     2.245    
                         clock uncertainty            0.665     2.909    
    SLICE_X28Y75         FDRE (Hold_fdre_C_R)        -0.018     2.891    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           3.644    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 lowDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.319ns (14.605%)  route 1.865ns (85.395%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.546     1.459    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  lowDuration_reg[13]/Q
                         net (fo=2, routed)           0.550     2.150    lowDuration[13]
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.049     2.199 r  counter[15]_i_16/O
                         net (fo=1, routed)           0.000     2.199    counter[15]_i_16_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.283 r  counter_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.684     2.967    counter_reg[15]_i_4_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.045     3.012 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.631     3.644    counter[15]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.819     0.819    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.815     2.245    ck_io_OBUF[1]
    SLICE_X28Y75         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.000     2.245    
                         clock uncertainty            0.665     2.909    
    SLICE_X28Y75         FDRE (Hold_fdre_C_R)        -0.018     2.891    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           3.644    
  -------------------------------------------------------------------
                         slack                                  0.752    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            highDuration_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.580ns (10.812%)  route 4.785ns (89.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.536     4.959    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.415 r  outputHigh_reg/Q
                         net (fo=6, routed)           3.206     8.621    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.745 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.578    10.323    highDuration[15]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.417    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[10]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.665    14.123    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205    13.918    highDuration_reg[10]
  -------------------------------------------------------------------
                         required time                         13.918    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            highDuration_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.580ns (10.812%)  route 4.785ns (89.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.536     4.959    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.415 r  outputHigh_reg/Q
                         net (fo=6, routed)           3.206     8.621    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.745 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.578    10.323    highDuration[15]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.417    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[11]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.665    14.123    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205    13.918    highDuration_reg[11]
  -------------------------------------------------------------------
                         required time                         13.918    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            highDuration_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.580ns (10.812%)  route 4.785ns (89.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.536     4.959    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.415 r  outputHigh_reg/Q
                         net (fo=6, routed)           3.206     8.621    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.745 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.578    10.323    highDuration[15]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.417    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[13]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.665    14.123    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205    13.918    highDuration_reg[13]
  -------------------------------------------------------------------
                         required time                         13.918    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            highDuration_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.580ns (10.812%)  route 4.785ns (89.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.536     4.959    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.415 r  outputHigh_reg/Q
                         net (fo=6, routed)           3.206     8.621    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.745 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.578    10.323    highDuration[15]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.417    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  highDuration_reg[14]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.665    14.123    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205    13.918    highDuration_reg[14]
  -------------------------------------------------------------------
                         required time                         13.918    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            highDuration_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.580ns (11.118%)  route 4.637ns (88.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.536     4.959    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.415 r  outputHigh_reg/Q
                         net (fo=6, routed)           3.206     8.621    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.745 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.430    10.176    highDuration[15]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[4]/C
                         clock pessimism              0.000    14.786    
                         clock uncertainty           -0.665    14.121    
    SLICE_X30Y74         FDRE (Setup_fdre_C_CE)      -0.169    13.952    highDuration_reg[4]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            highDuration_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.580ns (11.118%)  route 4.637ns (88.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.536     4.959    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.415 r  outputHigh_reg/Q
                         net (fo=6, routed)           3.206     8.621    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.745 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.430    10.176    highDuration[15]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[5]/C
                         clock pessimism              0.000    14.786    
                         clock uncertainty           -0.665    14.121    
    SLICE_X30Y74         FDRE (Setup_fdre_C_CE)      -0.169    13.952    highDuration_reg[5]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            highDuration_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.580ns (11.118%)  route 4.637ns (88.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.536     4.959    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.415 r  outputHigh_reg/Q
                         net (fo=6, routed)           3.206     8.621    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.745 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.430    10.176    highDuration[15]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[6]/C
                         clock pessimism              0.000    14.786    
                         clock uncertainty           -0.665    14.121    
    SLICE_X30Y74         FDRE (Setup_fdre_C_CE)      -0.169    13.952    highDuration_reg[6]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            highDuration_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.580ns (11.118%)  route 4.637ns (88.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.536     4.959    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.415 r  outputHigh_reg/Q
                         net (fo=6, routed)           3.206     8.621    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.745 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.430    10.176    highDuration[15]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  highDuration_reg[7]/C
                         clock pessimism              0.000    14.786    
                         clock uncertainty           -0.665    14.121    
    SLICE_X30Y74         FDRE (Setup_fdre_C_CE)      -0.169    13.952    highDuration_reg[7]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lowDuration_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.580ns (11.296%)  route 4.555ns (88.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.536     4.959    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.415 f  outputHigh_reg/Q
                         net (fo=6, routed)           3.407     8.822    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.946 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          1.147    10.093    lowDuration[15]_i_1_n_0
    SLICE_X31Y74         FDRE                                         r  lowDuration_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  lowDuration_reg[0]/C
                         clock pessimism              0.000    14.786    
                         clock uncertainty           -0.665    14.121    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    13.916    lowDuration_reg[0]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lowDuration_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.580ns (11.296%)  route 4.555ns (88.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577     1.577    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.536     4.959    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.415 f  outputHigh_reg/Q
                         net (fo=6, routed)           3.407     8.822    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.946 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          1.147    10.093    lowDuration[15]_i_1_n_0
    SLICE_X31Y74         FDRE                                         r  lowDuration_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  lowDuration_reg[1]/C
                         clock pessimism              0.000    14.786    
                         clock uncertainty           -0.665    14.121    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    13.916    lowDuration_reg[1]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  3.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Address_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.186ns (11.977%)  route 1.367ns (88.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.802 f  outputHigh_reg/Q
                         net (fo=6, routed)           1.367     3.169    ck_io_OBUF[2]
    SLICE_X29Y76         LUT4 (Prop_lut4_I0_O)        0.045     3.214 r  Address_in[0]_i_1/O
                         net (fo=1, routed)           0.000     3.214    Address_in[0]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  Address_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.814     1.972    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  Address_in_reg[0]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.665     2.636    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.091     2.727    Address_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.727    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            highDuration_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.186ns (9.416%)  route 1.789ns (90.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  outputHigh_reg/Q
                         net (fo=6, routed)           1.353     3.156    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.045     3.201 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          0.436     3.637    highDuration[15]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  highDuration_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.811     1.970    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  highDuration_reg[12]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.665     2.634    
    SLICE_X30Y75         FDRE (Hold_fdre_C_CE)       -0.016     2.618    highDuration_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            highDuration_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.186ns (9.416%)  route 1.789ns (90.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  outputHigh_reg/Q
                         net (fo=6, routed)           1.353     3.156    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.045     3.201 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          0.436     3.637    highDuration[15]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  highDuration_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.811     1.970    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  highDuration_reg[15]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.665     2.634    
    SLICE_X30Y75         FDRE (Hold_fdre_C_CE)       -0.016     2.618    highDuration_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            highDuration_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.186ns (9.416%)  route 1.789ns (90.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  outputHigh_reg/Q
                         net (fo=6, routed)           1.353     3.156    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.045     3.201 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          0.436     3.637    highDuration[15]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  highDuration_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.811     1.970    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  highDuration_reg[8]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.665     2.634    
    SLICE_X30Y75         FDRE (Hold_fdre_C_CE)       -0.016     2.618    highDuration_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            highDuration_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.186ns (9.416%)  route 1.789ns (90.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  outputHigh_reg/Q
                         net (fo=6, routed)           1.353     3.156    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.045     3.201 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          0.436     3.637    highDuration[15]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  highDuration_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.811     1.970    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  highDuration_reg[9]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.665     2.634    
    SLICE_X30Y75         FDRE (Hold_fdre_C_CE)       -0.016     2.618    highDuration_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lowDuration_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.186ns (9.206%)  route 1.834ns (90.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.802 f  outputHigh_reg/Q
                         net (fo=6, routed)           1.434     3.237    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.045     3.282 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          0.400     3.682    lowDuration[15]_i_1_n_0
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.811     1.970    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[10]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.665     2.634    
    SLICE_X31Y75         FDRE (Hold_fdre_C_CE)       -0.039     2.595    lowDuration_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           3.682    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lowDuration_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.186ns (9.206%)  route 1.834ns (90.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.802 f  outputHigh_reg/Q
                         net (fo=6, routed)           1.434     3.237    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.045     3.282 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          0.400     3.682    lowDuration[15]_i_1_n_0
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.811     1.970    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[11]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.665     2.634    
    SLICE_X31Y75         FDRE (Hold_fdre_C_CE)       -0.039     2.595    lowDuration_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           3.682    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lowDuration_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.186ns (9.206%)  route 1.834ns (90.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.802 f  outputHigh_reg/Q
                         net (fo=6, routed)           1.434     3.237    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.045     3.282 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          0.400     3.682    lowDuration[15]_i_1_n_0
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.811     1.970    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[12]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.665     2.634    
    SLICE_X31Y75         FDRE (Hold_fdre_C_CE)       -0.039     2.595    lowDuration_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           3.682    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lowDuration_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.186ns (9.206%)  route 1.834ns (90.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.802 f  outputHigh_reg/Q
                         net (fo=6, routed)           1.434     3.237    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.045     3.282 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          0.400     3.682    lowDuration[15]_i_1_n_0
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.811     1.970    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[13]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.665     2.634    
    SLICE_X31Y75         FDRE (Hold_fdre_C_CE)       -0.039     2.595    lowDuration_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           3.682    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 outputHigh_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lowDuration_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.186ns (9.206%)  route 1.834ns (90.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.551     0.551    CLK_5MHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_5MHz/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.549     1.661    ck_io_OBUF[1]
    SLICE_X29Y73         FDRE                                         r  outputHigh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.802 f  outputHigh_reg/Q
                         net (fo=6, routed)           1.434     3.237    ck_io_OBUF[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.045     3.282 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          0.400     3.682    lowDuration[15]_i_1_n_0
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.811     1.970    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  lowDuration_reg[14]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.665     2.634    
    SLICE_X31Y75         FDRE (Hold_fdre_C_CE)       -0.039     2.595    lowDuration_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           3.682    
  -------------------------------------------------------------------
                         slack                                  1.086    





