GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\clkdiv.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\dec16to4.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\ledact.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\orgled.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\keyenc.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\decdiv.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\keyedge.sv'
WARN  (EX3792) : Literal value 'b10 truncated to fit in 1 bits("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\keyedge.sv":18)
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\shift_seg.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\tonegen.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\drv7seg4.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\org7seg.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\mux7seg.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\matrix_key.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\organ.sv'
Compiling module 'organ'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\organ.sv":1)
Compiling module 'clkdiv'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\clkdiv.sv":1)
Compiling module 'matrix_key'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\matrix_key.sv":1)
Compiling module 'keyenc'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\keyenc.sv":1)
Compiling module 'dec16to4'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\dec16to4.sv":1)
Compiling module 'keyedge'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\keyedge.sv":1)
Compiling module 'decdiv'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\decdiv.sv":1)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 17 for port 'count'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\organ.sv":33)
Compiling module 'tonegen'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\tonegen.sv":1)
Compiling module 'ledact'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\ledact.sv":1)
Compiling module 'orgled'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\orgled.sv":1)
Compiling module 'shift_seg'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\shift_seg.sv":1)
Compiling module 'org7seg'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\org7seg.sv":1)
Compiling module 'drv7seg4'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\drv7seg4.sv":1)
Compiling module 'mux7seg'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\mux7seg.sv":1)
NOTE  (EX0101) : Current top module is "organ"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "drv7seg4" instantiated to "drv7seg4_1" is swept in optimizing("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\org7seg.sv":9)
WARN  (NL0002) : The module "org7seg" instantiated to "org7seg_2" is swept in optimizing("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\organ.sv":41)
WARN  (NL0002) : The module "drv7seg4" instantiated to "drv7seg4_1" is swept in optimizing("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\org7seg.sv":9)
WARN  (NL0002) : The module "org7seg" instantiated to "org7seg_3" is swept in optimizing("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\organ.sv":42)
WARN  (NL0002) : The module "drv7seg4" instantiated to "drv7seg4_1" is swept in optimizing("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\org7seg.sv":9)
WARN  (NL0002) : The module "org7seg" instantiated to "org7seg_4" is swept in optimizing("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\organ.sv":43)
WARN  (NL0002) : The module "drv7seg4" instantiated to "drv7seg4_1" is swept in optimizing("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\src\org7seg.sv":9)
[95%] Generate netlist file "C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\impl\gwsynthesis\onekiwi_organ.vg" completed
[100%] Generate report file "C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_organ\impl\gwsynthesis\onekiwi_organ_syn.rpt.html" completed
GowinSynthesis finish
