.Module THYA
P G C : THYA
.Signals
I P Plate
I G Gate
O C Cathode
.Logic
reg State=0;

always@*
  if(~P)
    State=0;

wire trigger;
assign trigger=P&G;
always@(posedge trigger)
    State=1;

assign C=State;
.End