 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 30 03:04:14 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_DATA_SYNC/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_reg/Q (DFFRQX2M)              0.55       0.55 f
  U0_DATA_SYNC/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.55 f
  U0_SYS_CTRL/UART_RX_Valid (SYS_CTRL)                    0.00       0.55 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.15       0.69 r
  U0_SYS_CTRL/U29/Y (NOR2X2M)                             0.09       0.78 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.78 f
  U0_ALU_16B/EN (ALU_16B)                                 0.00       0.78 f
  U0_ALU_16B/OUT_VALID_reg/D (DFFRQX2M)                   0.00       0.78 f
  data arrival time                                                  0.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/OUT_VALID_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: U0_Register_File/Memory_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[1][1]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[1][1]/Q (DFFRQX2M)          0.49       0.49 r
  U0_Register_File/REG1[1] (Register_File)                0.00       0.49 r
  U0_ALU_16B/B[1] (ALU_16B)                               0.00       0.49 r
  U0_ALU_16B/U126/Y (OAI21X2M)                            0.10       0.59 f
  U0_ALU_16B/U46/Y (AOI211X2M)                            0.14       0.73 r
  U0_ALU_16B/U44/Y (AOI31X2M)                             0.11       0.85 f
  U0_ALU_16B/ALU_OUT_reg[1]/D (DFFRQX2M)                  0.00       0.85 f
  data arrival time                                                  0.85

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: U0_Register_File/Memory_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[1][0]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[1][0]/Q (DFFRQX2M)          0.52       0.52 r
  U0_Register_File/REG1[0] (Register_File)                0.00       0.52 r
  U0_ALU_16B/B[0] (ALU_16B)                               0.00       0.52 r
  U0_ALU_16B/U122/Y (OAI21X2M)                            0.11       0.63 f
  U0_ALU_16B/U42/Y (AOI211X2M)                            0.14       0.77 r
  U0_ALU_16B/U40/Y (AOI31X2M)                             0.11       0.88 f
  U0_ALU_16B/ALU_OUT_reg[0]/D (DFFRQX2M)                  0.00       0.88 f
  data arrival time                                                  0.88

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_Register_File/Memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[1][3]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[1][3]/Q (DFFRQX2M)          0.47       0.47 r
  U0_Register_File/REG1[3] (Register_File)                0.00       0.47 r
  U0_ALU_16B/B[3] (ALU_16B)                               0.00       0.47 r
  U0_ALU_16B/U106/Y (OAI222X1M)                           0.16       0.64 f
  U0_ALU_16B/U54/Y (AOI221XLM)                            0.20       0.83 r
  U0_ALU_16B/U52/Y (AOI31X2M)                             0.12       0.95 f
  U0_ALU_16B/ALU_OUT_reg[3]/D (DFFRQX2M)                  0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U0_Register_File/Memory_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[1][2]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[1][2]/Q (DFFRQX2M)          0.47       0.47 r
  U0_Register_File/REG1[2] (Register_File)                0.00       0.47 r
  U0_ALU_16B/B[2] (ALU_16B)                               0.00       0.47 r
  U0_ALU_16B/U103/Y (OAI222X1M)                           0.16       0.64 f
  U0_ALU_16B/U50/Y (AOI221XLM)                            0.20       0.83 r
  U0_ALU_16B/U48/Y (AOI31X2M)                             0.12       0.95 f
  U0_ALU_16B/ALU_OUT_reg[2]/D (DFFRQX2M)                  0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U0_Register_File/Memory_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[1][4]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[1][4]/Q (DFFRQX2M)          0.49       0.49 r
  U0_Register_File/REG1[4] (Register_File)                0.00       0.49 r
  U0_ALU_16B/B[4] (ALU_16B)                               0.00       0.49 r
  U0_ALU_16B/U109/Y (OAI222X1M)                           0.17       0.66 f
  U0_ALU_16B/U58/Y (AOI221XLM)                            0.20       0.86 r
  U0_ALU_16B/U56/Y (AOI31X2M)                             0.12       0.98 f
  U0_ALU_16B/ALU_OUT_reg[4]/D (DFFRQX2M)                  0.00       0.98 f
  data arrival time                                                  0.98

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U0_Register_File/Memory_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[1][5]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[1][5]/Q (DFFRQX2M)          0.49       0.49 r
  U0_Register_File/REG1[5] (Register_File)                0.00       0.49 r
  U0_ALU_16B/B[5] (ALU_16B)                               0.00       0.49 r
  U0_ALU_16B/U113/Y (OAI222X1M)                           0.17       0.66 f
  U0_ALU_16B/U69/Y (AOI221XLM)                            0.20       0.86 r
  U0_ALU_16B/U67/Y (AOI31X2M)                             0.12       0.98 f
  U0_ALU_16B/ALU_OUT_reg[5]/D (DFFRQX2M)                  0.00       0.98 f
  data arrival time                                                  0.98

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[5]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U0_DATA_SYNC/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_reg/Q (DFFRQX2M)              0.55       0.55 f
  U0_DATA_SYNC/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.55 f
  U0_SYS_CTRL/UART_RX_Valid (SYS_CTRL)                    0.00       0.55 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.15       0.69 r
  U0_SYS_CTRL/U29/Y (NOR2X2M)                             0.09       0.78 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.78 f
  U0_ALU_16B/EN (ALU_16B)                                 0.00       0.78 f
  U0_ALU_16B/U28/Y (NAND2X2M)                             0.15       0.93 r
  U0_ALU_16B/U4/Y (OAI2BB1X2M)                            0.07       1.00 f
  U0_ALU_16B/ALU_OUT_reg[15]/D (DFFRQX2M)                 0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[15]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: U0_DATA_SYNC/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_reg/Q (DFFRQX2M)              0.55       0.55 f
  U0_DATA_SYNC/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.55 f
  U0_SYS_CTRL/UART_RX_Valid (SYS_CTRL)                    0.00       0.55 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.15       0.69 r
  U0_SYS_CTRL/U29/Y (NOR2X2M)                             0.09       0.78 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.78 f
  U0_ALU_16B/EN (ALU_16B)                                 0.00       0.78 f
  U0_ALU_16B/U28/Y (NAND2X2M)                             0.15       0.93 r
  U0_ALU_16B/U7/Y (OAI2BB1X2M)                            0.07       1.00 f
  U0_ALU_16B/ALU_OUT_reg[14]/D (DFFRQX2M)                 0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[14]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: U0_DATA_SYNC/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_reg/Q (DFFRQX2M)              0.55       0.55 f
  U0_DATA_SYNC/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.55 f
  U0_SYS_CTRL/UART_RX_Valid (SYS_CTRL)                    0.00       0.55 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.15       0.69 r
  U0_SYS_CTRL/U29/Y (NOR2X2M)                             0.09       0.78 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.78 f
  U0_ALU_16B/EN (ALU_16B)                                 0.00       0.78 f
  U0_ALU_16B/U28/Y (NAND2X2M)                             0.15       0.93 r
  U0_ALU_16B/U9/Y (OAI2BB1X2M)                            0.07       1.00 f
  U0_ALU_16B/ALU_OUT_reg[13]/D (DFFRQX2M)                 0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[13]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: U0_DATA_SYNC/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_reg/Q (DFFRQX2M)              0.55       0.55 f
  U0_DATA_SYNC/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.55 f
  U0_SYS_CTRL/UART_RX_Valid (SYS_CTRL)                    0.00       0.55 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.15       0.69 r
  U0_SYS_CTRL/U29/Y (NOR2X2M)                             0.09       0.78 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.78 f
  U0_ALU_16B/EN (ALU_16B)                                 0.00       0.78 f
  U0_ALU_16B/U28/Y (NAND2X2M)                             0.15       0.93 r
  U0_ALU_16B/U8/Y (OAI2BB1X2M)                            0.07       1.00 f
  U0_ALU_16B/ALU_OUT_reg[12]/D (DFFRQX2M)                 0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[12]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: U0_DATA_SYNC/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_reg/Q (DFFRQX2M)              0.55       0.55 f
  U0_DATA_SYNC/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.55 f
  U0_SYS_CTRL/UART_RX_Valid (SYS_CTRL)                    0.00       0.55 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.15       0.69 r
  U0_SYS_CTRL/U29/Y (NOR2X2M)                             0.09       0.78 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.78 f
  U0_ALU_16B/EN (ALU_16B)                                 0.00       0.78 f
  U0_ALU_16B/U28/Y (NAND2X2M)                             0.15       0.93 r
  U0_ALU_16B/U12/Y (OAI2BB1X2M)                           0.07       1.00 f
  U0_ALU_16B/ALU_OUT_reg[11]/D (DFFRQX2M)                 0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[11]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: U0_DATA_SYNC/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_reg/Q (DFFRQX2M)              0.55       0.55 f
  U0_DATA_SYNC/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.55 f
  U0_SYS_CTRL/UART_RX_Valid (SYS_CTRL)                    0.00       0.55 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.15       0.69 r
  U0_SYS_CTRL/U29/Y (NOR2X2M)                             0.09       0.78 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.78 f
  U0_ALU_16B/EN (ALU_16B)                                 0.00       0.78 f
  U0_ALU_16B/U28/Y (NAND2X2M)                             0.15       0.93 r
  U0_ALU_16B/U11/Y (OAI2BB1X2M)                           0.07       1.00 f
  U0_ALU_16B/ALU_OUT_reg[10]/D (DFFRQX2M)                 0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[10]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: U0_DATA_SYNC/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_reg/Q (DFFRQX2M)              0.55       0.55 f
  U0_DATA_SYNC/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.55 f
  U0_SYS_CTRL/UART_RX_Valid (SYS_CTRL)                    0.00       0.55 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.15       0.69 r
  U0_SYS_CTRL/U29/Y (NOR2X2M)                             0.09       0.78 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.78 f
  U0_ALU_16B/EN (ALU_16B)                                 0.00       0.78 f
  U0_ALU_16B/U28/Y (NAND2X2M)                             0.15       0.93 r
  U0_ALU_16B/U10/Y (OAI2BB1X2M)                           0.07       1.00 f
  U0_ALU_16B/ALU_OUT_reg[9]/D (DFFRQX2M)                  0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[9]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: U0_Register_File/Memory_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[1][7]/CK (DFFRQX2M)         0.00       0.00 r
  U0_Register_File/Memory_reg[1][7]/Q (DFFRQX2M)          0.51       0.51 r
  U0_Register_File/REG1[7] (Register_File)                0.00       0.51 r
  U0_ALU_16B/B[7] (ALU_16B)                               0.00       0.51 r
  U0_ALU_16B/U117/Y (OAI222X1M)                           0.17       0.69 f
  U0_ALU_16B/U62/Y (AOI221XLM)                            0.20       0.88 r
  U0_ALU_16B/U60/Y (AOI31X2M)                             0.12       1.00 f
  U0_ALU_16B/ALU_OUT_reg[7]/D (DFFRQX2M)                  0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[7]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: U0_DATA_SYNC/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_reg/Q (DFFRQX2M)              0.55       0.55 f
  U0_DATA_SYNC/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.55 f
  U0_SYS_CTRL/UART_RX_Valid (SYS_CTRL)                    0.00       0.55 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.15       0.69 r
  U0_SYS_CTRL/U29/Y (NOR2X2M)                             0.09       0.78 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.78 f
  U0_ALU_16B/EN (ALU_16B)                                 0.00       0.78 f
  U0_ALU_16B/U39/Y (INVX2M)                               0.22       1.00 r
  U0_ALU_16B/U64/Y (AOI21X2M)                             0.06       1.06 f
  U0_ALU_16B/ALU_OUT_reg[8]/D (DFFRQX2M)                  0.00       1.06 f
  data arrival time                                                  1.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[8]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_DATA_SYNC/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_reg/Q (DFFRQX2M)              0.55       0.55 f
  U0_DATA_SYNC/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.55 f
  U0_SYS_CTRL/UART_RX_Valid (SYS_CTRL)                    0.00       0.55 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.15       0.69 r
  U0_SYS_CTRL/U29/Y (NOR2X2M)                             0.09       0.78 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.78 f
  U0_ALU_16B/EN (ALU_16B)                                 0.00       0.78 f
  U0_ALU_16B/U39/Y (INVX2M)                               0.22       1.00 r
  U0_ALU_16B/U71/Y (AOI31X2M)                             0.06       1.06 f
  U0_ALU_16B/ALU_OUT_reg[6]/D (DFFRQX2M)                  0.00       1.06 f
  data arrival time                                                  1.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[6]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_SYS_CTRL/ADDR_REG_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ADDR_REG_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ADDR_REG_reg[0]/CK (DFFRX1M)                0.00       0.00 r
  U0_SYS_CTRL/ADDR_REG_reg[0]/QN (DFFRX1M)                0.34       0.34 r
  U0_SYS_CTRL/U96/Y (OAI22X1M)                            0.09       0.43 f
  U0_SYS_CTRL/ADDR_REG_reg[0]/D (DFFRX1M)                 0.00       0.43 f
  data arrival time                                                  0.43

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ADDR_REG_reg[0]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/ADDR_REG_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ADDR_REG_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ADDR_REG_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  U0_SYS_CTRL/ADDR_REG_reg[1]/QN (DFFRX1M)                0.34       0.34 r
  U0_SYS_CTRL/U97/Y (OAI22X1M)                            0.09       0.43 f
  U0_SYS_CTRL/ADDR_REG_reg[1]/D (DFFRX1M)                 0.00       0.43 f
  data arrival time                                                  0.43

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ADDR_REG_reg[1]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_Async_fifo/u_fifo_wr/w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Async_fifo/u_fifo_wr/w_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_wr/w_ptr_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Async_fifo/u_fifo_wr/w_ptr_reg[3]/Q (DFFRQX2M)       0.38       0.38 r
  U0_Async_fifo/u_fifo_wr/U13/Y (XNOR2X2M)                0.05       0.44 f
  U0_Async_fifo/u_fifo_wr/w_ptr_reg[3]/D (DFFRQX2M)       0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_wr/w_ptr_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_CTRL/ADDR_REG_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ADDR_REG_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ADDR_REG_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  U0_SYS_CTRL/ADDR_REG_reg[2]/QN (DFFRX1M)                0.35       0.35 r
  U0_SYS_CTRL/U98/Y (OAI22X1M)                            0.10       0.44 f
  U0_SYS_CTRL/ADDR_REG_reg[2]/D (DFFRX1M)                 0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ADDR_REG_reg[2]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_RST_SYNC_REF/sync_reg_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U0_RST_SYNC_REF/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC_REF/sync_reg_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  U0_RST_SYNC_REF/sync_reg_reg[0]/Q (DFFRQX2M)            0.45       0.45 f
  U0_RST_SYNC_REF/sync_reg_reg[1]/D (DFFRQX2M)            0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC_REF/sync_reg_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_DATA_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_DATA_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_DATA_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)               0.45       0.45 f
  U0_DATA_SYNC/sync_reg_reg[1]/D (DFFRQX2M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[7]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[7]/QN (DFFRX1M)             0.35       0.35 r
  U0_SYS_CTRL/U108/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[7]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[7]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[4]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[4]/QN (DFFRX1M)             0.35       0.35 r
  U0_SYS_CTRL/U105/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[4]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[4]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[1]/QN (DFFRX1M)             0.35       0.35 r
  U0_SYS_CTRL/U102/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[1]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[1]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[6]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[6]/QN (DFFRX1M)             0.35       0.35 r
  U0_SYS_CTRL/U107/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[6]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[6]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[3]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[3]/QN (DFFRX1M)             0.35       0.35 r
  U0_SYS_CTRL/U104/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[3]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[3]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[0]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[0]/QN (DFFRX1M)             0.35       0.35 r
  U0_SYS_CTRL/U101/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[0]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[0]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[5]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[5]/QN (DFFRX1M)             0.35       0.35 r
  U0_SYS_CTRL/U106/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[5]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[5]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[2]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[2]/QN (DFFRX1M)             0.35       0.35 r
  U0_SYS_CTRL/U103/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[2]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[2]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_DATA_SYNC/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_DATA_SYNC/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_DATA_SYNC/sync_reg_reg[1]/Q (DFFRQX2M)               0.46       0.46 f
  U0_DATA_SYNC/enable_flop_reg/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/enable_flop_reg/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_Async_fifo/u_fifo_wr/w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_wr/w_ptr_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_Async_fifo/u_fifo_wr/w_ptr_reg[3]/Q (DFFRQX2M)       0.47       0.47 f
  U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[2]/CK (DFFQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[2]/Q (DFFQX2M)
                                                          0.31       0.31 r
  U0_UART/U0_UART_RX/U0_data_sampling/U28/Y (OAI2BB2X1M)
                                                          0.14       0.46 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[2]/D (DFFQX2M)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[2]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[0]/CK (DFFQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[0]/Q (DFFQX2M)
                                                          0.33       0.33 r
  U0_UART/U0_UART_RX/U0_data_sampling/U30/Y (OAI2BB2X1M)
                                                          0.15       0.48 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[0]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[0]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[1]/CK (DFFQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[1]/Q (DFFQX2M)
                                                          0.34       0.34 r
  U0_UART/U0_UART_RX/U0_data_sampling/U32/Y (OAI2BB2X1M)
                                                          0.15       0.48 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[1]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[1]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/QN (DFFRX1M)
                                                          0.33       0.33 r
  U0_UART/U0_UART_RX/U0_deserializer/U34/Y (AOI31X2M)     0.04       0.37 f
  U0_UART/U0_UART_RX/U0_deserializer/U33/Y (OAI21BX1M)
                                                          0.16       0.53 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRX1M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[1]/CK (DFFQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[1]/Q (DFFQX2M)
                                                          0.34       0.34 f
  U0_UART/U0_UART_RX/U0_data_sampling/U38/Y (AOI21X2M)
                                                          0.13       0.48 r
  U0_UART/U0_UART_RX/U0_data_sampling/U37/Y (OAI2BB2X1M)
                                                          0.08       0.55 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFRQX2M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_deserializer/U11/Y (OAI21X2M)     0.06       0.54 r
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (OAI31X1M)     0.04       0.59 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_deserializer/U16/Y (NAND2X2M)     0.07       0.54 r
  U0_UART/U0_UART_RX/U0_deserializer/U15/Y (OAI31X1M)     0.04       0.59 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_deserializer/U28/Y (NAND2X2M)     0.07       0.55 r
  U0_UART/U0_UART_RX/U0_deserializer/U27/Y (OAI31X1M)     0.04       0.59 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_deserializer/U14/Y (OAI2B1X2M)
                                                          0.07       0.55 r
  U0_UART/U0_UART_RX/U0_deserializer/U13/Y (OAI31X1M)     0.04       0.59 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_deserializer/U24/Y (NAND2X2M)     0.07       0.55 r
  U0_UART/U0_UART_RX/U0_deserializer/U23/Y (OAI31X1M)     0.04       0.59 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_deserializer/U20/Y (NAND2X2M)     0.07       0.55 r
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (OAI31X1M)     0.04       0.59 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/Q (DFFRQX2M)
                                                          0.49       0.49 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt[3] (UART_RX_edge_bit_counter)
                                                          0.00       0.49 r
  U0_UART/U0_UART_RX/U0_deserializer/bit_cnt[3] (UART_RX_deserializer)
                                                          0.00       0.49 r
  U0_UART/U0_UART_RX/U0_deserializer/U31/Y (OAI2BB2X1M)
                                                          0.10       0.59 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/U0_UART_RX/U0_strt_check/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_strt_check/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_strt_check/strt_glitch_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_RX/U0_strt_check/strt_glitch (UART_RX_strt_check)
                                                          0.00       0.37 r
  U0_UART/U0_UART_RX/U0_FSM/strt_glitch (UART_RX_FSM)     0.00       0.37 r
  U0_UART/U0_UART_RX/U0_FSM/U5/Y (NOR4X1M)                0.09       0.46 f
  U0_UART/U0_UART_RX/U0_FSM/U15/Y (NAND2X2M)              0.09       0.55 r
  U0_UART/U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)               0.06       0.60 f
  U0_UART/U0_UART_RX/U0_FSM/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_RX/U0_strt_check/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_strt_check/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_strt_check/strt_glitch_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_RX/U0_strt_check/strt_glitch (UART_RX_strt_check)
                                                          0.00       0.37 r
  U0_UART/U0_UART_RX/U0_FSM/strt_glitch (UART_RX_FSM)     0.00       0.37 r
  U0_UART/U0_UART_RX/U0_FSM/U5/Y (NOR4X1M)                0.09       0.46 f
  U0_UART/U0_UART_RX/U0_FSM/U19/Y (INVX2M)                0.09       0.55 r
  U0_UART/U0_UART_RX/U0_FSM/U22/Y (OAI211X2M)             0.07       0.62 f
  U0_UART/U0_UART_RX/U0_FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART/U0_UART_RX/U0_strt_check/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_check/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_strt_check/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_strt_check/strt_glitch_reg/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/U0_UART_RX/U0_strt_check/U4/Y (OAI2B1X2M)       0.17       0.64 f
  U0_UART/U0_UART_RX/U0_strt_check/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_strt_check/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U12/Y (OAI32X1M)
                                                          0.13       0.64 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/Q (DFFRQX2M)
                                                          0.53       0.53 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/Y (OAI22X1M)
                                                          0.12       0.65 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit (UART_RX_data_sampling)
                                                          0.00       0.42 r
  U0_UART/U0_UART_RX/U0_stop_check/sampled_bit (UART_RX_stop_check)
                                                          0.00       0.42 r
  U0_UART/U0_UART_RX/U0_stop_check/U5/Y (NAND3BX2M)       0.15       0.57 r
  U0_UART/U0_UART_RX/U0_stop_check/U4/Y (OAI2B1X2M)       0.05       0.62 f
  U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg/D (DFFRHQX8M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/U0_UART_RX/U0_parity_check/parity_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_parity_check/parity_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_parity_check/parity_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_parity_check/parity_reg/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/U0_UART_RX/U0_parity_check/U5/Y (OAI2BB2X1M)
                                                          0.19       0.66 f
  U0_UART/U0_UART_RX/U0_parity_check/parity_reg/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_parity_check/parity_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U16/Y (INVX2M)
                                                          0.09       0.64 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/Y (OAI22X1M)
                                                          0.05       0.69 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[0]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_UART/U0_UART_TX/U0_serializer/U32/Y (OAI21X2M)       0.07       0.42 f
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[0]/D (DFFRX1M)
                                                          0.00       0.42 f
  data arrival time                                                  0.42

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART/U0_UART_TX/U0_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/U0_UART_TX/U0_FSM/U11/Y (AOI2BB1X2M)            0.07       0.45 f
  U0_UART/U0_UART_TX/U0_FSM/busy (UART_TX_FSM)            0.00       0.45 f
  U0_UART/U0_UART_TX/busy (UART_TX)                       0.00       0.45 f
  U0_UART/TX_OUT_V (UART)                                 0.00       0.45 f
  U0_PULSE_GEN/lvl_sig (PULSE_GEN)                        0.00       0.45 f
  U0_PULSE_GEN/rcv_flop_reg/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART/U0_UART_TX/U0_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/U0_UART_TX/U0_FSM/U11/Y (AOI2BB1X2M)            0.07       0.45 f
  U0_UART/U0_UART_TX/U0_FSM/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/U0_UART_TX/U0_serializer/U28/Y (OAI22X1M)       0.08       0.46 f
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)      0.40       0.40 r
  U0_Async_fifo/u_fifo_rd/U19/Y (XNOR2X2M)                0.06       0.46 f
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/D (DFFRQX2M)      0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (DFFRQX2M)                  0.46       0.46 f
  U0_PULSE_GEN/pls_flop_reg/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pls_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_Async_fifo/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[3]/Q (DFFRQX2M)      0.41       0.41 r
  U0_Async_fifo/u_fifo_rd/U20/Y (OAI21X2M)                0.07       0.49 f
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/ser_done_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/ser_done_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/ser_done_reg/Q (DFFRQX2M)
                                                          0.39       0.39 r
  U0_UART/U0_UART_TX/U0_serializer/ser_done (UART_TX_serializer)
                                                          0.00       0.39 r
  U0_UART/U0_UART_TX/U0_FSM/ser_done (UART_TX_FSM)        0.00       0.39 r
  U0_UART/U0_UART_TX/U0_FSM/U14/Y (OAI211X2M)             0.10       0.49 f
  U0_UART/U0_UART_TX/U0_FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_Async_fifo/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[3]/Q (DFFRQX2M)      0.50       0.50 f
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/S_DATA_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[0]/QN (DFFRX1M)
                                                          0.33       0.33 f
  U0_UART/U0_UART_TX/U0_serializer/U30/Y (OAI2BB2X1M)     0.15       0.48 r
  U0_UART/U0_UART_TX/U0_serializer/S_DATA_reg/D (DFFSQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_serializer/S_DATA_reg/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/counter_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/U0_UART_TX/U0_serializer/U41/Y (INVX2M)         0.06       0.44 f
  U0_UART/U0_UART_TX/U0_serializer/U31/Y (NAND4X2M)       0.11       0.55 r
  U0_UART/U0_UART_TX/U0_serializer/U13/Y (OAI21X2M)       0.05       0.60 f
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[3]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/ser_done_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/ser_done_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/ser_done_reg/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_TX/U0_serializer/ser_done (UART_TX_serializer)
                                                          0.00       0.48 f
  U0_UART/U0_UART_TX/U0_FSM/ser_done (UART_TX_FSM)        0.00       0.48 f
  U0_UART/U0_UART_TX/U0_FSM/U13/Y (INVX2M)                0.06       0.54 r
  U0_UART/U0_UART_TX/U0_FSM/U12/Y (OAI31X1M)              0.07       0.61 f
  U0_UART/U0_UART_TX/U0_FSM/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/ser_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/counter_reg[3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/U0_UART_TX/U0_serializer/U41/Y (INVX2M)         0.06       0.44 f
  U0_UART/U0_UART_TX/U0_serializer/U31/Y (NAND4X2M)       0.11       0.55 r
  U0_UART/U0_UART_TX/U0_serializer/U39/Y (OAI2BB1X2M)     0.06       0.61 f
  U0_UART/U0_UART_TX/U0_serializer/ser_done_reg/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_serializer/ser_done_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)      0.40       0.40 r
  U0_Async_fifo/u_fifo_rd/U23/Y (INVX2M)                  0.07       0.47 f
  U0_Async_fifo/u_fifo_rd/U18/Y (XNOR2X2M)                0.15       0.62 f
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[0]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[7]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_serializer/U26/Y (AOI22X1M)       0.11       0.57 r
  U0_UART/U0_UART_TX/U0_serializer/U25/Y (OAI2B1X2M)      0.05       0.62 f
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[6]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_serializer/U16/Y (AOI22X1M)       0.11       0.57 r
  U0_UART/U0_UART_TX/U0_serializer/U15/Y (OAI2B1X2M)      0.05       0.63 f
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[1]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U1_RST_SYNC_UART/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U1_RST_SYNC_UART/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC_UART/sync_reg_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U1_RST_SYNC_UART/sync_reg_reg[0]/Q (DFFRQX2M)           0.45       0.45 f
  U1_RST_SYNC_UART/sync_reg_reg[1]/D (DFFRQX2M)           0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC_UART/sync_reg_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_Integer_Clock_Divider_TX/gen_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/gen_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/gen_clk_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/gen_clk_reg/QN (DFFRX1M)
                                                          0.34       0.34 f
  U0_Integer_Clock_Divider_TX/U4/Y (CLKXOR2X2M)           0.17       0.51 f
  U0_Integer_Clock_Divider_TX/gen_clk_reg/D (DFFRX1M)     0.00       0.51 f
  data arrival time                                                  0.51

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Integer_Clock_Divider_TX/gen_clk_reg/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U1_Integer_Clock_Divider_RX/gen_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/gen_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/gen_clk_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/gen_clk_reg/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U1_Integer_Clock_Divider_RX/U17/Y (INVX2M)              0.06       0.46 f
  U1_Integer_Clock_Divider_RX/U4/Y (CLKXOR2X2M)           0.15       0.61 f
  U1_Integer_Clock_Divider_RX/gen_clk_reg/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_Integer_Clock_Divider_RX/gen_clk_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_Integer_Clock_Divider_TX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/counter_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/counter_reg[6]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_Integer_Clock_Divider_TX/U14/Y (AO22X1M)             0.15       0.54 r
  U0_Integer_Clock_Divider_TX/counter_reg[6]/D (DFFRQX2M)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Integer_Clock_Divider_TX/counter_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U1_Integer_Clock_Divider_RX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/counter_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/counter_reg[6]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U1_Integer_Clock_Divider_RX/U15/Y (AO22X1M)             0.15       0.54 r
  U1_Integer_Clock_Divider_RX/counter_reg[6]/D (DFFRQX2M)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_Integer_Clock_Divider_RX/counter_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_Integer_Clock_Divider_TX/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/counter_reg[3]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_Integer_Clock_Divider_TX/U11/Y (AO22X1M)             0.15       0.55 r
  U0_Integer_Clock_Divider_TX/counter_reg[3]/D (DFFRQX2M)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Integer_Clock_Divider_TX/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_Integer_Clock_Divider_TX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/counter_reg[2]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_Integer_Clock_Divider_TX/U10/Y (AO22X1M)             0.15       0.55 r
  U0_Integer_Clock_Divider_TX/counter_reg[2]/D (DFFRQX2M)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Integer_Clock_Divider_TX/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_Integer_Clock_Divider_RX/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/counter_reg[3]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U1_Integer_Clock_Divider_RX/U12/Y (AO22X1M)             0.15       0.55 r
  U1_Integer_Clock_Divider_RX/counter_reg[3]/D (DFFRQX2M)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_Integer_Clock_Divider_RX/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_Integer_Clock_Divider_RX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/counter_reg[2]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U1_Integer_Clock_Divider_RX/U11/Y (AO22X1M)             0.15       0.55 r
  U1_Integer_Clock_Divider_RX/counter_reg[2]/D (DFFRQX2M)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_Integer_Clock_Divider_RX/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_Integer_Clock_Divider_TX/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/counter_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/counter_reg[5]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_Integer_Clock_Divider_TX/U13/Y (AO22X1M)             0.15       0.55 r
  U0_Integer_Clock_Divider_TX/counter_reg[5]/D (DFFRQX2M)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Integer_Clock_Divider_TX/counter_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_Integer_Clock_Divider_TX/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/counter_reg[4]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_Integer_Clock_Divider_TX/U12/Y (AO22X1M)             0.15       0.55 r
  U0_Integer_Clock_Divider_TX/counter_reg[4]/D (DFFRQX2M)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Integer_Clock_Divider_TX/counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_Integer_Clock_Divider_RX/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/counter_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/counter_reg[5]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U1_Integer_Clock_Divider_RX/U14/Y (AO22X1M)             0.15       0.55 r
  U1_Integer_Clock_Divider_RX/counter_reg[5]/D (DFFRQX2M)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_Integer_Clock_Divider_RX/counter_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_Integer_Clock_Divider_RX/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/counter_reg[4]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U1_Integer_Clock_Divider_RX/U13/Y (AO22X1M)             0.15       0.55 r
  U1_Integer_Clock_Divider_RX/counter_reg[4]/D (DFFRQX2M)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_Integer_Clock_Divider_RX/counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_Integer_Clock_Divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/counter_reg[1]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_Integer_Clock_Divider_TX/U9/Y (AO22X1M)              0.15       0.57 r
  U0_Integer_Clock_Divider_TX/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Integer_Clock_Divider_TX/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U1_Integer_Clock_Divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/counter_reg[1]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U1_Integer_Clock_Divider_RX/U10/Y (AO22X1M)             0.15       0.57 r
  U1_Integer_Clock_Divider_RX/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_Integer_Clock_Divider_RX/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_Integer_Clock_Divider_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Integer_Clock_Divider_TX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Integer_Clock_Divider_TX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Integer_Clock_Divider_TX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_Integer_Clock_Divider_TX/U15/Y (AO22X1M)             0.16       0.58 r
  U0_Integer_Clock_Divider_TX/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Integer_Clock_Divider_TX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U1_Integer_Clock_Divider_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_Integer_Clock_Divider_RX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U1_Integer_Clock_Divider_RX/counter_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U1_Integer_Clock_Divider_RX/U16/Y (AO22X1M)             0.16       0.58 r
  U1_Integer_Clock_Divider_RX/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_Integer_Clock_Divider_RX/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U0_UART/U0_UART_RX/U0_parity_check/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_parity_check/par_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_parity_check/par_err_reg/Q (DFFRHQX8M)
                                                          0.68       0.68 f
  U0_UART/U0_UART_RX/U0_parity_check/par_err (UART_RX_parity_check)
                                                          0.00       0.68 f
  U0_UART/U0_UART_RX/parity_error (UART_RX)               0.00       0.68 f
  U0_UART/parity_error (UART)                             0.00       0.68 f
  parity_error (out)                                      0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                       54.83


  Startpoint: U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg/Q (DFFRHQX8M)
                                                          0.68       0.68 f
  U0_UART/U0_UART_RX/U0_stop_check/stp_err (UART_RX_stop_check)
                                                          0.00       0.68 f
  U0_UART/U0_UART_RX/framing_error (UART_RX)              0.00       0.68 f
  U0_UART/framing_error (UART)                            0.00       0.68 f
  framing_error (out)                                     0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                       54.83


1
