Fitter report for Minimig
Fri Dec 24 23:20:29 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Fri Dec 24 23:20:28 2021           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; Minimig                                         ;
; Top-level Entity Name           ; sys_top                                         ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 20,067 / 41,910 ( 48 % )                        ;
; Total registers                 ; 25631                                           ;
; Total pins                      ; 145 / 314 ( 46 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,612,874 / 5,662,720 ( 28 % )                  ;
; Total RAM Blocks                ; 216 / 553 ( 39 % )                              ;
; Total DSP Blocks                ; 64 / 112 ( 57 % )                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 3 / 6 ( 50 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; On                                    ; Off                                   ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; PowerPlay Power Optimization During Fitting                                ; Off                                   ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; On                                    ; Off                                   ;
; Final Placement Optimizations                                              ; Always                                ; Automatically                         ;
; Periphery to Core Placement and Routing Optimization                       ; On                                    ; Off                                   ;
; Auto Packed Registers                                                      ; Normal                                ; Auto                                  ;
; Auto Delay Chains for High Fanout Input Pins                               ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                   ; On                                    ; Auto                                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.7%      ;
;     Processor 3            ;   3.4%      ;
;     Processor 4            ;   3.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                ; Action           ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                 ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; aspi_sck~CLKENA0                                                                                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; hdmi_tx_clk~CLKENA0                                                                                                                                                                                 ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                            ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                  ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                              ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; FPGA_CLK2_50~inputCLKENA0                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; Add1~6                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; Add23~49                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; Equal33~3                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|Add5~30                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|buf_rptr~9                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add17~30                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add18~50                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add19~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add71~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add72~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add73~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add80~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add81~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add90~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add91~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add92~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add160~49                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add161~1                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add163~26                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan27~8                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan28~4                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan28~6                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan28~7                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan28~8                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan28~8_RESYN963_BDD964                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan31~1                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan31~10                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~1                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~2                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~4                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~5                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~8                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~8_RESYN2841_BDD2842                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~8_RESYN2843_BDD2844                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~8_RESYN2845_BDD2846                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Mux294~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Mux294~2_RESYN1197_BDD1198                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Mux295~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Mux295~2_RESYN1195_BDD1196                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Selector43~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Selector43~0_RESYN2827_BDD2828                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Selector60~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Selector73~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|WideOr0                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|WideOr0_RESYN981_BDD982                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|WideOr0~0                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~1                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~2                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~3                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~3_RESYN1039_BDD1040                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~4                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~5                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~6                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~6_RESYN1041_BDD1042                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~7                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~8                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~9                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~9_RESYN1043_BDD1044                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~10                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~11                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~12                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~12_RESYN1045_BDD1046                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~13                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~14                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~15                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~15_RESYN1047_BDD1048                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~16                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~17                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~18                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~18_RESYN1049_BDD1050                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~19                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~20                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~21                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~21_RESYN1051_BDD1052                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~32                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~33                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~34                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~34_RESYN1053_BDD1054                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~35                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~36                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~37                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~37_RESYN1055_BDD1056                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~38                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~39                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~40                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~40_RESYN1057_BDD1058                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~41                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~42                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~43                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~43_RESYN1059_BDD1060                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~44                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~45                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~46                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~46_RESYN1061_BDD1062                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~47                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~48                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~49                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~49_RESYN1063_BDD1064                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~50                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~51                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~52                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~52_RESYN1065_BDD1066                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~53                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~54                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~55                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|hpix_v~55_RESYN1067_BDD1068                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrsi[13]~1                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrsi[13]~2                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[1]~16                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[1]~17                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[1]~17_RESYN1033_BDD1034                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[2]~14                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[2]~15                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[2]~15_RESYN1031_BDD1032                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[3]~12                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[3]~13                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[3]~13_RESYN1029_BDD1030                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[4]~10                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[4]~11                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[4]~11_RESYN1027_BDD1028                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[5]~8                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[5]~9                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[5]~9_RESYN1025_BDD1026                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[12]~0                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[12]~1                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[12]~1_RESYN1023_BDD1024                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]_NEW2184_RTM02186                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]_OTERM2185                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]_OTERM2502                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]_OTERM2504                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]_OTERM2506                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]_NEW2181_RTM02183                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]_OTERM2182                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]_OTERM2496                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]_OTERM2498                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]_OTERM2500                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]_NEW2178_RTM02180                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]_OTERM2179                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]_OTERM2490                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]_OTERM2492                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]_OTERM2494                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]_NEW2175_RTM02177                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]_OTERM2176                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]_OTERM2484                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]_OTERM2486                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]_OTERM2488                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]_NEW2172_RTM02174                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]_OTERM2173                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]_OTERM2478                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]_OTERM2480                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]_OTERM2482                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]_NEW2169_RTM02171                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]_OTERM2170                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]_OTERM2472                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]_OTERM2474                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]_OTERM2476                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]_NEW2166_RTM02168                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]_OTERM2167                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]_OTERM2466                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]_OTERM2468                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]_OTERM2470                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_NEW2163_RTM02165                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM2164                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM2458                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM2460                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM2462                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM2464_OTERM2732                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]_NEW2208_RTM02210                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]_OTERM2209                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]_OTERM2526                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]_OTERM2528                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]_OTERM2530                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]_NEW2205_RTM02207                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]_OTERM2206                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]_OTERM2520                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]_OTERM2522                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]_OTERM2524                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]_NEW2202_RTM02204                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]_OTERM2203                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]_OTERM2514                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]_OTERM2516                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]_OTERM2518                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]_NEW2199_RTM02201                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]_OTERM2200                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]_OTERM2508                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]_OTERM2510                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]_OTERM2512                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]_NEW2196_RTM02198                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]_OTERM2197                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]_OTERM2452                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]_OTERM2454                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]_OTERM2456                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]_NEW2193_RTM02195                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]_OTERM2194                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]_OTERM2446                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]_OTERM2448                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]_OTERM2450                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]_NEW2190_RTM02192                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]_OTERM2191                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]_OTERM2440                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]_OTERM2442                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]_OTERM2444                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_NEW2187_RTM02189                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM2188                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM2428                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM2430                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM2432                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM2434                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM2436                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM2438_OTERM2734                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]_NEW2232_RTM02234                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]_OTERM2233                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]_OTERM2576                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]_OTERM2578                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]_OTERM2580                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]_NEW2229_RTM02231                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]_OTERM2230                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]_OTERM2570                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]_OTERM2572                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]_OTERM2574                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]_NEW2226_RTM02228                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]_OTERM2227                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]_OTERM2564                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]_OTERM2566                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]_OTERM2568                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]_NEW2223_RTM02225                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]_OTERM2224                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]_OTERM2558                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]_OTERM2560                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]_OTERM2562                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]_NEW2220_RTM02222                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]_OTERM2221                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]_OTERM2552                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]_OTERM2554                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]_OTERM2556                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]_NEW2217_RTM02219                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]_OTERM2218                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]_OTERM2546                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]_OTERM2548                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]_OTERM2550                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]_NEW2214_RTM02216                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]_OTERM2215                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]_OTERM2540                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]_OTERM2542                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]_OTERM2544                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_NEW2211_RTM02213                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM2212                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM2532                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM2534                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM2536                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM2538_OTERM2736                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vacc[0]~13                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vacc~8                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_adrs~5                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_bibv~0                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_bibv~0_RESYN1243_BDD1244                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_bibv~1                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_bibv~1_RESYN1249_BDD1250                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_dev~4                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_dev~4_RESYN1035_BDD1036                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_dev~4_RESYN1037_BDD1038                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_lastv~0                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_lastv~0_RESYN1211_BDD1212                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_lastv~1                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_lastv~1_RESYN1233_BDD1234                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_primv[0]~3                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_primv[0]~3_RESYN1213_BDD1214                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_primv[1]~7                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_primv[1]~7_RESYN1235_BDD1236                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_primv~4                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_primv~4_RESYN1231_BDD1232                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_primv~8                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_primv~8_RESYN1237_BDD1238                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_vacc_next~11                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_vacc~12                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_vacpt[11]~0                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_vacpt[11]~0_RESYN2805_BDD2806                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|Add1~54                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|Add2~92                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|Add3~54                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|Add2~97                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|Add3~66                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|Add0~18                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|bit_cnt~2                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; cnt[0]~4                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ddr_svc:ddr_svc|Add1~14                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ddr_svc:ddr_svc|state~2                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Add10~42                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Add12~42                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Add19~42                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Add21~46                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Add22~26                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Add23~2                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Add24~2                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Add25~2                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Add26~2                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Add27~2                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Add28~2                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Add29~2                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Add30~2                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Equal3~2                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Equal4~3                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Equal8~3                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Equal11~3                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|LessThan1~1                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|LessThan2~3                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|LessThan2~4                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|LessThan2~4_RESYN2847_BDD2848                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|Add0~122                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|Add2~121                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|Add4~121                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|Add10~17                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|Add11~0                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|Mux309~1                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|Mux309~2                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|OP1out[0]~13                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|Selector8~0                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|Selector8~1                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|Add24~250                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|Mult0~332                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|Mult0~379                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|OP1in~239                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|div_reg~90                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|process_1~2                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|process_8~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|alu_bf_loffset[0]~2                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|alu_bf_shift[0]~0                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|bf_shift[1]~1                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|ea_data[0]~59                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_rega~101                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memmaskmux[3]~0                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|nLDS~0                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|nUDS~0                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|process_3~0                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile~93                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile~98                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile~103                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|WideOr1~0                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|WideOr1~1                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~0_RESYN1105_BDD1106                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~0_RESYN2743_BDD2744                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~0_RESYN2745_BDD2746                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~0_RESYN2747_BDD2748                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~0_RESYN2749_BDD2750                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~5                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~5_RESYN2759_BDD2760                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~5_RESYN2761_BDD2762                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~5_RESYN2763_BDD2764                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~5_RESYN2765_BDD2766                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~6                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~6_RESYN911_BDD912                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~6_RESYN913_BDD914                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~28                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~29                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~30                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~31                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~32                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~33                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~34                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~35                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~36                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|always2~37                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_dram0_we~0                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_dram0_we~3                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_dram0_we~3_RESYN1269_BDD1270                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram0_we~0                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram0_we~4                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram0_we~4_RESYN1267_BDD1268                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~0                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~0_RESYN1113_BDD1114                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~0_RESYN2751_BDD2752                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~0_RESYN2753_BDD2754                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~0_RESYN2755_BDD2756                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~0_RESYN2757_BDD2758                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~1                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~1_RESYN907_BDD908                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~1_RESYN909_BDD910                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~19                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~20                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~21                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~22                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~23                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~24                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state~35                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state~35_RESYN2795_BDD2796                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state~37                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state~37_RESYN2797_BDD2798                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state~39                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state~39_RESYN2799_BDD2800                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state~45                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state~50                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_tag_dat_w[11]~2                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_tag_dat_w[21]~11                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|write_ena~1                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|write_ena~1_RESYN2793_BDD2794                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|write_ena~2                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|write_req~0                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|write_req~0_RESYN2741_BDD2742                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|write_req~1                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fvbl~4                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hbl_l~3                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hbl_r~2                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add4~30                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt~9                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|Add0~49                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|Add0~50                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~0                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~0_OTERM2368                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~1                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~1_OTERM2366                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~2                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~2_OTERM2364                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~3                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~3_OTERM2362                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~4                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~4_OTERM2360                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~5                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~5_OTERM2358                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~6                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~6_OTERM2356                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~7                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~7_OTERM2354                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~8                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~8_OTERM2352                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~9                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~9_OTERM2370                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~10                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~10_OTERM2320                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~11                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~11_OTERM2292                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~12                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~12_OTERM2302                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~13                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~13_OTERM2416                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~14                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~14_OTERM2318                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~15                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~15_OTERM2290                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~16                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~16_OTERM2296                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~17                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~17_OTERM2418                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~18                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~18_OTERM2272                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~19                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~19_OTERM2274                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~20                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~20_OTERM2344                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~21                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~21_OTERM2342                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~22                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~22_OTERM2340                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~23                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~23_OTERM2338                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~24                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~24_OTERM2336                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~25                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~25_OTERM2334                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~26                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~26_OTERM2332                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~27                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~27_OTERM2330                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~28                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~28_OTERM2328                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~29                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~29_OTERM2346                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~30                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~30_OTERM2310                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~31                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~31_OTERM2286                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~32                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~32_OTERM2294                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~33                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~33_OTERM2392                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~34                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~34_OTERM2306                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~35                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~35_OTERM2284                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~36                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~36_OTERM2288                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~37                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~37_OTERM2414                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~38                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~38_OTERM2268                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~39                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~39_OTERM2270                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~40                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~40_OTERM2410                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~41                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~41_OTERM2408                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~42                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~42_OTERM2406                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~43                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~43_OTERM2404                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~44                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~44_OTERM2402                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~45                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~45_OTERM2400                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~46                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~46_OTERM2398                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~47                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~47_OTERM2396                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~48                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~48_OTERM2394                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~49                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~49_OTERM2412                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~50                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~50_OTERM2350                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~51                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~51_OTERM2308                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~52                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~52_OTERM2322                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~53                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~53_OTERM2422                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~54                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~54_OTERM2348                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~55                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~55_OTERM2304                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~56                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~56_OTERM2316                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~57                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~57_OTERM2426                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~58                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~58_OTERM2280                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~59                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~59_OTERM2282                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~60                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~60_OTERM2388                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~61                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~61_OTERM2386                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~62                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~62_OTERM2384                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~63                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~63_OTERM2382                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~64                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~64_OTERM2380                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~65                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~65_OTERM2378                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~66                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~66_OTERM2376                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~67                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~67_OTERM2374                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~68                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~68_OTERM2372                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~69                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~69_OTERM2390                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~70                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~70_OTERM2326                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~71                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~71_OTERM2300                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~72                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~72_OTERM2314                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~73                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~73_OTERM2420                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~74                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~74_OTERM2324                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~75                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~75_OTERM2298                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~76                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~76_OTERM2312                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~77                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~77_OTERM2424                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~78                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~78_OTERM2276                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~79                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt~79_OTERM2278                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|Add4~58                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|Add0~49                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|Add1~50                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|t_newptr[1]~21                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|t_newptr[1]~22                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[0]~2                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[3]~1                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|height_cnt~18                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|Add0~50                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|address_out~14                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|bus_ena~0                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|bus_ena~0_NEW_REG1553_RTM01555                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|bus_ena~0_NEW_REG1553_RTM01555                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|bus_ena~0_OTERM1554                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|bus_ena~0_RTM01556                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|bus_ena~0_RTM01556                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|copper_state~14                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|copper_state~19                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|copper_state~20                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|dma_ack~0                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|skip_flag~0                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|reg_address[6]~48                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|reg_address[8]~45                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|reg_address~14                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|reg_address~18                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|reg_address~34                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timera:tmra|Add0~46                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmr~13                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|Add0~46                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmr~12                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timera:tmra|Add0~46                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmr~12                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|Add0~46                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|tmr~12                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|comb~3                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|Add4~1                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|Add4~2                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dsktrack[0][0]~4                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dsktrack[1][0]~6                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dsktrack[2][0]~8                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dsktrack[3][0]~10                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|trackrd~0                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|Add0~18                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|Add1~34                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|Selector26~0                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_cnt[10]~2                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_cnt[14]~3                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_cnt~4                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_shift[0]~1                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_shift~0                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|Add0~2                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|Add1~2                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|Add2~2                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|Add3~2                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|Add4~2                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|Add5~2                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|Add6~2                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|Add7~2                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|Add8~1                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|Add12~2                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|Add14~2                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|Add15~90                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|data_out[10]~7                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|dmouse0dat~1                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|dmouse0dat~2                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|dmouse0dat~5                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|dmouse0dat~6                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|dmouse1dat~0                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|dmouse1dat~10                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[8]                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[8]_OTERM2242                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[9]                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[9]_OTERM2240                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[10]                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[10]_OTERM2238                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[11]                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[11]_OTERM2236                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[12]                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[12]_OTERM2250                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[13]                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[13]_OTERM2248                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[14]                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[14]_OTERM2244                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[15]                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[15]_OTERM2246                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[16]                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[16]_OTERM2256                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[17]                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[17]_OTERM2252                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[18]                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[18]_OTERM2254                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[19]                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[19]_OTERM2258                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[20]                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[20]_OTERM2260                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[21]                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[21]_OTERM2262                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[22]                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[22]_OTERM2264                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[23]                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[23]_OTERM2266                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr~13                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|xcount~0                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|ycount~0                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|Add8~5                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|Add9~9                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|hcnt~0                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|vcnt~0                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|Add0~18                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|Add1~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~0_RESYN2773_BDD2774                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~0_RESYN2775_BDD2776                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~1                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~1_RESYN925_BDD926                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~1_RESYN927_BDD928                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~5                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~5_RESYN1131_BDD1132                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~5_RESYN1133_BDD1134                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~19                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~20                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~21                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~23                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~23_RESYN1275_BDD1276                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~24                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~25                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~26                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|always2~27                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_ack~1                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_ack~2                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_ack~2_RESYN2857_BDD2858                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dram0_we~1                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dram0_we~1_RESYN2811_BDD2812                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dram0_we~1_RESYN2813_BDD2814                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dram0_we~2                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dram0_we~3                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dram1_we~0                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dram1_we~0_RESYN1135_BDD1136                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dram1_we~0_RESYN1137_BDD1138                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dram1_we~7                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dram1_we~7_RESYN2807_BDD2808                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dram1_we~7_RESYN2809_BDD2810                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dram1_we~10                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dram1_we~11                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dram1_we~12                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dram1_we~13                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram0_we~1                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram0_we~1_RESYN2821_BDD2822                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram0_we~1_RESYN2823_BDD2824                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram0_we~2                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram0_we~3                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~0                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~0_RESYN929_BDD930                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~0_RESYN931_BDD932                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~1                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~1_RESYN2777_BDD2778                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~1_RESYN2779_BDD2780                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~10                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~10_RESYN2817_BDD2818                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~10_RESYN2819_BDD2820                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~18                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~19                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~20                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~21                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~22                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we~23                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state~33                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state~33_RESYN2791_BDD2792                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state~35                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state~35_RESYN2801_BDD2802                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state~39                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state~39_RESYN2803_BDD2804                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state~50                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state~51                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state~52                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_tag_dat_w~49                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_tag_dat_w~49_RESYN2859_BDD2860                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_adr~0                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_dram0_we~3                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_dram0_we~3_RESYN2815_BDD2816                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_dram0_we~9                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_iram0_we~2                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_iram0_we~2_RESYN2825_BDD2826                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_iram0_we~8                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|rcnt[1]~3                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|rcnt[1]~3_RESYN2783_BDD2784                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|rcnt[1]~5                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|rcnt[2]~1                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|rcnt[2]~1_RESYN2781_BDD2782                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|rcnt[2]~4                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|reset_cnt~5                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~9                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~9_RESYN1091_BDD1092                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~9_RESYN1093_BDD1094                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~14                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~14_RESYN2853_BDD2854                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~17                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~17_RESYN2855_BDD2856                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~21                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~22                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~27                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~30                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~31                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~32                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~33                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~34                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~35                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~60                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~60_RESYN2861_BDD2862                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~60_RESYN2863_BDD2864                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~61                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~66                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~66_RESYN1285_BDD1286                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~66_RESYN1287_BDD1288                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~66_RESYN1289_BDD1290                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~66_RESYN1291_BDD1292                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~67                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~72                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~72_RESYN2865_BDD2866                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~72_RESYN2867_BDD2868                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr~73                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_cas~0                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_cas~1                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_cas~1_RESYN2737_BDD2738                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_cas~1_RESYN2739_BDD2740                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_cas~3                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_cas~4                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|writeAddr[10]~0                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|writeAddr[10]~0_RESYN2771_BDD2772                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|writeAddr[10]~1                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|write_ena~0                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|write_ena~0_RESYN2785_BDD2786                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|write_ena~1                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|write_req~0                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|write_req~0_RESYN2767_BDD2768                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|write_req~0_RESYN2769_BDD2770                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|write_req~1                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|write_req~2                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|write_state~10                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|write_state~10_RESYN2787_BDD2788                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|write_state~10_RESYN2789_BDD2790                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|write_state~13                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|vbl_b~1                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|vbl_t~0                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add1~29                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add2~29                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add3~25                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add3~26                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal2~1                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal3~1                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal4~1                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal5~1                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add0~34                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add1~34                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add2~34                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add3~34                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add4~34                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add5~34                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~1                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~1_OTERM2096                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~5                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~5_OTERM2094                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~9                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~9_OTERM2092                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~13                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~13_OTERM2090                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~17                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~17_OTERM2088                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~21_OTERM2086                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~25                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~25_OTERM2084                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~29                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~29_OTERM2082                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~33                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~33_OTERM2080                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~1                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~1_OTERM2114                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~5                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~5_OTERM2112                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~9                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~9_OTERM2110                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~13                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~13_OTERM2108                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~17                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~17_OTERM2106                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~21_OTERM2104                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~25                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~25_OTERM2102                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~29                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~29_OTERM2100                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~33                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add14~33_OTERM2098                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker|u_inside                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker|v_inside~2                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker|v_inside~3                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker|v_inside~3_RESYN2849_BDD2850                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker|v_inside~4                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker|v_inside~5                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker|v_inside~5_RESYN2851_BDD2852                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM1880                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM1882                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM1888                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM1890                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM1984                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM1986                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM1988                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM1990                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM1992                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM1994                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM1996                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM1998                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2000                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2002                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2004                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2006                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2008                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2010                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2012                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2014                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2016                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2018                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2020                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2022                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2030                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2034                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2054                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2056                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2058                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2060                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2062                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2064                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2066                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2068                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2070                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2072                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2074                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2076                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[0]_OTERM2078                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[1]                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[2]                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[2]_OTERM1876                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[2]_OTERM1878                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[2]_OTERM1884                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[2]_OTERM1886                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[2]_OTERM2028                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[2]_OTERM2032                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[3]                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[4]                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[4]_OTERM1892                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[4]_OTERM1894                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[4]_OTERM1896                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[4]_OTERM1898                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[4]_OTERM1900                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[4]_OTERM1902                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[5]                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[6]                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[6]_OTERM1904                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[6]_OTERM1906                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[6]_OTERM1908                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[6]_OTERM1910                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[7]                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[8]                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[8]_OTERM1916                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[8]_OTERM1918                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[8]_OTERM1924                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[8]_OTERM1926                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[8]_OTERM2040                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[8]_OTERM2044                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[9]                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[10]                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[10]_OTERM1912                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[10]_OTERM1914                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[10]_OTERM1920                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[10]_OTERM1922                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[10]_OTERM2038                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[10]_OTERM2042                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[11]                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[12]                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[12]_OTERM1928                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[12]_OTERM1930                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[12]_OTERM1932                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[12]_OTERM1934                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[12]_OTERM1936                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[12]_OTERM1938                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[13]                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[14]                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[14]_OTERM1940                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[14]_OTERM1942                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[14]_OTERM1944                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[14]_OTERM1946                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[15]                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[16]                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[16]_OTERM1952                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[16]_OTERM1954                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[16]_OTERM1960                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[16]_OTERM1962                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[16]_OTERM2048                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[16]_OTERM2052                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[17]                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[18]                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[18]_OTERM1948                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[18]_OTERM1950                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[18]_OTERM1956                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[18]_OTERM1958                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[18]_OTERM2046                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[18]_OTERM2050                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[19]                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[20]                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[20]_OTERM1964                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[20]_OTERM1966                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[20]_OTERM1968                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[20]_OTERM1970                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[20]_OTERM1972                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[20]_OTERM1974                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[20]_OTERM2026                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[21]                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[22]                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[22]_OTERM1976                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[22]_OTERM1978                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[22]_OTERM1980                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[22]_OTERM1982                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[22]_OTERM2024                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[22]_OTERM2036                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[23]                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|WideOr0~0                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|WideOr0~0_RTM01632                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|WideOr1~0                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|WideOr1~0_RESYN1263_BDD1264                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|WideOr2~0                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|WideOr2~0_RESYN1253_BDD1254                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|WideOr4~0                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|WideOr4~0_RESYN1257_BDD1258                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|bl_rule[2]_RTM01631                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|bl_rule[2]_RTM01631                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~0                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~0_OTERM1558                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~1                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~1_OTERM1560                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~2                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~2_OTERM1562                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~3                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~3_OTERM1564                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~4                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~4_OTERM1566                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~5                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~5_OTERM1568                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~11                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~11_OTERM1570                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~12                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~12_OTERM1572                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~14                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~14_OTERM1574                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~15                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~15_OTERM1576                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~17                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~17_OTERM1578                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~18                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~18_OTERM1580                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~19                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~19_OTERM1582                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~20                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|comb~20_OTERM1584                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|f[1]                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|f[2]                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|f[3]                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|f[4]                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|f[5]                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|f[6]                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|f[7]                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|f[17]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|f[18]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|f[19]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|f[20]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|f[21]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|f[22]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|f[23]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[0]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[0]_OTERM1652                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[0]_OTERM1654                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[0]_OTERM1656                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[0]_OTERM1658                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[1]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[1]_OTERM1676                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[1]_OTERM1678                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[1]_OTERM1680                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[1]_OTERM1682                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[2]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[2]_OTERM1724                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[2]_OTERM1726                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[2]_OTERM1728                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[2]_OTERM1730                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[3]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[3]_OTERM1716                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[3]_OTERM1718                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[3]_OTERM1720                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[3]_OTERM1722                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[4]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[4]_OTERM1812                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[4]_OTERM1814                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[4]_OTERM1816                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[4]_OTERM1818                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[5]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[5]_OTERM1796                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[5]_OTERM1798                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[5]_OTERM1800                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[5]_OTERM1802                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[6]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[6]_OTERM1820                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[6]_OTERM1822                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[6]_OTERM1824                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[6]_OTERM1826                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[7]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[7]_OTERM1804                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[7]_OTERM1806                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[7]_OTERM1808                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[7]_OTERM1810                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[8]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[8]_OTERM1644                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[8]_OTERM1646                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[8]_OTERM1648                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[8]_OTERM1650                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[9]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[9]_OTERM1668                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[9]_OTERM1670                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[9]_OTERM1672                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[9]_OTERM1674                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[10]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[10]_OTERM1708                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[10]_OTERM1710                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[10]_OTERM1712                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[10]_OTERM1714                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[11]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[11]_OTERM1700                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[11]_OTERM1702                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[11]_OTERM1704                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[11]_OTERM1706                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[12]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[12]_OTERM1780                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[12]_OTERM1782                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[12]_OTERM1784                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[12]_OTERM1786                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[13]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[13]_OTERM1764                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[13]_OTERM1766                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[13]_OTERM1768                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[13]_OTERM1770                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[14]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[14]_OTERM1788                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[14]_OTERM1790                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[14]_OTERM1792                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[14]_OTERM1794                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[15]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[15]_OTERM1772                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[15]_OTERM1774                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[15]_OTERM1776                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[15]_OTERM1778                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[16]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[16]_OTERM1636                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[16]_OTERM1638                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[16]_OTERM1640                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[16]_OTERM1642                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[17]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[17]_OTERM1660                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[17]_OTERM1662                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[17]_OTERM1664                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[17]_OTERM1666                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[18]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[18]_OTERM1692                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[18]_OTERM1694                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[18]_OTERM1696                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[18]_OTERM1698                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[19]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[19]_OTERM1684                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[19]_OTERM1686                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[19]_OTERM1688                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[19]_OTERM1690                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[20]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[20]_OTERM1748                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[20]_OTERM1750                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[20]_OTERM1752                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[20]_OTERM1754                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[21]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[21]_OTERM1732                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[21]_OTERM1734                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[21]_OTERM1736                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[21]_OTERM1738                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[22]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[22]_OTERM1756                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[22]_OTERM1758                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[22]_OTERM1760                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[22]_OTERM1762                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[23]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[23]_OTERM1740                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[23]_OTERM1742                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[23]_OTERM1744                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[23]_OTERM1746                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[0]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[0]_OTERM2116                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[0]_OTERM2714                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[0]_OTERM2716                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[0]_OTERM2718                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[1]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[1]_OTERM2122                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[1]_OTERM2726                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[1]_OTERM2728                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[1]_OTERM2730                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[2]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[2]_OTERM2128                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[2]_OTERM2702                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[2]_OTERM2704                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[2]_OTERM2706                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[3]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[3]_OTERM2130                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[3]_OTERM2690                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[3]_OTERM2692                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[3]_OTERM2694                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[4]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[4]_OTERM2140                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[4]_OTERM2678                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[4]_OTERM2680                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[4]_OTERM2682                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[5]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[5]_OTERM2142                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[5]_OTERM2666                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[5]_OTERM2668                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[5]_OTERM2670                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[6]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[6]_OTERM2162                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[6]_OTERM2654                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[6]_OTERM2656                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[6]_OTERM2658                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[7]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[7]_OTERM2160                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[7]_OTERM2642                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[7]_OTERM2644                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[7]_OTERM2646                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[8]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[8]_OTERM2118                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[8]_OTERM2708                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[8]_OTERM2710                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[8]_OTERM2712                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[9]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[9]_OTERM2124                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[9]_OTERM2720                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[9]_OTERM2722                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[9]_OTERM2724                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[10]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[10]_OTERM2132                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[10]_OTERM2696                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[10]_OTERM2698                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[10]_OTERM2700                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[11]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[11]_OTERM2134                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[11]_OTERM2684                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[11]_OTERM2686                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[11]_OTERM2688                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[12]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[12]_OTERM2144                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[12]_OTERM2672                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[12]_OTERM2674                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[12]_OTERM2676                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[13]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[13]_OTERM2146                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[13]_OTERM2660                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[13]_OTERM2662                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[13]_OTERM2664                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[14]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[14]_OTERM2158                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[14]_OTERM2648                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[14]_OTERM2650                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[14]_OTERM2652                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[15]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[15]_OTERM2156                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[15]_OTERM2636                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[15]_OTERM2638                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[15]_OTERM2640                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[16]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[16]_OTERM2120                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[16]_OTERM2582                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[16]_OTERM2584                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[16]_OTERM2586                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[16]_OTERM2588                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[16]_OTERM2590                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[16]_OTERM2592                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[17]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[17]_OTERM2126                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[17]_OTERM2594                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[17]_OTERM2596                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[17]_OTERM2598                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[18]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[18]_OTERM2136                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[18]_OTERM2600                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[18]_OTERM2602                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[18]_OTERM2604                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[19]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[19]_OTERM2138                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[19]_OTERM2606                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[19]_OTERM2608                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[19]_OTERM2610                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[20]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[20]_OTERM2148                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[20]_OTERM2624                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[20]_OTERM2626                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[20]_OTERM2628                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[21]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[21]_OTERM2150                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[21]_OTERM2612                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[21]_OTERM2614                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[21]_OTERM2616                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[22]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[22]_OTERM2154                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[22]_OTERM2630                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[22]_OTERM2632                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[22]_OTERM2634                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[23]                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[23]_OTERM2152                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[23]_OTERM2618                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[23]_OTERM2620                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[23]_OTERM2622                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~49                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~52                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~55                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~58                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~60                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~62                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0[1]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0[1]_OTERM1634                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0[5]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0[5]_OTERM1622                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0[5]_OTERM1624                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0[5]_OTERM1626                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0[5]_OTERM1628                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0[5]_OTERM1630                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0~0                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0~0_RESYN1251_BDD1252                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0~1                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0~1_RESYN1255_BDD1256                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0|result~0                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck1|result~0                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|LessThan0~1                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|LessThan1~3                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|LessThan1~4                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always2~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always2~0_RESYN1163_BDD1164                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always2~0_RESYN1165_BDD1166                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always2~0_RESYN1167_BDD1168                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4i~1                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4i~4                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; hdmi_config:hdmi_config|Mux22~0                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; hdmi_config:hdmi_config|Mux24~25                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~1                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~1_OTERM1874                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~5_OTERM1872                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~9                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~9_OTERM1870                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~13                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~13_OTERM1868                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~17                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~17_OTERM1866                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~21                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~21_OTERM1864                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~25                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~25_OTERM1862                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~29                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~29_OTERM1860                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~33                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~33_OTERM1858                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~37                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~37_OTERM1856                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~41                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~41_OTERM1854                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~45                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~45_OTERM1852                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM1850                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~53                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~53_OTERM1848                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~57                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~57_OTERM1846                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~61                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~61_OTERM1844                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~65                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~65_OTERM1842                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~69                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~69_OTERM1840                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~73                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~73_OTERM1838                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~77                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~77_OTERM1836                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~81                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~81_OTERM1834                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~85                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~85_OTERM1832                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~89                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~89_NEW_REG1827_RTM01829                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~89_OTERM1828                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM01830                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM01830                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~90                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add17~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add18~0                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add18~1                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add18~2                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add18~3                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add18~4                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add19~45                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add20~54                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add22~6                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add24~34                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~0                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~1                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~2                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~2_RESYN997_BDD998                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~2_RESYN999_BDD1000                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~3                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~4                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~4_RESYN2835_BDD2836                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~5                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~6                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~7                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~7_RESYN1003_BDD1004                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~7_RESYN1005_BDD1006                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~8                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~9                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~10                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~10_RESYN1007_BDD1008                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~10_RESYN1009_BDD1010                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~0                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~1                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~1_RESYN2829_BDD2830                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~2                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~3                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~3_RESYN2831_BDD2832                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~4                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~5                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~5_RESYN995_BDD996                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~0                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~1                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~5                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~5_RESYN1011_BDD1012                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~6                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~7                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~8                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~8_RESYN1013_BDD1014                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~9                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~10                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal15~10_RESYN2837_BDD2838                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|ShiftRight0~0                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[0]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[1]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[2]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[3]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[4]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[5]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[6]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[7]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[8]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[9]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[10]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[11]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[12]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[13]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[14]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[15]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[16]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[17]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[18]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[19]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[20]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[21]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_osd_start~3                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~3                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~4                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~4_RESYN2833_BDD2834                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~8                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~8_RESYN1201_BDD1202                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~8_RESYN1203_BDD1204                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~6                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~6_RESYN1019_BDD1020                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~7                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~7_RESYN1217_BDD1218                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~7_RESYN1219_BDD1220                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~8                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~8_RESYN1221_BDD1222                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~8_RESYN1223_BDD1224                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~12                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~12_RESYN1021_BDD1022                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~13                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~13_RESYN1225_BDD1226                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~13_RESYN1227_BDD1228                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~13                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixsz~3                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixsz~3_RESYN1215_BDD1216                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_cnt[13]~4                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_cnt[13]~4_RESYN1229_BDD1230                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_cnt~5                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Add17~6                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Add19~21                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Add20~62                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Add22~26                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Add24~34                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Equal12~0                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|h_osd_start~5                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|osd_hcnt2~1                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|osd_vcnt~10                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|v_cnt~4                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~3                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~3                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~0                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~12                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~18                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~19                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~20                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~21                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~23                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~26                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~32                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~35                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~40                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~42                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~43                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~45                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~46                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~47                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~48                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~49                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~51                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~56                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~57                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~59                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~62                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~63                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~64                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~65                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~66                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~67                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~68                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~70                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~71                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~73                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~75                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~76                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~78                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~103                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~104                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~105                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~106                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~107                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~108                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~109                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~112                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~118                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~119                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~120                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~121                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~122                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~123                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~124                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~126                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~128                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~130                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~131                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~132                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~133                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~134                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~135                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~136                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~137                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~33                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~34                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~35                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~38                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~39                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~64                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~65                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~66                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~68                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~69                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~70                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~71                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~74                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~76                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~77                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~78                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~79                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~80                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~81                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~107                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~108                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~109                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~110                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~112                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~113                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~114                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~116                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~117                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~118                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~119                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~146                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~147                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~148                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~175                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~176                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~177                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~178                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~180                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~181                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~182                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~207                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~209                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~210                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~235                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~236                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~237                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~238                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~239                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~240                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~241                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~263                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~264                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~265                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~266                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~267                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~268                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~290                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~291                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~292                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~293                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~319                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~320                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~321                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~322                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~344                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~345                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~346                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~347                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~348                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~373                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~374                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~399                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~400                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~401                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~402                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~403                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~428                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~429                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~430                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~431                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~456                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~10                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~11                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|Add1~22               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~2 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add6~62                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add10~33                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add21~1                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Equal5~7                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|LessThan5~9                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Selector39~0                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac~12                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Add1~6                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Add2~6                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Add3~6                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux7~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux15~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux23~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|Add2~18                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter~6                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vde~3                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vde~4                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vde~5                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vde~5_RESYN983_BDD984                                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vde~5_RESYN985_BDD986                                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vde~6                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vde~7                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vde~7_RESYN987_BDD988                                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vde~7_RESYN989_BDD990                                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_out|Add3~24                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_out|Add3~25                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_out|Add3~26                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_out|Add3~31                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_out|Add3~32                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add5~3                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add5~3_RESYN1191_BDD1192                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~21                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~21_RESYN2839_BDD2840                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~36                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~36_RTM01620                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~39                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~39_RTM01619                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~39_RTM01619                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb_1g[5]                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[4]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[4]_OTERM1588                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[4]_OTERM1590                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[5]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM1608                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM1610                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM1616                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM1618                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[7]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]_OTERM1604                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]_OTERM1606                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]_OTERM1614                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[9]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM1586                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM1592                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM1594                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM1602                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM1612                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[11]                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[12]                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[12]_OTERM1598                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[12]_OTERM1600                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[13]                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[14]                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[14]_OTERM1596                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_h_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Mult13~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[1]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[2]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[3]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[4]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[5]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[6]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[7]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[8]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[9]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[10]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[11]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[12]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[13]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[14]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[15]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[16]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[17]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[18]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[19]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[20]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[21]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[22]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[23]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_12                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add155~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add156~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add153~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add154~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add151~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add152~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_hpixq[0].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[3].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Mult12~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[0]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[0]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[1]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[1]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[2]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[2]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[3]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[3]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[4]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[4]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[5]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[5]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[6]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[6]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[7]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[7]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[8]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[9]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[10]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[11]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[12]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[13]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_v_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_12                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_v_poly_dr2[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a0                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a1                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a2                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a3                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a4                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a5                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a6                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a7                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[8]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a8                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[9]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a9                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[10]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a10                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[11]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a11                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[12]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a12                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[13]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a13                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[14]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a14                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[15]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a15                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[16]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a16                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[17]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a17                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[18]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a18                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[19]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a19                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[20]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a20                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[21]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a21                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[22]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a22                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[23]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a23                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[24]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a24                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[25]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a25                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[26]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a26                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[27]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a27                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[28]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a28                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[29]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a29                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[30]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a30                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[31]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a31                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[32]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a32                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[33]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a33                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[34]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a34                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[35]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ram_block1a35                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add211~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add212~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add209~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add210~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add207~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add208~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_vpixq1[0].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[0]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[0]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[1]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[1]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[2]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[2]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[3]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[3]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[4]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[4]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[5]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[5]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[6]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[6]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[7]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[7]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[8]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[8]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[9]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[9]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[10]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[10]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[11]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[11]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[12]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[12]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[13]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[13]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[14]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[14]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[15]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[15]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[0]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[0]                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[0]~_Duplicate_1                                                                                                                   ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[0]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[1]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[1]                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[1]~_Duplicate_1                                                                                                                   ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[1]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[2]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[2]                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[2]~_Duplicate_1                                                                                                                   ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[2]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[3]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[3]                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[3]~_Duplicate_1                                                                                                                   ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[3]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[4]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[4]                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[4]~_Duplicate_1                                                                                                                   ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[4]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[5]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[5]                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[5]~_Duplicate_1                                                                                                                   ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[5]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[6]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[6]                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[6]~_Duplicate_1                                                                                                                   ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[6]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[7]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[7]                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[7]~_Duplicate_1                                                                                                                   ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[7]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[8]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[8]                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[8]~_Duplicate_1                                                                                                                   ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[8]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[9]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[9]                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[9]~_Duplicate_1                                                                                                                   ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[9]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[10]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[10]                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[10]~_Duplicate_1                                                                                                                  ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[10]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[11]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[11]                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[11]~_Duplicate_1                                                                                                                  ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[11]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[12]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[12]                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[12]~_Duplicate_1                                                                                                                  ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[12]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[13]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[13]                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[13]~_Duplicate_1                                                                                                                  ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[13]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[14]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[14]                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[14]~_Duplicate_1                                                                                                                  ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[14]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[15]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_new[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[15]                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[15]~_Duplicate_1                                                                                                                  ; Q                ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[15]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[0]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[0]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[1]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[1]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[2]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[2]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[3]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[3]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[4]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[4]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[5]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[5]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[6]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[6]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[7]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[7]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[8]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[8]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[9]                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[9]~SCLR_LUT                                                                                                                          ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[10]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[10]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[11]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[11]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[12]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[12]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[13]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[13]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[14]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[14]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[15]                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|shifted_old[0]                                                                               ; AX               ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[15]~SCLR_LUT                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|mt32_lcd_pix                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0|altsyncram_mrk1:auto_generated|ram_block1a0                                                                                                      ; PORTBDATAOUT     ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr[0]                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[0]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr[1]                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[1]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr[2]                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[2]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr[3]                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[3]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr[4]                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[4]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr[5]                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[5]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr[6]                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[6]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr[7]                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[7]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr[8]                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[8]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr[9]                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_addr[9]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr[9]                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[9]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr[10]                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_addr[10]~_Duplicate_1                                                                                                                                                 ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr[10]                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[10]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr[11]                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[11]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_addr[12]                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[12]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_cas                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_cas~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_cas                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nCAS~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_clk                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CLK~output                                                                                                                                                                                 ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_1                                                                                                                                                ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                                                                                                                               ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_1                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_2                                                                                                                                                ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_1                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_1                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_2                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_3                                                                                                                                                ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_2                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_2                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_3                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_4                                                                                                                                                ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_3                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_3                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_4                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_5                                                                                                                                                ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_4                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_4                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_5                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_6                                                                                                                                                ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_5                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_5                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_6                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_7                                                                                                                                                ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_6                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_6                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_7                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_8                                                                                                                                                ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_7                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_7                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_8                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_9                                                                                                                                                ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_8                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_8                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_9                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_10                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_9                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_9                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_10                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_11                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_10                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_10                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_11                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_12                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_11                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_11                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_12                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_13                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_12                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_12                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_13                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_14                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_13                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_13                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_14                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_15                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_14                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_14                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_15                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_15                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~reg0                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[1]~reg0                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[2]~reg0                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[3]~reg0                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[4]~reg0                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[5]~reg0                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[6]~reg0                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[7]~reg0                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[8]~reg0                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[9]~reg0                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[10]~reg0                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[11]~reg0                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[12]~reg0                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[13]~reg0                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[14]~reg0                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_data[15]~reg0                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_dqm[0]                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQML~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_dqm[1]                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQMH~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_ras                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_ras~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_ras                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nRAS~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_we                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram_ctrl:ram1|sd_we~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; emu:emu|sdram_ctrl:ram1|sd_we                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nWE~output                                                                                                                                                                                 ; I                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[0]                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[0]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[1]                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[1]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[2]                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[2]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[3]                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[3]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[4]                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[4]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[5]                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[5]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[6]                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[6]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[7]                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[7]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[8]                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[8]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[9]                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[9]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[10]                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[10]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[11]                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[11]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[12]                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[12]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[13]                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[13]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[14]                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[14]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_reg[15]                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[15]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[0]                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a0                                                                        ; PORTBDATAOUT     ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[1]                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a1                                                                        ; PORTBDATAOUT     ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[2]                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a2                                                                        ; PORTBDATAOUT     ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[3]                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a3                                                                        ; PORTBDATAOUT     ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[4]                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a4                                                                        ; PORTBDATAOUT     ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[5]                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a5                                                                        ; PORTBDATAOUT     ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[6]                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a6                                                                        ; PORTBDATAOUT     ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[7]                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a7                                                                        ; PORTBDATAOUT     ;                       ;
; hdmi_out_d[0]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[0]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[1]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[1]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[2]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[2]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[3]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[3]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[4]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[4]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[5]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[5]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[6]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[6]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[7]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[7]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[8]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[8]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[9]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[9]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[10]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[10]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[11]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[11]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[12]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[12]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[13]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[13]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[14]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[14]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[15]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[15]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[16]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[16]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[17]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[17]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[18]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[18]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[19]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[19]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[20]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[20]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[21]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[21]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[22]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[22]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[23]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[23]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_de                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_DE~output                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_hs                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_HS~output                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_vs                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; hdmi_out_vs~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; hdmi_out_vs                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_VS~output                                                                                                                                                                                ; I                ;                       ;
; ascal:ascal|i_pix.b[0]_OTERM2504                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[1]_OTERM2498                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[2]_OTERM2492                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[3]_OTERM2486                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[4]_OTERM2480                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[5]_OTERM2474                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[6]_OTERM2468                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM2460                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM2464_OTERM2732                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[0]_OTERM2528                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[1]_OTERM2522                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[2]_OTERM2516                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[3]_OTERM2510                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[4]_OTERM2454                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[5]_OTERM2448                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[6]_OTERM2442                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM2430                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM2438_OTERM2734                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[0]_OTERM2578                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[1]_OTERM2572                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[2]_OTERM2566                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[3]_OTERM2560                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[4]_OTERM2554                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[5]_OTERM2548                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[6]_OTERM2542                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM2534                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM2538_OTERM2736                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; HSET[5]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; HSET[5]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; HSET[6]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; HSET[6]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; LFB_BASE[4]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[4]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; LFB_BASE[9]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[9]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; VSET[0]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; VSET[0]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; acx_att[1]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; acx_att[1]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; alsa:alsa|acc[16]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[16]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[17]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[17]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[18]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[18]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[20]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[20]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[21]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[21]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[22]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[22]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[23]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[23]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[25]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[25]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[26]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[26]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[28]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[28]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[30]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[30]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[31]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[31]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|buf_len[6]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[6]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; alsa:alsa|buf_len[10]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[10]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|buf_len[14]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[14]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|buf_wptr[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|data2[0]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[0]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; alsa:alsa|data2[25]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[25]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[32]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[32]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[34]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[34]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[35]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[35]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[36]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[36]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[37]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[37]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[38]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[38]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[46]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[46]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[49]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[49]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[51]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[51]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[60]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[60]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|spicnt[2]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|spicnt[2]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|spicnt[3]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|spicnt[3]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|spicnt[5]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|spicnt[5]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|cntr_uhf:cntr1|counter_reg_bit[1]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|cntr_uhf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                ;                  ;                       ;
; ascal:ascal|avl_read_sr                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|avl_read_sr~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|avl_write_sr                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|avl_write_sr~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_acpt[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_acpt[2]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_acpt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_acpt[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrsi[18]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[18]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_adrsi[21]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[21]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_adrsi[22]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[22]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_de_delay[2]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_delay[2]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; ascal:ascal|i_hacc[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[6]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[10]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hbcpt[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hbcpt[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hbcpt[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hbcpt[1]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hburst[0]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hburst[0]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_hburst[3]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hburst[3]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_hburst[4]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hburst[4]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_hcpt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hcpt[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[5]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hcpt[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[6]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hcpt[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[7]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hcpt[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[10]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hcpt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[11]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hnp4                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hnp4~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_hpix1.g[2]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix1.g[2]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_hsize[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hsize[1]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hsize[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hsize[3]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hsize[7]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hsize[7]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_lrad[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lrad[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_lrad[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lrad[2]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_lrad[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lrad[5]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_lrad[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lrad[7]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_lwad[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lwad[0]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_lwad[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lwad[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_lwad[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lwad[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_lwad[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lwad[7]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pce                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_pce~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM2436                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_pix.g[7]_OTERM2436~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[14]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[14]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[22]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[22]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[29]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[29]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[34]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[34]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[59]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[59]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[62]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[62]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[71]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[71]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[99]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[99]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_vacc[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vacc[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vacc[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vacc[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vacc[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vacc[10]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_vacc[12]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vacc[12]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_vcpt[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[2]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vcpt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vcpt[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vcpt[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[6]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_ven5                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_ven5~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_vmax[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vmax[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vmax[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vmax[5]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vmax[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vmax[6]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vmax[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vmax[7]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vmax[8]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vmax[8]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vmaxmin[1]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vmaxmin[1]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_vmaxmin[3]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vmaxmin[3]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_vnp                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vnp~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_vsize[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vsize[2]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_vsize[8]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vsize[8]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_wad[0]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[0]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_wad[1]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[1]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_write                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_write~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_acpt4[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_acpt4[3]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_dcpt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcpt[11]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_dcptv[1][2]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcptv[1][2]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; ascal:ascal|o_divcpt[4]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_divcpt[4]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|o_dshi[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dshi[0]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_hbcpt[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[3]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_ibuf0[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_ibuf0[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_ibuf0[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_ibuf0[1]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_ibuf1[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_ibuf1[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_ibuf1[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_ibuf1[1]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_obuf1[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_obuf1[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_obuf1[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_obuf1[1]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_shift[138]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[138]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|o_shift[139]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[139]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|poly_tdw[2]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|poly_tdw[2]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|poly_tdw[4]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|poly_tdw[4]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[9]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|IIR_filter:IIR_filter|inp[9]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|pre_out[9]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|pre_out[9]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|pre_out[4]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_r|pre_out[4]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|cl2[1]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|cl2[1]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; audio_out:audio_out|cl2[10]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|cl2[10]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; audio_out:audio_out|cl2[12]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|cl2[12]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; audio_out:audio_out|cl2[13]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|cl2[13]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[1]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[3]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[3]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[4]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[4]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[5]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[5]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[3]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|subframe_count_q[3]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[6]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|subframe_count_q[6]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; cfg_custom_p1[3]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p1[3]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; cfg_custom_p2[1]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; cfg_custom_p2[4]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[4]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; cfg_custom_p2[9]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[9]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; cfg_custom_p2[13]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[13]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; cfg_custom_p2[21]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[21]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; cfg_custom_p2[25]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[25]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; cmd[0]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cmd[0]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; cnt[1]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cnt[1]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; cnt[3]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cnt[3]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; cnt[7]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cnt[7]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; coef_data[2]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; coef_data[2]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; csync:csync_hdmi|h_cnt[1]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[1]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; csync:csync_hdmi|h_cnt[4]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[4]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; csync:csync_hdmi|h_cnt[7]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[7]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; csync:csync_hdmi|h_cnt[11]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[11]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; csync:csync_hdmi|h_cnt[14]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[14]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; csync:csync_hdmi|h_cnt[15]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[15]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; csync:csync_hdmi|prev_hs                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|prev_hs~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; csync:csync_vga|h_cnt[4]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_vga|h_cnt[4]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; csync:csync_vga|h_cnt[12]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_vga|h_cnt[12]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; deb_osd[1]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; deb_osd[1]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; div[9]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; div[9]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; div[11]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; div[11]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; div[14]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; div[14]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; div[31]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; div[31]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; emu:emu|IIR_filter:lpf3275|inp[7]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|IIR_filter:lpf3275|inp[7]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|IIR_filter:lpf3275|inp[12]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|IIR_filter:lpf3275|inp[12]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|IIR_filter:lpf3275|inp[15]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|IIR_filter:lpf3275|inp[15]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|IIR_filter:lpf4400|inp[2]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|IIR_filter:lpf4400|inp[2]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|IIR_filter:lpf4400|inp[3]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|IIR_filter:lpf4400|inp[3]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|IIR_filter:lpf4400|inp[14]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|IIR_filter:lpf4400|inp[14]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|amiga_clk:amiga_clk|c1                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|amiga_clk:amiga_clk|c1~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|amiga_clk:amiga_clk|cck                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|amiga_clk:amiga_clk|cck~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|amiga_clk:amiga_clk|clk7_cnt[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|amiga_clk:amiga_clk|clk7_cnt[1]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|amiga_clk:amiga_clk|shifter[1]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|amiga_clk:amiga_clk|shifter[1]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|amiga_clk:amiga_clk|shifter[3]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|amiga_clk:amiga_clk|shifter[3]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[18]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[18]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[30]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[30]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[40]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[40]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|c_as                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|c_as~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|Ir[14]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|Ir[14]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|Ird[7]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|Ird[7]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|Ird[13]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|Ird[13]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|Vpai                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|Vpai~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|addrOe                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|addrOe~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|bciByte                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|bciByte~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase.S0                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase.S0~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase.S2                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase.S2~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase.SRMC_RES                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase.SRMC_RES~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|eCntr[0]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|eCntr[0]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Abh[6]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Abh[6]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Dbd[1]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Dbd[1]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Dbd[15]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Dbd[15]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Dbh[13]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Dbh[13]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Dbl[14]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Dbl[14]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|actualRx[0]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|actualRx[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|aob[4]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|aob[4]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|aob[6]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|aob[6]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|aob[14]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|aob[14]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|aob[22]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|aob[22]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[0]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[5]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[5]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[6]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[6]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[8]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[8]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[14]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[14]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[16]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[16]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[21]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[21]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[22]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[22]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[26]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[26]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|dbh2Pch                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|dbh2Pch~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[2]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[2]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[3]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[3]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[4]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[4]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[6]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[6]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[7]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[7]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[8]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[8]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[10]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[10]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[11]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[11]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[13]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[13]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[14]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[14]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[15]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[15]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|isByte                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|isByte~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|pswCcr[1]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|pswCcr[1]~DUPLICATE                                                                                                ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[2]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[2]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[4]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[4]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[7]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[7]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[10]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[10]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[14]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[14]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[15]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[15]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|ftu[13]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|ftu[13]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|microLatch[0]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|microLatch[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.ath2Dbh                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.ath2Dbh~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.atl2Dbl                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.atl2Dbl~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.auCntrl[1]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.auCntrl[1]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.auCntrl[2]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.auCntrl[2]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.dbh2ryh                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.dbh2ryh~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.dbl2rxl                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.dbl2rxl~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.dobCtrl[0]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.dobCtrl[0]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.dobCtrl[1]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.dobCtrl[1]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[3]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[3]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[21]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[21]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[32]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[32]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[33]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[33]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[36]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[36]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[37]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[37]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[39]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[39]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[40]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[40]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[47]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[47]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[51]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[51]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[52]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[52]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[62]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[62]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[65]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[65]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|pswI[0]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|pswI[0]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|pswI[2]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|pswI[2]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rIpl[2]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rIpl[2]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|sequencer:sequencer|rIllegal                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|sequencer:sequencer|rIllegal~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|sequencer:sequencer|rInterrupt                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|sequencer:sequencer|rInterrupt~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|sequencer:sequencer|rTrace                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|sequencer:sequencer|rTrace~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState.T2                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState.T2~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state.CPU_SM_FILL3                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state.CPU_SM_FILL3~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state.CPU_SM_FILL4                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state.CPU_SM_FILL4~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_adr[2]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_adr[2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_adr[3]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_adr[3]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_adr[4]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_adr[4]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_state.SDR_SM_INIT0                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_state.SDR_SM_INIT0~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ddram_ctrl:ram2|state[2]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ddram_ctrl:ram2|state[2]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|div[0]~reg1                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|div[0]~reg1DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|div[1]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|div[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|div[2]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|div[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|div[3]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|div[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|present[0]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|present[0]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|present[1]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|present[1]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hbl_r[2]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hbl_r[2]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|hbl_r[3]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hbl_r[3]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|hbl_r[10]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hbl_r[10]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|hcnt[1]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hcnt[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hcnt[4]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hcnt[4]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hcnt[6]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hcnt[6]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hcnt[9]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hcnt[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hcnt[11]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hcnt[11]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|hend[0]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hend[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_ext:hps_ext|byte_cnt[0]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_ext:hps_ext|byte_cnt[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_ext:hps_ext|byte_cnt[2]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_ext:hps_ext|byte_cnt[2]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_ext:hps_ext|byte_cnt[3]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_ext:hps_ext|byte_cnt[3]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_ext:hps_ext|cmd[0]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_ext:hps_ext|cmd[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_ext:hps_ext|cmd[3]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_ext:hps_ext|cmd[3]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_ext:hps_ext|ide_addr[0]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_ext:hps_ext|ide_addr[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_ext:hps_ext|ide_addr[1]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_ext:hps_ext|ide_addr[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_ext:hps_ext|ide_addr[2]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_ext:hps_ext|ide_addr[2]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|joystick_0[7]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|joystick_0[7]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|joystick_1[7]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|joystick_1[7]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[40]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[40]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[41]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[41]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[43]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[43]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[44]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[44]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|uio_block.cmd[0]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|uio_block.cmd[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|uio_block.cmd[4]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|uio_block.cmd[4]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~reg1DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~reg1DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]~reg1DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[5]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[5]~reg1DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[6]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[6]~reg1DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[7]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[7]~reg1DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[9]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[9]~reg1DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[13]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[13]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[15]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[15]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[15]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[15]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[17]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[17]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[18]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[18]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[18]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[18]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[19]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[19]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[19]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[19]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[22]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[22]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[24]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[24]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[28]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[28]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[29]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[29]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[31]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[31]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[31]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[31]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[3]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[3]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[4]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[4]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[6]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[6]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[8]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[8]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[12]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[12]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[15]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[15]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[23]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[23]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[31]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[31]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[2]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[2]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[4]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[4]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[7]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[7]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[11]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[11]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[15]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[15]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[21]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[21]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[18]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[18]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[20]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[20]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[26]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[26]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[31]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[31]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[0]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[0]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[25]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[25]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[27]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[27]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[28]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[28]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[9]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[9]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[9]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[9]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[12]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[12]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[18]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[18]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[25]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[25]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[28]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[28]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[30]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[30]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hsize[9]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hsize[9]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|led_cnt[1]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|led_cnt[1]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|led_cnt[4]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|led_cnt[4]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|best_hdiwstop[1]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|best_hdiwstop[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|best_hdiwstop[2]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|best_hdiwstop[2]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|best_hdiwstrt[5]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|best_hdiwstrt[5]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplcon0_delayed[2]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplcon0_delayed[2]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplcon0_delayed[4]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplcon0_delayed[4]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|ddfrun                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|ddfrun~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|ddfseq[1]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|ddfseq[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|ddfseq[2]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|ddfseq[2]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|ddfseq[3]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|ddfseq[3]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width_cnt[0]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width_cnt[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width_cnt[1]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width_cnt[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width_cnt[2]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width_cnt[2]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width_cnt[5]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width_cnt[5]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width_cnt[8]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width_cnt[8]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|bus_ena~0_OTERM1554                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|bus_ena~0_OTERM1554DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprite[1]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprite[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprsel[0]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprsel[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|minimig:minimig|cart:CART1|stealth                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|cart:CART1|stealth~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|scroller[37]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|scroller[37]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|scroller[42]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|scroller[42]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|scroller[43]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|scroller[43]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|scroller[62]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|scroller[62]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|sh_scroller[2]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|sh_scroller[2]~DUPLICATE                                                                          ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|sh_scroller[5]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|sh_scroller[5]~DUPLICATE                                                                          ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|sh_scroller[6]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|sh_scroller[6]~DUPLICATE                                                                          ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2|scroller[2]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2|scroller[2]~DUPLICATE                                                                             ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2|scroller[19]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2|scroller[19]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2|scroller[25]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2|scroller[25]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2|scroller[54]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2|scroller[54]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2|scroller[61]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2|scroller[61]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft3|scroller[22]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft3|scroller[22]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft3|scroller[49]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft3|scroller[49]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4|scroller[0]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4|scroller[0]~DUPLICATE                                                                             ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4|scroller[2]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4|scroller[2]~DUPLICATE                                                                             ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4|scroller[6]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4|scroller[6]~DUPLICATE                                                                             ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4|scroller[11]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4|scroller[11]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4|scroller[24]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4|scroller[24]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4|scroller[53]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4|scroller[53]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft5|scroller[22]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft5|scroller[22]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft5|scroller[38]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft5|scroller[38]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft6|scroller[52]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft6|scroller[52]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|scroller[26]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|scroller[26]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|scroller[34]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|scroller[34]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|scroller[45]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|scroller[45]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|scroller[55]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|scroller[55]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|scroller[58]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|scroller[58]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|sh_scroller[2]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|sh_scroller[2]~DUPLICATE                                                                          ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|sh_scroller[3]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|sh_scroller[3]~DUPLICATE                                                                          ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|scroller[16]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|scroller[16]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|scroller[34]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|scroller[34]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|scroller[41]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|scroller[41]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|scroller[50]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|scroller[50]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|sh_scroller[6]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|sh_scroller[6]~DUPLICATE                                                                          ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|pf1h_del[5]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|pf1h_del[5]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[2]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[2]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[3]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[3]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[4]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[4]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[5]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[5]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[7]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[7]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|minimig:minimig|denise:DENISE1|hpos[3]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|denise:DENISE1|hpos[3]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|minimig:minimig|minimig_syscontrol:CONTROL1|reset                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|minimig_syscontrol:CONTROL1|reset~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|minimig:minimig|minimig_syscontrol:CONTROL1|rst_cnt[2]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|minimig_syscontrol:CONTROL1|rst_cnt[2]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|lencnt[7]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|lencnt[7]~DUPLICATE                                                                                                ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|lencnt[5]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|lencnt[5]~DUPLICATE                                                                                                ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|lencnt[13]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|lencnt[13]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|IO_WAIT                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|IO_WAIT~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|cmd_cnt[0]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|cmd_cnt[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|cmd_cnt[1]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|cmd_cnt[1]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|empty                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|empty~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|rpm_pulse_cnt[0]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|rpm_pulse_cnt[0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|rpm_pulse_cnt[2]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|rpm_pulse_cnt[2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[0]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[10]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[10]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|_djoy1[0]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|userio:USERIO1|_djoy1[0]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|_djoy1[1]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|userio:USERIO1|_djoy1[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|_djoy1[2]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|userio:USERIO1|_djoy1[2]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|_djoy2[3]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|userio:USERIO1|_djoy2[3]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|cmd[1]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|userio:USERIO1|cmd[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|cmd[2]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|userio:USERIO1|cmd[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[2]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|userio:USERIO1|host_adr[2]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[6]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|userio:USERIO1|host_adr[6]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[13]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|userio:USERIO1|host_adr[13]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[14]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|userio:USERIO1|host_adr[14]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[16]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|userio:USERIO1|host_adr[16]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[18]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|userio:USERIO1|host_adr[18]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[19]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|userio:USERIO1|host_adr[19]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[22]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|userio:USERIO1|host_adr[22]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[23]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|minimig:minimig|userio:USERIO1|host_adr[23]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|clk_rate[0].clkr.cnt_tmp[0]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|clk_rate[0].clkr.cnt_tmp[0]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|clk_rate[0].clkr.cnt_tmp[3]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|clk_rate[0].clkr.cnt_tmp[3]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|clk_rate[0].clkr.cnt_tmp[4]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|clk_rate[0].clkr.cnt_tmp[4]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.cnt_tmp[0]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.cnt_tmp[0]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.cnt_tmp[1]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.cnt_tmp[1]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.cnt_tmp[3]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.cnt_tmp[3]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.old_clk                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.old_clk~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|hcnt[7]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|hcnt[7]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[1]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[3]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[3]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2c_slave.cnt[1]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2c_slave.cnt[1]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2c_slave.cnt[2]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2c_slave.cnt[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2c_slave.old_scl                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2c_slave.old_scl~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_cnt[0]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_cnt[0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_cnt[3]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_cnt[3]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|mt32_newmode                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|mt32_newmode~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|vcnt[0]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|vcnt[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|old_l1[2]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|old_l1[2]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|old_l1[9]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|old_l1[9]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|old_l1[15]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|old_l1[15]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|chip48_1[14]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|chip48_1[14]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|chip48_2[9]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|chip48_2[9]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|chipRD[1]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|chipRD[1]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|chipRD[3]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|chipRD[3]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|chipRD[4]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|chipRD[4]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|chipRD[5]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|chipRD[5]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|chipRD[6]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|chipRD[6]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|chipRD[8]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|chipRD[8]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|chipRD[9]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|chipRD[9]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|chipRD[10]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|chipRD[10]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|chipRD[11]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|chipRD[11]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|chipRD[12]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|chipRD[12]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|chipRD[14]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|chipRD[14]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state.CPU_SM_FILL4                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state.CPU_SM_FILL4~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_dtag_we                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_dtag_we~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|initstate[1]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|initstate[1]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|initstate[2]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|initstate[2]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|initstate[3]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|initstate[3]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|reset_cnt[0]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|reset_cnt[0]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|reset_cnt[5]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|reset_cnt[5]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_chip[2]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|sdata_chip[2]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_chip[4]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|sdata_chip[4]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sdata_chip[5]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|sdata_chip[5]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sdram_state[0]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|sdram_state[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sdram_state[1]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|sdram_state[1]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sdram_state[2]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|sdram_state[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|sdram_ctrl:ram1|sdram_state[3]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_ctrl:ram1|sdram_state[3]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|vbl_t[6]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|vbl_t[6]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|vbl_t[8]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|vbl_t[8]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|vcnt[1]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|vcnt[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|vcnt[2]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|vcnt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|vcnt[5]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|vcnt[5]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|vcnt[7]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|vcnt[7]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|vcnt[8]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|vcnt[8]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|vend[0]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|vend[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[0]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[0]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|hcpt[0]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hcpt[0]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|hcpt[4]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hcpt[4]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|hsize[5]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hsize[5]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|hsize[8]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hsize[8]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[6]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[6]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[7]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[7]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[9]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[9]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|arx_o[12]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|arx_o[12]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[3]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[3]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[6]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[6]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|run                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|run~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[5]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[5]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[7]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[7]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[10]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[10]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[11]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[11]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[13]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[13]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[16]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[16]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[19]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[19]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[21]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[21]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[2]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[2]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[3]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[3]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[5]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[5]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[10]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[10]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[1]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[3]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[3]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[4]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[4]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[5]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[5]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[7]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[7]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[10]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[10]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[13]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[13]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[16]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[16]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[17]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[17]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[20]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[20]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[21]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[21]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[22]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[22]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|vsize[5]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vsize[5]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_G[7]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_G[7]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_R[2]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_R[2]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_VS                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_VS~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[2]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[2]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[4]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[4]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|VBlank_out                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|VBlank_out~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|ctr[0]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|ctr[0]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|ctr[1]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|ctr[1]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[10]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[10]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[11]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[11]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~9_OTERM2092                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~9_OTERM2092DUPLICATE                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~13_OTERM2090                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~13_OTERM2090DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~17_OTERM2088                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add13~17_OTERM2088DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[22]_OTERM2024                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[22]_OTERM2024~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[0]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[0]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[4]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[4]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[7]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[7]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[15]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[15]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[8]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[8]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[20]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[20]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[0]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[0]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[10]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[10]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[11]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[11]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[14]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[14]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[17]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[17]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[21]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[21]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[0]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[8]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[8]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[14]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[14]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[22]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[22]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[13]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[13]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[16]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[16]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[17]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[17]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[16]_OTERM2588                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[16]_OTERM2588~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0[5]_OTERM1624                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0[5]_OTERM1624~DUPLICATE                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0[5]_OTERM1626                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op0[5]_OTERM1626~DUPLICATE                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[0]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[3]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[3]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[6]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[6]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[1]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[7]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[7]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[13]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[13]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[19]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[19]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[17]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[17]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[17]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[17]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[18]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[18]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[19]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[19]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[20]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[20]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[22]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[22]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[4]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[4]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[13]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[13]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[15]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[15]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[17]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[17]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[18]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[18]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[19]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[19]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[2]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[10]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[10]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[1]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[2]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[4]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[4]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[5]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[5]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[7]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[7]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[9]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[9]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[10]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[10]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[15]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[15]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[20]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[20]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[21]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[21]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[22]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[22]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[0]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[2]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[7]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[7]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[21]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[21]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[0]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[0]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[2]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[2]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[3]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[3]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[4]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[4]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[6]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[6]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[0]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[1]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[1]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[3]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[3]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[5]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[5]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[7]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[7]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|old_reset_line                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|old_reset_line~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[1]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[7]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[7]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[11]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[11]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[1]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[1]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[18]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[18]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[25]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[25]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[1]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[1]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[2]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[2]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[10]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[10]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[11]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[11]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[15]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[15]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[19]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[19]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[21]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[21]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[25]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[25]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[26]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[26]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[29]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[29]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_line[0]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_line[0]~DUPLICATE                                                                                                                              ;                  ;                       ;
; has_cmd                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; has_cmd~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; hss[0]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hss[0]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD[10]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD[10]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD[29]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD[29]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mcp23009:mcp23009|timeout[9]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|timeout[9]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; mcp23009:mcp23009|timeout[10]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|timeout[10]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; mcp23009:mcp23009|timeout[11]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|timeout[11]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; mcp23009:mcp23009|timeout[12]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|timeout[12]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Add2~1_OTERM1874                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~1_OTERM1874DUPLICATE                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|Add2~9_OTERM1870                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~9_OTERM1870DUPLICATE                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|Add2~29_OTERM1860                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~29_OTERM1860DUPLICATE                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Add2~37_OTERM1856                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~37_OTERM1856DUPLICATE                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Add2~41_OTERM1854                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~41_OTERM1854DUPLICATE                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM1850                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~49_OTERM1850DUPLICATE                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Add2~53_OTERM1848                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~53_OTERM1848DUPLICATE                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|bcnt[6]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[6]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|bcnt[8]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[8]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|deD~reg1                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|deD~reg1DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|h_cnt[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[0]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[5]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[8]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[8]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[12]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[12]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|h_cnt[13]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[13]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|h_cnt[14]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[14]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|h_cnt[16]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[16]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|h_cnt[17]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[17]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|h_cnt[18]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[18]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|h_cnt[21]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[21]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|infoh[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infoh[6]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|infow[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infow[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|infox[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infox[2]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|infox[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infox[10]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|infoy[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infoy[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixcnt[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[4]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|pixcnt[12]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[12]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; osd:hdmi_osd|pixcnt[13]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[13]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; osd:hdmi_osd|pixcnt[17]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[17]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; osd:hdmi_osd|pixcnt[20]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[20]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; osd:vga_osd|h_cnt[0]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[0]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|h_cnt[2]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[2]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|h_cnt[7]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[7]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|h_cnt[9]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[9]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|h_cnt[11]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[11]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|h_cnt[13]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[13]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|h_cnt[20]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[20]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|infoh[3]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoh[3]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|infoh[4]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoh[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|infoh[5]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoh[5]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|infoy[7]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoy[7]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|nrdout1[5]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|nrdout1[5]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:vga_osd|nrdout1[13]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|nrdout1[13]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; osd:vga_osd|pixcnt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|pixcnt[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[2]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|pixcnt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[11]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:vga_osd|pixcnt[15]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[15]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:vga_osd|pixcnt[17]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[17]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:vga_osd|rdout[7]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rdout[7]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|rot[0]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rot[0]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|rot[1]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|rot[1]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]~DUPLICATE ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]~DUPLICATE ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]~DUPLICATE ;                  ;                       ;
; scanlines:VGA_scanlines|de_out                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; scanlines:VGA_scanlines|de_out~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; scanlines:VGA_scanlines|scanline[0]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; scanlines:VGA_scanlines|scanline[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; state[0]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; state[0]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; sync_fix:sync_h|cnt[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[1]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; sync_fix:sync_h|cnt[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[10]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[11]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[15]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[17]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[17]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[18]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[18]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[22]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[22]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[9]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[9]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; sync_fix:sync_v|cnt[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[10]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[12]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[12]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[18]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[18]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[31]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[31]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|neg[25]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|neg[25]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[1]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[7]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[7]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[9]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[9]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[10]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[10]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|run                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|run~DUPLICATE                                                                                                                                                ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[1]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[1]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[2]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[2]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[5]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[5]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[13]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[13]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[16]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[16]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[18]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[18]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[21]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[21]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[22]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[22]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|map[5]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|map[5]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|map[10]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|map[10]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[0]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[1]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[2]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[5]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[5]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[15]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[15]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[17]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[17]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[19]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[19]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|state_write                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|state_write~DUPLICATE                                                                                                    ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminating                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminating~DUPLICATE                                                                                              ;                  ;                       ;
; sysmem_lite:sysmem|timeout[24]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[24]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|timeout[30]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[30]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; vcnt[0]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[0]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; vcnt[2]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[2]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; vcnt[4]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[4]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; vcnt[11]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[11]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; vde                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vde~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_out|din1[2]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|din1[2]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_out|din1[4]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|din1[4]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_out|pb_2[12]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|pb_2[12]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; vga_out:vga_out|pb_2[13]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|pb_2[13]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; vga_out:vga_out|pr_2[18]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|pr_2[18]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; vga_out:vga_out|y_2[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|y_2[10]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_out|y_2[14]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|y_2[14]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_out|y_2[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|y_2[15]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_out|y_2[16]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|y_2[16]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                        ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                        ;                  ;                       ;
; vga_out:vga_scaler_out|din1[11]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|din1[11]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; vga_out:vga_scaler_out|din1[12]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|din1[12]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; vga_out:vga_scaler_out|din1[14]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|din1[14]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[12]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|pr_2[12]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                   ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Name                                  ; Ignored Entity ; Ignored From ; Ignored To                                 ; Ignored Value   ; Ignored Source                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Fast Output Register                  ; sys_top        ;              ; HDMI_TX_CLK                                ; ON              ; QSF Assignment                 ;
; Unforce Merging of PLL Output Counter ; sys_top        ;              ; *pll_hdmi_0002*|altera_pll:altera_pll_i*|* ; ON              ; sys/pll_hdmi/pll_hdmi_0002.qip ;
; Current Strength                      ; sys_top        ;              ; ARDUINO_IO[*]                              ; MAXIMUM CURRENT ; QSF Assignment                 ;
; I/O Standard                          ; sys_top        ;              ; ARDUINO_IO[*]                              ; 3.3-V LVTTL     ; QSF Assignment                 ;
; Weak Pull-Up Resistor                 ; sys_top        ;              ; ARDUINO_IO[*]                              ; ON              ; QSF Assignment                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 56693 ) ; 0.00 % ( 0 / 56693 )       ; 0.00 % ( 0 / 56693 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 56693 ) ; 0.00 % ( 0 / 56693 )       ; 0.00 % ( 0 / 56693 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 56645 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 48 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/output_files/Minimig.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 20,067 / 41,910       ; 48 %  ;
; ALMs needed [=A-B+C]                                        ; 20,067                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 23,799 / 41,910       ; 57 %  ;
;         [a] ALMs used for LUT logic and registers           ; 6,315                 ;       ;
;         [b] ALMs used for LUT logic                         ; 11,692                ;       ;
;         [c] ALMs used for registers                         ; 5,792                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 3,970 / 41,910        ; 9 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 238 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 9                     ;       ;
;         [c] Due to LAB input limits                         ; 229                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 3,024 / 4,191         ; 72 %  ;
;     -- Logic LABs                                           ; 3,024                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 29,869                ;       ;
;     -- 7 input functions                                    ; 499                   ;       ;
;     -- 6 input functions                                    ; 6,460                 ;       ;
;     -- 5 input functions                                    ; 5,326                 ;       ;
;     -- 4 input functions                                    ; 4,940                 ;       ;
;     -- <=3 input functions                                  ; 12,644                ;       ;
; Combinational ALUT usage for route-throughs                 ; 6,974                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 25,535                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 24,214 / 83,820       ; 29 %  ;
;         -- Secondary logic registers                        ; 1,321 / 83,820        ; 2 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 24,760                ;       ;
;         -- Routing optimization registers                   ; 775                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 145 / 314             ; 46 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 96                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 1 / 1 ( 100 % )       ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 216 / 553             ; 39 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,612,874 / 5,662,720 ; 28 %  ;
; Total block memory implementation bits                      ; 2,211,840 / 5,662,720 ; 39 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 64 / 112              ; 57 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global signals                                              ; 10                    ;       ;
;     -- Global clocks                                        ; 9 / 16                ; 56 %  ;
;     -- Quadrant clocks                                      ; 1 / 66                ; 2 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 20.6% / 20.5% / 20.8% ;       ;
; Peak interconnect usage (total/H/V)                         ; 45.1% / 44.6% / 46.5% ;       ;
; Maximum fan-out                                             ; 13495                 ;       ;
; Highest non-global fan-out                                  ; 1077                  ;       ;
; Total fan-out                                               ; 224151                ;       ;
; Average fan-out                                             ; 3.55                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 20067 / 41910 ( 48 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 20067                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 23799 / 41910 ( 57 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 6315                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 11692                  ; 0                              ;
;         [c] ALMs used for registers                         ; 5792                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 3970 / 41910 ( 9 % )   ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 238 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 9                      ; 0                              ;
;         [c] Due to LAB input limits                         ; 229                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 3024 / 4191 ( 72 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 3024                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 29869                  ; 0                              ;
;     -- 7 input functions                                    ; 499                    ; 0                              ;
;     -- 6 input functions                                    ; 6460                   ; 0                              ;
;     -- 5 input functions                                    ; 5326                   ; 0                              ;
;     -- 4 input functions                                    ; 4940                   ; 0                              ;
;     -- <=3 input functions                                  ; 12644                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 6974                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 24214 / 83820 ( 29 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1321 / 83820 ( 2 % )   ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 24760                  ; 0                              ;
;         -- Routing optimization registers                   ; 775                    ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ;
; I/O pins                                                    ; 140                    ; 5                              ;
; I/O registers                                               ; 94                     ; 2                              ;
; Total block memory bits                                     ; 1612874                ; 0                              ;
; Total block memory implementation bits                      ; 2211840                ; 0                              ;
; M10K block                                                  ; 216 / 553 ( 39 % )     ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 64 / 112 ( 57 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )        ; 10 / 116 ( 8 % )               ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 62 / 400 ( 15 % )      ; 1 / 400 ( < 1 % )              ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )       ; 0 / 425 ( 0 % )                ;
; Clock select block                                          ; 0 / 16 ( 0 % )         ; 1 / 16 ( 6 % )                 ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS MPU general-purpose interface                           ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS peripheral I2C interface                                ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; HPS peripheral SPI Master interface                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS peripheral UART interface                               ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 4 / 54 ( 7 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 26536                  ; 389                            ;
;     -- Registered Input Connections                         ; 25833                  ; 0                              ;
;     -- Output Connections                                   ; 420                    ; 26505                          ;
;     -- Registered Output Connections                        ; 92                     ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 231529                 ; 27036                          ;
;     -- Registered Connections                               ; 110464                 ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 62                     ; 26894                          ;
;     -- hard_block:auto_generated_inst                       ; 26894                  ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 16                     ; 392                            ;
;     -- Output Ports                                         ; 97                     ; 323                            ;
;     -- Bidir Ports                                          ; 32                     ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 73                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_OSD      ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_RESET    ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_USER     ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1225                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 170                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SD_SPI_MISO  ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 28                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 9                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; VGA_EN       ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK       ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI       ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_L       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_R       ; AE25  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_SPDIF   ; AG26  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2C_SCL  ; U10   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2S      ; T13   ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_LRCLK    ; T11   ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_MCLK     ; U11   ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_SCLK     ; T12   ; 3B       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK   ; AG5   ; 3B       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; AD19  ; 4A       ; 66           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; AD12  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; AB4   ; 3A       ; 4            ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; AF5   ; 3B       ; 32           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; AE12  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; AF9   ; 3B       ; 30           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; W8    ; 3A       ; 2            ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; Y8    ; 3A       ; 2            ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; AD11  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; AD10  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; AE11  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; Y5    ; 3A       ; 2            ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; AF10  ; 3B       ; 34           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; Y4    ; 3A       ; 2            ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; T8    ; 3A       ; 4            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; V13   ; 4A       ; 60           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IO_SCL        ; U14   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]        ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]        ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]        ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]        ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]        ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]        ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]        ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]        ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_HDD       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_POWER     ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_USER      ; Y15   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDIO_CLK      ; AH26  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[0]    ; Y11   ; 3A       ; 8            ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[10]   ; AB26  ; 5B       ; 89           ; 23           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[11]   ; AD17  ; 4A       ; 62           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[12]   ; D12   ; 8A       ; 40           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[1]    ; AA26  ; 5B       ; 89           ; 23           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[2]    ; AA13  ; 4A       ; 56           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[3]    ; AA11  ; 3A       ; 8            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[4]    ; W11   ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[5]    ; Y19   ; 5A       ; 89           ; 4            ; 60           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[6]    ; AB23  ; 5A       ; 89           ; 8            ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[7]    ; AC23  ; 4A       ; 84           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[8]    ; AC22  ; 4A       ; 84           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[9]    ; C12   ; 8A       ; 40           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]   ; Y17   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]   ; AB25  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CKE     ; AG10  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CLK     ; AD20  ; 4A       ; 70           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQMH    ; AF13  ; 4A       ; 50           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQML    ; AG13  ; 4A       ; 50           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCAS    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCS     ; Y18   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nRAS    ; W14   ; 4A       ; 60           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nWE     ; AA19  ; 4A       ; 68           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CLK    ; AG8   ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CS     ; AE15  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_MOSI   ; U13   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; AG21  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; AA20  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; AE22  ; 4A       ; 76           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; AH23  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; AH21  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; AG19  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; AG20  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AE17  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; AE20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; AF20  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; AH18  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; AH19  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; AF21  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; AG24  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------------------------+
; HDMI_I2C_SDA ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HDMI_I2C_SDA~2 (inverted)                          ;
; IO_SDA       ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 7                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; mcp23009:mcp23009|i2c:i2c|SDO[3]                   ;
; SDCD_SPDIF   ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SDCD_SPDIF~2 (inverted)                            ;
; SDIO_CMD     ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; SDIO_DAT[0]  ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; SDIO_DAT[1]  ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; SDIO_DAT[2]  ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; SDIO_DAT[3]  ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; SDRAM_DQ[0]  ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en              ;
; SDRAM_DQ[10] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_10 ;
; SDRAM_DQ[11] ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_11 ;
; SDRAM_DQ[12] ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_12 ;
; SDRAM_DQ[13] ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_13 ;
; SDRAM_DQ[14] ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_14 ;
; SDRAM_DQ[15] ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_15 ;
; SDRAM_DQ[1]  ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_1  ;
; SDRAM_DQ[2]  ; D11   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_2  ;
; SDRAM_DQ[3]  ; W12   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_3  ;
; SDRAM_DQ[4]  ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_4  ;
; SDRAM_DQ[5]  ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_5  ;
; SDRAM_DQ[6]  ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_6  ;
; SDRAM_DQ[7]  ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_7  ;
; SDRAM_DQ[8]  ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_8  ;
; SDRAM_DQ[9]  ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_9  ;
; USER_IO[0]   ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|mt32pi:mt32pi|sda_out (inverted)           ;
; USER_IO[1]   ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|comb~1 (inverted)                          ;
; USER_IO[2]   ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~14 (inverted)                              ;
; USER_IO[3]   ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; USER_IO[4]   ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~15 (inverted)                              ;
; USER_IO[5]   ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~16 (inverted)                              ;
; USER_IO[6]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; VGA_HS       ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; VGA_R~8 (inverted)                                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 68 / 68 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; SDRAM_A[3]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; SDRAM_A[2]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; LED_HDD                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; SDRAM_nCAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; SDRAM_nWE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; SDRAM_A[1]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; SDRAM_A[6]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; SDRAM_BA[1]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; SDRAM_A[10]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; SDRAM_A[8]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; SDRAM_A[7]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; AUDIO_L                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; SDRAM_DQ[13]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; SDRAM_A[11]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; SDRAM_CLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; SDRAM_DQ[9]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; SDIO_DAT[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; SDRAM_DQ[10]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; SD_SPI_CS                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; SDRAM_DQ[11]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; SDRAM_DQ[8]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; AUDIO_R                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; SDRAM_DQ[14]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; SDRAM_DQ[7]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; SDRAM_DQMH                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; USER_IO[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; USER_IO[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF18     ; 166        ; 4A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; SDIO_DAT[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; SDIO_DAT[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; SDIO_CMD                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF28     ; 209        ; 4A             ; SDIO_DAT[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; SD_SPI_CLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG9      ; 139        ; 4A             ; IO_SDA                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG10     ; 142        ; 4A             ; SDRAM_CKE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; USER_IO[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; SDRAM_DQML                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; SDRAM_DQ[12]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; USER_IO[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; BTN_RESET                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG24     ; 195        ; 4A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; BTN_OSD                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG26     ; 198        ; 4A             ; AUDIO_SPDIF                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; LED_POWER                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; SDRAM_DQ[15]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; SDCD_SPDIF                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH8      ; 137        ; 4A             ; SD_SPI_MISO                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH9      ; 140        ; 4A             ; USER_IO[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; USER_IO[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH12     ; 150        ; 4A             ; USER_IO[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH13     ; 153        ; 4A             ; SDRAM_DQ[4]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; SDRAM_DQ[6]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; VGA_HS                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; BTN_USER                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; SDIO_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; VGA_EN                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; SDRAM_A[9]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; SDRAM_DQ[5]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; SDRAM_DQ[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; SDRAM_A[12]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; SDRAM_DQ[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; SD_SPI_MOSI                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U14      ; 138        ; 4A             ; IO_SCL                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; SDRAM_DQ[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; SDRAM_A[4]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; SDRAM_DQ[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; SDRAM_nRAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; SDRAM_A[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; LED_USER                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; SDRAM_BA[0]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; SDRAM_nCS                       ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; SDRAM_A[5]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; HDMI_TX_CLK   ; Missing drive strength and slew rate ;
; IO_SCL        ; Missing slew rate                    ;
; SDRAM_CLK     ; Missing slew rate                    ;
; HDMI_MCLK     ; Missing drive strength and slew rate ;
; HDMI_TX_DE    ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[10] ; Missing drive strength and slew rate ;
; HDMI_TX_D[11] ; Missing drive strength and slew rate ;
; HDMI_TX_D[12] ; Missing drive strength and slew rate ;
; HDMI_TX_D[13] ; Missing drive strength and slew rate ;
; HDMI_TX_D[14] ; Missing drive strength and slew rate ;
; HDMI_TX_D[15] ; Missing drive strength and slew rate ;
; HDMI_TX_D[16] ; Missing drive strength and slew rate ;
; HDMI_TX_D[17] ; Missing drive strength and slew rate ;
; HDMI_TX_D[18] ; Missing drive strength and slew rate ;
; HDMI_TX_D[19] ; Missing drive strength and slew rate ;
; HDMI_TX_D[20] ; Missing drive strength and slew rate ;
; HDMI_TX_D[21] ; Missing drive strength and slew rate ;
; HDMI_TX_D[22] ; Missing drive strength and slew rate ;
; HDMI_TX_D[23] ; Missing drive strength and slew rate ;
; HDMI_TX_HS    ; Missing drive strength and slew rate ;
; HDMI_TX_VS    ; Missing drive strength and slew rate ;
; SDRAM_A[0]    ; Missing slew rate                    ;
; SDRAM_A[1]    ; Missing slew rate                    ;
; SDRAM_A[2]    ; Missing slew rate                    ;
; SDRAM_A[3]    ; Missing slew rate                    ;
; SDRAM_A[4]    ; Missing slew rate                    ;
; SDRAM_A[5]    ; Missing slew rate                    ;
; SDRAM_A[6]    ; Missing slew rate                    ;
; SDRAM_A[7]    ; Missing slew rate                    ;
; SDRAM_A[8]    ; Missing slew rate                    ;
; SDRAM_A[9]    ; Missing slew rate                    ;
; SDRAM_A[10]   ; Missing slew rate                    ;
; SDRAM_A[11]   ; Missing slew rate                    ;
; SDRAM_A[12]   ; Missing slew rate                    ;
; SDRAM_DQML    ; Missing slew rate                    ;
; SDRAM_DQMH    ; Missing slew rate                    ;
; SDRAM_nWE     ; Missing slew rate                    ;
; SDRAM_nCAS    ; Missing slew rate                    ;
; SDRAM_nRAS    ; Missing slew rate                    ;
; VGA_R[0]      ; Missing slew rate                    ;
; VGA_R[1]      ; Missing slew rate                    ;
; VGA_R[2]      ; Missing slew rate                    ;
; VGA_R[3]      ; Missing slew rate                    ;
; VGA_R[4]      ; Missing slew rate                    ;
; VGA_R[5]      ; Missing slew rate                    ;
; VGA_G[0]      ; Missing slew rate                    ;
; VGA_G[1]      ; Missing slew rate                    ;
; VGA_G[2]      ; Missing slew rate                    ;
; VGA_G[3]      ; Missing slew rate                    ;
; VGA_G[4]      ; Missing slew rate                    ;
; VGA_G[5]      ; Missing slew rate                    ;
; VGA_B[0]      ; Missing slew rate                    ;
; VGA_B[1]      ; Missing slew rate                    ;
; VGA_B[2]      ; Missing slew rate                    ;
; VGA_B[3]      ; Missing slew rate                    ;
; VGA_B[4]      ; Missing slew rate                    ;
; VGA_B[5]      ; Missing slew rate                    ;
; VGA_VS        ; Missing slew rate                    ;
; LED_USER      ; Missing drive strength and slew rate ;
; LED_HDD       ; Missing drive strength and slew rate ;
; LED_POWER     ; Missing drive strength and slew rate ;
; SD_SPI_CS     ; Missing slew rate                    ;
; LED[2]        ; Missing drive strength and slew rate ;
; LED[4]        ; Missing drive strength and slew rate ;
; HDMI_I2C_SCL  ; Missing drive strength and slew rate ;
; LED[0]        ; Missing drive strength and slew rate ;
; LED[1]        ; Missing drive strength and slew rate ;
; LED[3]        ; Missing drive strength and slew rate ;
; LED[5]        ; Missing drive strength and slew rate ;
; LED[6]        ; Missing drive strength and slew rate ;
; LED[7]        ; Missing drive strength and slew rate ;
; HDMI_SCLK     ; Missing drive strength and slew rate ;
; HDMI_LRCLK    ; Missing drive strength and slew rate ;
; HDMI_I2S      ; Missing drive strength and slew rate ;
; AUDIO_L       ; Missing slew rate                    ;
; AUDIO_R       ; Missing slew rate                    ;
; AUDIO_SPDIF   ; Missing slew rate                    ;
; SDIO_CLK      ; Missing slew rate                    ;
; SD_SPI_CLK    ; Missing slew rate                    ;
; SD_SPI_MOSI   ; Missing slew rate                    ;
; SDRAM_nCS     ; Missing slew rate                    ;
; SDRAM_BA[0]   ; Missing slew rate                    ;
; SDRAM_BA[1]   ; Missing slew rate                    ;
; SDRAM_CKE     ; Missing slew rate                    ;
; ADC_SCK       ; Missing drive strength and slew rate ;
; ADC_SDI       ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; IO_SDA        ; Missing slew rate                    ;
; SDRAM_DQ[0]   ; Missing slew rate                    ;
; SDRAM_DQ[1]   ; Missing slew rate                    ;
; SDRAM_DQ[2]   ; Missing slew rate                    ;
; SDRAM_DQ[3]   ; Missing slew rate                    ;
; SDRAM_DQ[4]   ; Missing slew rate                    ;
; SDRAM_DQ[5]   ; Missing slew rate                    ;
; SDRAM_DQ[6]   ; Missing slew rate                    ;
; SDRAM_DQ[7]   ; Missing slew rate                    ;
; SDRAM_DQ[8]   ; Missing slew rate                    ;
; SDRAM_DQ[9]   ; Missing slew rate                    ;
; SDRAM_DQ[10]  ; Missing slew rate                    ;
; SDRAM_DQ[11]  ; Missing slew rate                    ;
; SDRAM_DQ[12]  ; Missing slew rate                    ;
; SDRAM_DQ[13]  ; Missing slew rate                    ;
; SDRAM_DQ[14]  ; Missing slew rate                    ;
; SDRAM_DQ[15]  ; Missing slew rate                    ;
; VGA_HS        ; Missing slew rate                    ;
; SDCD_SPDIF    ; Missing slew rate                    ;
; HDMI_I2C_SDA  ; Missing drive strength and slew rate ;
; SDIO_DAT[3]   ; Missing slew rate                    ;
; SDIO_CMD      ; Missing slew rate                    ;
; USER_IO[0]    ; Missing slew rate                    ;
; USER_IO[1]    ; Missing slew rate                    ;
; USER_IO[2]    ; Missing slew rate                    ;
; USER_IO[3]    ; Missing slew rate                    ;
; USER_IO[4]    ; Missing slew rate                    ;
; USER_IO[5]    ; Missing slew rate                    ;
; USER_IO[6]    ; Missing slew rate                    ;
; SDIO_DAT[0]   ; Missing slew rate                    ;
; SDIO_DAT[1]   ; Missing slew rate                    ;
; SDIO_DAT[2]   ; Missing slew rate                    ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 445.499998 MHz             ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 89.786756 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 3908420153 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 148.499999 MHz             ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 454.002558 MHz             ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 88.105230 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 343817200 / 4294967296     ;
;     -- M Counter                                                                                                                            ; 9                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK2_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 113.500639 MHz             ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y7_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 4                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 28.375159 MHz              ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 16                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y56_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 417.792 MHz                ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 95.741421 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 1528321163 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y62_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK3_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 24.576 MHz                 ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y63_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 17                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                       ; Entity Name                 ; Library Name ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |sys_top                                                                                       ; 20066.5 (714.6)      ; 23799.0 (954.1)                  ; 3969.5 (244.4)                                    ; 237.0 (5.0)                      ; 0.0 (0.0)            ; 29869 (1107)        ; 25535 (1274)              ; 96 (96)       ; 1612874           ; 216   ; 64         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                  ; sys_top                     ; work         ;
;    |alsa:alsa|                                                                                 ; 267.5 (267.5)        ; 370.5 (370.5)                    ; 103.8 (103.8)                                     ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 400 (400)           ; 555 (555)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                        ; alsa                        ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                          ; altddio_out                 ; work         ;
;       |ddio_out_b2j:auto_generated|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                              ; ddio_out_b2j                ; work         ;
;    |ascal:ascal|                                                                               ; 1667.4 (1663.1)      ; 2067.2 (2063.2)                  ; 413.7 (414.0)                                     ; 13.9 (13.9)                      ; 0.0 (0.0)            ; 2415 (2407)         ; 2614 (2607)               ; 0 (0)         ; 267480            ; 40    ; 26         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                      ; ascal                       ; work         ;
;       |altshift_taps:o_dcptv_rtl_0|                                                            ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0                                                                                                                                                                          ; altshift_taps               ; work         ;
;          |shift_taps_uuu:auto_generated|                                                       ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 7 (3)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                            ; shift_taps_uuu              ; work         ;
;             |altsyncram_lr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                ; altsyncram_lr91             ; work         ;
;             |cntr_uhf:cntr1|                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|cntr_uhf:cntr1                                                                                                                             ; cntr_uhf                    ; work         ;
;       |altsyncram:i_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                                                                                             ; altsyncram                  ; work         ;
;          |altsyncram_g9j1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                              ; altsyncram_g9j1             ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                          ; altsyncram                  ; work         ;
;          |altsyncram_89q1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                           ; altsyncram_89q1             ; work         ;
;       |altsyncram:o_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                                                                                             ; altsyncram                  ; work         ;
;          |altsyncram_32k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated                                                                                                                                              ; altsyncram_32k1             ; work         ;
;       |altsyncram:o_h_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                                                                                                            ; altsyncram                  ; work         ;
;          |altsyncram_msm1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_msm1:auto_generated                                                                                                                                             ; altsyncram_msm1             ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                        ; altsyncram                  ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1             ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                        ; altsyncram                  ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1             ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                        ; altsyncram                  ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1             ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                        ; altsyncram                  ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1             ; work         ;
;       |altsyncram:o_v_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                                                                                                            ; altsyncram                  ; work         ;
;          |altsyncram_bjn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated                                                                                                                                             ; altsyncram_bjn1             ; work         ;
;       |altsyncram:pal1_mem_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0                                                                                                                                                                            ; altsyncram                  ; work         ;
;          |altsyncram_3aj1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_3aj1:auto_generated                                                                                                                                             ; altsyncram_3aj1             ; work         ;
;       |altsyncram:pal2_mem_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal2_mem_rtl_0                                                                                                                                                                            ; altsyncram                  ; work         ;
;          |altsyncram_jrs1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal2_mem_rtl_0|altsyncram_jrs1:auto_generated                                                                                                                                             ; altsyncram_jrs1             ; work         ;
;    |audio_out:audio_out|                                                                       ; 924.1 (86.5)         ; 1023.9 (110.3)                   ; 122.8 (23.8)                                      ; 23.0 (0.0)                       ; 0.0 (0.0)            ; 1468 (140)          ; 1020 (184)                ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                              ; audio_out                   ; work         ;
;       |DC_blocker:dcb_l|                                                                       ; 69.6 (69.6)          ; 69.7 (69.7)                      ; 0.3 (0.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_l                                                                                                                                                                             ; DC_blocker                  ; work         ;
;       |DC_blocker:dcb_r|                                                                       ; 69.3 (69.3)          ; 69.5 (69.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_r                                                                                                                                                                             ; DC_blocker                  ; work         ;
;       |IIR_filter:IIR_filter|                                                                  ; 425.1 (44.0)         ; 463.1 (73.1)                     ; 50.0 (30.2)                                       ; 12.0 (1.1)                       ; 0.0 (0.0)            ; 699 (58)            ; 354 (114)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter                                                                                                                                                                        ; IIR_filter                  ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                            ; 113.3 (113.3)        ; 130.5 (130.5)                    ; 20.0 (20.0)                                       ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 188 (188)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0                                                                                                                                               ; iir_filter_tap              ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                            ; 135.3 (135.3)        ; 130.5 (130.5)                    ; 0.0 (0.0)                                         ; 4.8 (4.8)                        ; 0.0 (0.0)            ; 228 (228)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1                                                                                                                                               ; iir_filter_tap              ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                            ; 132.2 (132.2)        ; 129.0 (129.0)                    ; 0.0 (0.0)                                         ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 225 (225)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2                                                                                                                                               ; iir_filter_tap              ; work         ;
;       |aud_mix_top:audmix_l|                                                                   ; 97.1 (97.1)          ; 108.2 (108.2)                    ; 16.7 (16.7)                                       ; 5.6 (5.6)                        ; 0.0 (0.0)            ; 131 (131)           ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l                                                                                                                                                                         ; aud_mix_top                 ; work         ;
;       |aud_mix_top:audmix_r|                                                                   ; 94.3 (94.3)          ; 109.6 (109.6)                    ; 20.1 (20.1)                                       ; 4.8 (4.8)                        ; 0.0 (0.0)            ; 129 (129)           ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r                                                                                                                                                                         ; aud_mix_top                 ; work         ;
;       |i2s:i2s|                                                                                ; 25.7 (25.7)          ; 33.5 (33.5)                      ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                      ; i2s                         ; work         ;
;       |sigma_delta_dac:sd_l|                                                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                         ; sigma_delta_dac             ; work         ;
;       |sigma_delta_dac:sd_r|                                                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                         ; sigma_delta_dac             ; work         ;
;       |spdif:toslink|                                                                          ; 37.1 (37.1)          ; 40.5 (40.5)                      ; 3.7 (3.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 41 (41)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                ; spdif                       ; work         ;
;    |csync:csync_hdmi|                                                                          ; 23.4 (23.4)          ; 29.4 (29.4)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                 ; csync                       ; work         ;
;    |csync:csync_vga|                                                                           ; 24.1 (24.1)          ; 30.1 (30.1)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                  ; csync                       ; work         ;
;    |ddr_svc:ddr_svc|                                                                           ; 30.5 (30.5)          ; 78.1 (78.1)                      ; 49.7 (49.7)                                       ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 156 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ddr_svc:ddr_svc                                                                                                                                                                                                  ; ddr_svc                     ; work         ;
;    |emu:emu|                                                                                   ; 13062.7 (409.6)      ; 15571.6 (475.7)                  ; 2688.4 (68.6)                                     ; 179.5 (2.5)                      ; 0.0 (0.0)            ; 18951 (725)         ; 16173 (629)               ; 0 (0)         ; 1279672           ; 166   ; 30         ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                          ; emu                         ; work         ;
;       |IIR_filter:lpf3275|                                                                     ; 187.9 (49.5)         ; 247.7 (71.7)                     ; 70.8 (29.4)                                       ; 11.0 (7.3)                       ; 0.0 (0.0)            ; 329 (60)            ; 356 (116)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf3275                                                                                                                                                                                       ; IIR_filter                  ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                            ; 43.1 (43.1)          ; 60.5 (60.5)                      ; 17.7 (17.7)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 82 (82)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf3275|iir_filter_tap:iir_tap_0                                                                                                                                                              ; iir_filter_tap              ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                            ; 34.8 (34.8)          ; 57.0 (57.0)                      ; 22.2 (22.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf3275|iir_filter_tap:iir_tap_1                                                                                                                                                              ; iir_filter_tap              ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                            ; 60.5 (60.5)          ; 58.5 (58.5)                      ; 1.5 (1.5)                                         ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 113 (113)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf3275|iir_filter_tap:iir_tap_2                                                                                                                                                              ; iir_filter_tap              ; work         ;
;       |IIR_filter:lpf4400|                                                                     ; 168.9 (54.4)         ; 247.6 (73.1)                     ; 84.1 (24.2)                                       ; 5.5 (5.5)                        ; 0.0 (0.0)            ; 289 (60)            ; 354 (114)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf4400                                                                                                                                                                                       ; IIR_filter                  ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                            ; 39.5 (39.5)          ; 61.5 (61.5)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf4400|iir_filter_tap:iir_tap_0                                                                                                                                                              ; iir_filter_tap              ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                            ; 37.0 (37.0)          ; 56.8 (56.8)                      ; 19.8 (19.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf4400|iir_filter_tap:iir_tap_1                                                                                                                                                              ; iir_filter_tap              ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                            ; 38.0 (38.0)          ; 56.2 (56.2)                      ; 18.2 (18.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (73)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf4400|iir_filter_tap:iir_tap_2                                                                                                                                                              ; iir_filter_tap              ; work         ;
;       |amiga_clk:amiga_clk|                                                                    ; 6.7 (6.7)            ; 8.7 (8.7)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|amiga_clk:amiga_clk                                                                                                                                                                                      ; amiga_clk                   ; work         ;
;       |cpu_wrapper:cpu_wrapper|                                                                ; 5336.6 (207.9)       ; 5655.4 (229.1)                   ; 408.8 (21.8)                                      ; 89.9 (0.7)                       ; 0.0 (0.0)            ; 8047 (325)          ; 2708 (83)                 ; 0 (0)         ; 40608             ; 8     ; 6          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper                                                                                                                                                                                  ; cpu_wrapper                 ; work         ;
;          |TG68KdotC_Kernel:cpu_inst_p|                                                         ; 3134.8 (1669.3)      ; 3344.2 (1824.8)                  ; 266.2 (179.7)                                     ; 56.8 (24.2)                      ; 0.0 (0.0)            ; 4759 (2600)         ; 1150 (961)                ; 0 (0)         ; 1024              ; 2     ; 6          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p                                                                                                                                                      ; TG68KdotC_Kernel            ; work         ;
;             |TG68K_ALU:ALU|                                                                    ; 1465.5 (1465.5)      ; 1519.4 (1519.4)                  ; 86.5 (86.5)                                       ; 32.6 (32.6)                      ; 0.0 (0.0)            ; 2159 (2159)         ; 189 (189)                 ; 0 (0)         ; 0                 ; 0     ; 6          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU                                                                                                                                        ; TG68K_ALU                   ; work         ;
;             |altsyncram:regfile_rtl_0|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_0                                                                                                                             ; altsyncram                  ; work         ;
;                |altsyncram_1ep1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_0|altsyncram_1ep1:auto_generated                                                                                              ; altsyncram_1ep1             ; work         ;
;             |altsyncram:regfile_rtl_1|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_1                                                                                                                             ; altsyncram                  ; work         ;
;                |altsyncram_1ep1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_1|altsyncram_1ep1:auto_generated                                                                                              ; altsyncram_1ep1             ; work         ;
;          |fx68k:cpu_inst_o|                                                                    ; 1993.9 (139.6)       ; 2082.2 (162.0)                   ; 120.8 (26.6)                                      ; 32.5 (4.2)                       ; 0.0 (0.0)            ; 2963 (195)          ; 1475 (231)                ; 0 (0)         ; 39584             ; 6     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o                                                                                                                                                                 ; fx68k                       ; work         ;
;             |busControl:busControl|                                                            ; 20.0 (20.0)          ; 21.3 (21.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl                                                                                                                                           ; busControl                  ; work         ;
;             |excUnit:excUnit|                                                                  ; 1380.2 (1129.6)      ; 1425.2 (1158.6)                  ; 73.0 (54.3)                                       ; 28.0 (25.3)                      ; 0.0 (0.0)            ; 1968 (1562)         ; 1144 (997)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit                                                                                                                                                 ; excUnit                     ; work         ;
;                |dataIo:dataIo|                                                                 ; 24.8 (24.8)          ; 27.8 (27.8)                      ; 3.9 (3.9)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 12 (12)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|dataIo:dataIo                                                                                                                                   ; dataIo                      ; work         ;
;                |fx68kAlu:alu|                                                                  ; 213.7 (157.2)        ; 225.9 (167.9)                    ; 14.0 (12.3)                                       ; 1.7 (1.6)                        ; 0.0 (0.0)            ; 364 (247)           ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu                                                                                                                                    ; fx68kAlu                    ; work         ;
;                   |aluCorf:aluCorf|                                                            ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|aluCorf:aluCorf                                                                                                                    ; aluCorf                     ; work         ;
;                   |aluGetOp:aluGetOp|                                                          ; 11.3 (11.3)          ; 11.8 (11.8)                      ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|aluGetOp:aluGetOp                                                                                                                  ; aluGetOp                    ; work         ;
;                   |aluShifter:shifter|                                                         ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|aluShifter:shifter                                                                                                                 ; aluShifter                  ; work         ;
;                   |ccrTable:ccrTable|                                                          ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|ccrTable:ccrTable                                                                                                                  ; ccrTable                    ; work         ;
;                   |rowDecoder:rowDecoder|                                                      ; 21.7 (21.7)          ; 22.2 (22.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|rowDecoder:rowDecoder                                                                                                              ; rowDecoder                  ; work         ;
;                |onehotEncoder4:dcrDecoder|                                                     ; 4.2 (4.2)            ; 4.3 (4.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|onehotEncoder4:dcrDecoder                                                                                                                       ; onehotEncoder4              ; work         ;
;                |pren:rmPren|                                                                   ; 8.0 (8.0)            ; 8.7 (8.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|pren:rmPren                                                                                                                                     ; pren                        ; work         ;
;             |irdDecode:irdDecode|                                                              ; 13.8 (12.5)          ; 14.9 (13.4)                      ; 1.1 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|irdDecode:irdDecode                                                                                                                                             ; irdDecode                   ; work         ;
;                |onehotEncoder4:irdLines|                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|irdDecode:irdDecode|onehotEncoder4:irdLines                                                                                                                     ; onehotEncoder4              ; work         ;
;             |microToNanoAddr:microToNanoAddr|                                                  ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|microToNanoAddr:microToNanoAddr                                                                                                                                 ; microToNanoAddr             ; work         ;
;             |nDecoder3:nDecoder|                                                               ; 28.2 (28.2)          ; 30.3 (30.3)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder                                                                                                                                              ; nDecoder3                   ; work         ;
;             |nanoRom:nanoRom|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22176             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom                                                                                                                                                 ; nanoRom                     ; work         ;
;                |altsyncram:nRam_rtl_0|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22176             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|altsyncram:nRam_rtl_0                                                                                                                           ; altsyncram                  ; work         ;
;                   |altsyncram_b7d1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22176             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|altsyncram:nRam_rtl_0|altsyncram_b7d1:auto_generated                                                                                            ; altsyncram_b7d1             ; work         ;
;             |sequencer:sequencer|                                                              ; 36.1 (36.1)          ; 43.7 (43.7)                      ; 7.8 (7.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 68 (68)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|sequencer:sequencer                                                                                                                                             ; sequencer                   ; work         ;
;             |uRom:uRom|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 17408             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom                                                                                                                                                       ; uRom                        ; work         ;
;                |altsyncram:uRam_rtl_0|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 17408             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|altsyncram:uRam_rtl_0                                                                                                                                 ; altsyncram                  ; work         ;
;                   |altsyncram_tqc1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 17408             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|altsyncram:uRam_rtl_0|altsyncram_tqc1:auto_generated                                                                                                  ; altsyncram_tqc1             ; work         ;
;             |uaddrDecode:uaddrDecode|                                                          ; 369.9 (4.5)          ; 379.2 (5.3)                      ; 9.4 (0.8)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 614 (8)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uaddrDecode:uaddrDecode                                                                                                                                         ; uaddrDecode                 ; work         ;
;                |onehotEncoder4:irLineDecod|                                                    ; 2.2 (2.2)            ; 3.0 (3.0)                        ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uaddrDecode:uaddrDecode|onehotEncoder4:irLineDecod                                                                                                              ; onehotEncoder4              ; work         ;
;                |pla_lined:pla_lined|                                                           ; 363.2 (363.2)        ; 370.8 (370.8)                    ; 7.7 (7.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 599 (599)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uaddrDecode:uaddrDecode|pla_lined:pla_lined                                                                                                                     ; pla_lined                   ; work         ;
;       |ddram_ctrl:ram2|                                                                        ; 325.5 (107.2)        ; 355.9 (130.8)                    ; 32.8 (23.7)                                       ; 2.3 (0.0)                        ; 0.0 (0.0)            ; 427 (136)           ; 322 (192)                 ; 0 (0)         ; 85504             ; 12    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2                                                                                                                                                                                          ; ddram_ctrl                  ; work         ;
;          |cpu_cache_new:cpu_cache|                                                             ; 218.3 (214.3)        ; 225.1 (221.3)                    ; 9.1 (9.3)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 291 (283)           ; 130 (130)                 ; 0 (0)         ; 85504             ; 12    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache                                                                                                                                                                  ; cpu_cache_new               ; work         ;
;             |dpram:dtram|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram                                                                                                                                                      ; dpram                       ; work         ;
;                |dpram_dif:ram|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                      |altsyncram_m834:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated                                                                         ; altsyncram_m834             ; work         ;
;             |dpram:itram|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram                                                                                                                                                      ; dpram                       ; work         ;
;                |dpram_dif:ram|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                      |altsyncram_m834:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated                                                                         ; altsyncram_m834             ; work         ;
;             |dpram_be_1024x16:ddram0|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;             |dpram_be_1024x16:ddram1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;             |dpram_be_1024x16:idram0|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;             |dpram_be_1024x16:idram1|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;       |fastchip:fastchip|                                                                      ; 521.7 (42.8)         ; 584.0 (44.9)                     ; 65.8 (2.6)                                        ; 3.6 (0.5)                        ; 0.0 (0.0)            ; 811 (71)            ; 700 (1)                   ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip                                                                                                                                                                                        ; fastchip                    ; work         ;
;          |akiko:akiko|                                                                         ; 94.4 (94.4)          ; 135.9 (135.9)                    ; 42.8 (42.8)                                       ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 102 (102)           ; 264 (264)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|akiko:akiko                                                                                                                                                                            ; akiko                       ; work         ;
;          |gayle:gayle|                                                                         ; 384.6 (19.1)         ; 403.2 (19.8)                     ; 20.5 (0.8)                                        ; 1.9 (0.1)                        ; 0.0 (0.0)            ; 638 (35)            ; 435 (19)                  ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle                                                                                                                                                                            ; gayle                       ; work         ;
;             |ide:ide0|                                                                         ; 175.3 (175.3)        ; 184.2 (184.2)                    ; 9.3 (9.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 290 (290)           ; 207 (207)                 ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0                                                                                                                                                                   ; ide                         ; work         ;
;                |dpram:io_buf0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0                                                                                                                                                     ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram                                                                                                                                       ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                       ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                        ; altsyncram_ue34             ; work         ;
;                |dpram:io_buf1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1                                                                                                                                                     ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1|dpram_dif:ram                                                                                                                                       ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                       ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                        ; altsyncram_ue34             ; work         ;
;             |ide:ide1|                                                                         ; 190.2 (190.2)        ; 199.2 (199.2)                    ; 10.3 (10.3)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 313 (313)           ; 209 (209)                 ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1                                                                                                                                                                   ; ide                         ; work         ;
;                |dpram:io_buf0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0                                                                                                                                                     ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0|dpram_dif:ram                                                                                                                                       ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                       ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                        ; altsyncram_ue34             ; work         ;
;                |dpram:io_buf1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1                                                                                                                                                     ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1|dpram_dif:ram                                                                                                                                       ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                       ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                        ; altsyncram_ue34             ; work         ;
;       |hps_ext:hps_ext|                                                                        ; 89.7 (89.7)          ; 126.3 (126.3)                    ; 37.0 (37.0)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 167 (167)           ; 133 (133)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_ext:hps_ext                                                                                                                                                                                          ; hps_ext                     ; work         ;
;       |hps_io:hps_io|                                                                          ; 347.7 (133.2)        ; 439.7 (176.7)                    ; 93.2 (43.7)                                       ; 1.2 (0.2)                        ; 0.0 (0.0)            ; 531 (184)           ; 700 (207)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                            ; hps_io                      ; work         ;
;          |video_calc:video_calc|                                                               ; 214.5 (214.5)        ; 263.0 (263.0)                    ; 49.5 (49.5)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 347 (347)           ; 493 (493)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                      ; video_calc                  ; work         ;
;       |minimig:minimig|                                                                        ; 4214.0 (225.6)       ; 5598.2 (253.7)                   ; 1425.6 (34.6)                                     ; 41.4 (6.5)                       ; 0.0 (0.0)            ; 5528 (396)          ; 7640 (4)                  ; 0 (0)         ; 311576            ; 42    ; 8          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig                                                                                                                                                                                          ; minimig                     ; work         ;
;          |agnus:AGNUS1|                                                                        ; 1107.9 (66.1)        ; 1263.9 (79.1)                    ; 176.5 (13.3)                                      ; 20.4 (0.3)                       ; 0.0 (0.0)            ; 1636 (112)          ; 1285 (15)                 ; 0 (0)         ; 280               ; 3     ; 4          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1                                                                                                                                                                             ; agnus                       ; work         ;
;             |agnus_audiodma:aud1|                                                              ; 102.2 (102.2)        ; 121.5 (121.5)                    ; 19.3 (19.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 163 (163)           ; 160 (160)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1                                                                                                                                                         ; agnus_audiodma              ; work         ;
;             |agnus_beamcounter:bc1|                                                            ; 111.0 (111.0)        ; 129.8 (129.8)                    ; 20.7 (20.7)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 197 (197)           ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1                                                                                                                                                       ; agnus_beamcounter           ; work         ;
;             |agnus_bitplanedma:bpd1|                                                           ; 256.0 (256.0)        ; 285.9 (285.9)                    ; 35.0 (35.0)                                       ; 5.1 (5.1)                        ; 0.0 (0.0)            ; 280 (280)           ; 346 (346)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1                                                                                                                                                      ; agnus_bitplanedma           ; work         ;
;             |agnus_blitter:bl1|                                                                ; 372.7 (174.3)        ; 427.7 (195.8)                    ; 63.8 (24.8)                                       ; 8.8 (3.3)                        ; 0.0 (0.0)            ; 609 (276)           ; 377 (237)                 ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1                                                                                                                                                           ; agnus_blitter               ; work         ;
;                |agnus_blitter_adrgen:address_generator_1|                                      ; 138.6 (138.6)        ; 169.5 (169.5)                    ; 36.0 (36.0)                                       ; 5.1 (5.1)                        ; 0.0 (0.0)            ; 201 (201)           ; 140 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1                                                                                                                  ; agnus_blitter_adrgen        ; work         ;
;                |agnus_blitter_barrelshifter:barrel_shifter_A|                                  ; 19.3 (19.3)          ; 19.7 (19.7)                      ; 0.8 (0.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A                                                                                                              ; agnus_blitter_barrelshifter ; work         ;
;                |agnus_blitter_barrelshifter:barrel_shifter_B|                                  ; 8.8 (8.8)            ; 11.7 (11.7)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B                                                                                                              ; agnus_blitter_barrelshifter ; work         ;
;                |agnus_blitter_fill:bltfl1|                                                     ; 11.3 (11.3)          ; 11.7 (11.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_fill:bltfl1                                                                                                                                 ; agnus_blitter_fill          ; work         ;
;                |agnus_blitter_minterm:bltmt1|                                                  ; 19.3 (19.3)          ; 19.3 (19.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_minterm:bltmt1                                                                                                                              ; agnus_blitter_minterm       ; work         ;
;             |agnus_copper:cp1|                                                                 ; 66.8 (66.8)          ; 87.8 (87.8)                      ; 21.0 (21.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (112)           ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1                                                                                                                                                            ; agnus_copper                ; work         ;
;             |agnus_diskdma:dsk1|                                                               ; 15.6 (15.6)          ; 14.8 (14.8)                      ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 26 (26)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_diskdma:dsk1                                                                                                                                                          ; agnus_diskdma               ; work         ;
;             |agnus_refresh:ref1|                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_refresh:ref1                                                                                                                                                          ; agnus_refresh               ; work         ;
;             |agnus_spritedma:spr1|                                                             ; 115.1 (115.1)        ; 116.5 (116.5)                    ; 4.8 (4.8)                                         ; 3.4 (3.4)                        ; 0.0 (0.0)            ; 135 (135)           ; 126 (126)                 ; 0 (0)         ; 280               ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1                                                                                                                                                        ; agnus_spritedma             ; work         ;
;                |altsyncram:sprctl_rtl_0|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0                                                                                                                                ; altsyncram                  ; work         ;
;                   |altsyncram_bvj1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0|altsyncram_bvj1:auto_generated                                                                                                 ; altsyncram_bvj1             ; work         ;
;                |altsyncram:sprpos_rtl_0|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0                                                                                                                                ; altsyncram                  ; work         ;
;                   |altsyncram_lsj1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0|altsyncram_lsj1:auto_generated                                                                                                 ; altsyncram_lsj1             ; work         ;
;                |altsyncram:sprptl_rtl_0|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 120               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0                                                                                                                                ; altsyncram                  ; work         ;
;                   |altsyncram_hvj1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 120               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0|altsyncram_hvj1:auto_generated                                                                                                 ; altsyncram_hvj1             ; work         ;
;          |cart:CART1|                                                                          ; 20.1 (20.1)          ; 22.9 (22.9)                      ; 3.0 (3.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 30 (30)             ; 30 (30)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|cart:CART1                                                                                                                                                                               ; cart                        ; work         ;
;             |altsyncram:custom_mirror_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0                                                                                                                                                ; altsyncram                  ; work         ;
;                |altsyncram_o6n1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0|altsyncram_o6n1:auto_generated                                                                                                                 ; altsyncram_o6n1             ; work         ;
;          |ciaa:CIAA1|                                                                          ; 113.0 (19.8)         ; 143.8 (26.0)                     ; 31.1 (6.3)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 197 (25)            ; 207 (43)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1                                                                                                                                                                               ; ciaa                        ; work         ;
;             |cia_int:cnt|                                                                      ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_int:cnt                                                                                                                                                                   ; cia_int                     ; work         ;
;             |cia_timera:tmra|                                                                  ; 26.7 (26.7)          ; 36.1 (36.1)                      ; 9.5 (9.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 59 (59)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timera:tmra                                                                                                                                                               ; cia_timera                  ; work         ;
;             |cia_timerb:tmrb|                                                                  ; 27.4 (27.4)          ; 33.8 (33.8)                      ; 6.5 (6.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 49 (49)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb                                                                                                                                                               ; cia_timerb                  ; work         ;
;             |cia_timerd:tmrd|                                                                  ; 31.9 (31.9)          ; 41.3 (41.3)                      ; 9.5 (9.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 53 (53)             ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd                                                                                                                                                               ; cia_timerd                  ; work         ;
;          |ciab:CIAB1|                                                                          ; 116.3 (20.1)         ; 139.2 (23.1)                     ; 25.7 (3.7)                                        ; 2.8 (0.7)                        ; 0.0 (0.0)            ; 199 (24)            ; 203 (39)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1                                                                                                                                                                               ; ciab                        ; work         ;
;             |cia_int:cnt|                                                                      ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.3 (0.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_int:cnt                                                                                                                                                                   ; cia_int                     ; work         ;
;             |cia_timera:tmra|                                                                  ; 27.4 (27.4)          ; 33.0 (33.0)                      ; 5.6 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timera:tmra                                                                                                                                                               ; cia_timera                  ; work         ;
;             |cia_timerb:tmrb|                                                                  ; 29.4 (29.4)          ; 35.2 (35.2)                      ; 6.4 (6.4)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 58 (58)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb                                                                                                                                                               ; cia_timerb                  ; work         ;
;             |cia_timerd:tmrd|                                                                  ; 33.3 (33.3)          ; 41.9 (41.9)                      ; 9.7 (9.7)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 54 (54)             ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd                                                                                                                                                               ; cia_timerd                  ; work         ;
;          |denise:DENISE1|                                                                      ; 1291.8 (63.8)        ; 2203.9 (79.4)                    ; 912.7 (15.6)                                      ; 0.6 (0.1)                        ; 0.0 (0.0)            ; 826 (106)           ; 4186 (98)                 ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1                                                                                                                                                                           ; denise                      ; work         ;
;             |denise_bitplanes:bplm0|                                                           ; 496.8 (47.7)         ; 858.6 (311.9)                    ; 361.8 (264.3)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 298 (87)            ; 1715 (592)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0                                                                                                                                                    ; denise_bitplanes            ; work         ;
;                |denise_bitplane_shifter:bplshft1|                                              ; 54.0 (54.0)          ; 68.2 (68.2)                      ; 14.3 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 143 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;                |denise_bitplane_shifter:bplshft2|                                              ; 58.2 (58.2)          ; 67.1 (67.1)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 141 (141)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;                |denise_bitplane_shifter:bplshft3|                                              ; 54.5 (54.5)          ; 63.7 (63.7)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 138 (138)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft3                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;                |denise_bitplane_shifter:bplshft4|                                              ; 54.0 (54.0)          ; 67.6 (67.6)                      ; 13.6 (13.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 142 (142)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;                |denise_bitplane_shifter:bplshft5|                                              ; 57.5 (57.5)          ; 63.5 (63.5)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 138 (138)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft5                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;                |denise_bitplane_shifter:bplshft6|                                              ; 54.5 (54.5)          ; 68.0 (68.0)                      ; 13.5 (13.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 137 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft6                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;                |denise_bitplane_shifter:bplshft7|                                              ; 57.7 (57.7)          ; 73.0 (73.0)                      ; 15.3 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 143 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;                |denise_bitplane_shifter:bplshft8|                                              ; 58.8 (58.8)          ; 75.5 (75.5)                      ; 16.7 (16.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 141 (141)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;             |denise_collision:col0|                                                            ; 29.9 (29.9)          ; 31.0 (31.0)                      ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 52 (52)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_collision:col0                                                                                                                                                     ; denise_collision            ; work         ;
;             |denise_colortable:clut0|                                                          ; 33.2 (33.2)          ; 38.5 (38.5)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 1 (1)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0                                                                                                                                                   ; denise_colortable           ; work         ;
;                |denise_colortable_ram_mf:clut|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut                                                                                                                     ; denise_colortable_ram_mf    ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component                                                                                     ; altsyncram                  ; work         ;
;                      |altsyncram_h612:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated                                                      ; altsyncram_h612             ; work         ;
;             |denise_hamgenerator:ham0|                                                         ; 32.5 (32.5)          ; 42.7 (42.7)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 37 (37)                   ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0                                                                                                                                                  ; denise_hamgenerator         ; work         ;
;                |denise_colortable_ram_mf:clut|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut                                                                                                                    ; denise_colortable_ram_mf    ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component                                                                                    ; altsyncram                  ; work         ;
;                      |altsyncram_h612:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated                                                     ; altsyncram_h612             ; work         ;
;             |denise_playfields:plfm0|                                                          ; 12.3 (12.3)          ; 12.3 (12.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_playfields:plfm0                                                                                                                                                   ; denise_playfields           ; work         ;
;             |denise_spritepriority:spm0|                                                       ; 4.3 (4.3)            ; 4.5 (4.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_spritepriority:spm0                                                                                                                                                ; denise_spritepriority       ; work         ;
;             |denise_sprites:sprm0|                                                             ; 618.1 (15.8)         ; 1136.9 (17.5)                    ; 519.3 (1.7)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 216 (33)            ; 2299 (3)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0                                                                                                                                                      ; denise_sprites              ; work         ;
;                |denise_sprites_shifter:sps0|                                                   ; 73.1 (73.1)          ; 136.0 (136.0)                    ; 63.0 (63.0)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 19 (19)             ; 287 (287)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0                                                                                                                          ; denise_sprites_shifter      ; work         ;
;                |denise_sprites_shifter:sps1|                                                   ; 72.6 (72.6)          ; 129.5 (129.5)                    ; 57.2 (57.2)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 17 (17)             ; 287 (287)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1                                                                                                                          ; denise_sprites_shifter      ; work         ;
;                |denise_sprites_shifter:sps2|                                                   ; 72.0 (72.0)          ; 137.3 (137.3)                    ; 65.3 (65.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 287 (287)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2                                                                                                                          ; denise_sprites_shifter      ; work         ;
;                |denise_sprites_shifter:sps3|                                                   ; 73.8 (73.8)          ; 140.7 (140.7)                    ; 66.8 (66.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 287 (287)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3                                                                                                                          ; denise_sprites_shifter      ; work         ;
;                |denise_sprites_shifter:sps4|                                                   ; 71.9 (71.9)          ; 127.9 (127.9)                    ; 56.1 (56.1)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 16 (16)             ; 287 (287)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4                                                                                                                          ; denise_sprites_shifter      ; work         ;
;                |denise_sprites_shifter:sps5|                                                   ; 71.3 (71.3)          ; 144.1 (144.1)                    ; 72.8 (72.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 287 (287)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5                                                                                                                          ; denise_sprites_shifter      ; work         ;
;                |denise_sprites_shifter:sps6|                                                   ; 72.2 (72.2)          ; 141.7 (141.7)                    ; 69.5 (69.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 287 (287)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6                                                                                                                          ; denise_sprites_shifter      ; work         ;
;                |denise_sprites_shifter:sps7|                                                   ; 95.3 (95.3)          ; 162.2 (162.2)                    ; 66.9 (66.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 287 (287)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7                                                                                                                          ; denise_sprites_shifter      ; work         ;
;          |gary:GARY1|                                                                          ; 100.2 (100.2)        ; 103.4 (103.4)                    ; 4.4 (4.4)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 141 (141)           ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gary:GARY1                                                                                                                                                                               ; gary                        ; work         ;
;          |gayle:GAYLE1|                                                                        ; 352.2 (16.0)         ; 365.8 (16.3)                     ; 19.1 (0.7)                                        ; 5.4 (0.4)                        ; 0.0 (0.0)            ; 550 (24)            ; 398 (18)                  ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1                                                                                                                                                                             ; gayle                       ; work         ;
;             |ide:ide0|                                                                         ; 167.3 (167.3)        ; 176.0 (176.0)                    ; 9.4 (9.4)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 263 (263)           ; 190 (190)                 ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0                                                                                                                                                                    ; ide                         ; work         ;
;                |dpram:io_buf0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0                                                                                                                                                      ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                         ; altsyncram_ue34             ; work         ;
;                |dpram:io_buf1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1                                                                                                                                                      ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                         ; altsyncram_ue34             ; work         ;
;             |ide:ide1|                                                                         ; 169.0 (169.0)        ; 173.5 (173.5)                    ; 8.9 (8.9)                                         ; 4.4 (4.4)                        ; 0.0 (0.0)            ; 263 (263)           ; 190 (190)                 ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1                                                                                                                                                                    ; ide                         ; work         ;
;                |dpram:io_buf0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0                                                                                                                                                      ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                         ; altsyncram_ue34             ; work         ;
;                |dpram:io_buf1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1                                                                                                                                                      ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                         ; altsyncram_ue34             ; work         ;
;          |minimig_m68k_bridge:CPU1|                                                            ; 35.6 (35.6)          ; 48.2 (48.2)                      ; 14.5 (14.5)                                       ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 55 (55)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|minimig_m68k_bridge:CPU1                                                                                                                                                                 ; minimig_m68k_bridge         ; work         ;
;          |minimig_sram_bridge:RAM1|                                                            ; 18.3 (18.3)          ; 21.5 (21.5)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|minimig_sram_bridge:RAM1                                                                                                                                                                 ; minimig_sram_bridge         ; work         ;
;          |minimig_syscontrol:CONTROL1|                                                         ; 2.8 (2.8)            ; 3.5 (3.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|minimig_syscontrol:CONTROL1                                                                                                                                                              ; minimig_syscontrol          ; work         ;
;          |paula:PAULA1|                                                                        ; 569.2 (14.2)         ; 706.0 (14.5)                     ; 138.5 (0.4)                                       ; 1.7 (0.1)                        ; 0.0 (0.0)            ; 1005 (28)           ; 878 (21)                  ; 0 (0)         ; 32768             ; 4     ; 4          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1                                                                                                                                                                             ; paula                       ; work         ;
;             |paula_audio:ad1|                                                                  ; 285.9 (15.3)         ; 388.3 (16.2)                     ; 103.6 (0.8)                                       ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 526 (26)            ; 525 (8)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1                                                                                                                                                             ; paula_audio                 ; work         ;
;                |paula_audio_channel:ach0|                                                      ; 61.2 (61.2)          ; 90.8 (90.8)                      ; 29.9 (29.9)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 110 (110)           ; 122 (122)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0                                                                                                                                    ; paula_audio_channel         ; work         ;
;                |paula_audio_channel:ach1|                                                      ; 62.5 (62.5)          ; 88.0 (88.0)                      ; 26.1 (26.1)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 111 (111)           ; 121 (121)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1                                                                                                                                    ; paula_audio_channel         ; work         ;
;                |paula_audio_channel:ach2|                                                      ; 59.8 (59.8)          ; 84.0 (84.0)                      ; 24.6 (24.6)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 107 (107)           ; 123 (123)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2                                                                                                                                    ; paula_audio_channel         ; work         ;
;                |paula_audio_channel:ach3|                                                      ; 66.5 (66.5)          ; 86.2 (86.2)                      ; 19.7 (19.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (118)           ; 121 (121)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3                                                                                                                                    ; paula_audio_channel         ; work         ;
;                |paula_audio_mixer:mix|                                                         ; 20.7 (20.7)          ; 23.2 (23.2)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix                                                                                                                                       ; paula_audio_mixer           ; work         ;
;                   |paula_audio_volume:sv0|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv0                                                                                                                ; paula_audio_volume          ; work         ;
;                   |paula_audio_volume:sv1|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv1                                                                                                                ; paula_audio_volume          ; work         ;
;                   |paula_audio_volume:sv2|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv2                                                                                                                ; paula_audio_volume          ; work         ;
;                   |paula_audio_volume:sv3|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv3                                                                                                                ; paula_audio_volume          ; work         ;
;             |paula_floppy:pf1|                                                                 ; 151.9 (129.4)        ; 173.2 (148.6)                    ; 21.7 (19.6)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 263 (215)           ; 185 (159)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1                                                                                                                                                            ; paula_floppy                ; work         ;
;                |paula_floppy_fifo:db1|                                                         ; 22.5 (22.5)          ; 24.6 (24.6)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 26 (26)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1                                                                                                                                      ; paula_floppy_fifo           ; work         ;
;                   |altsyncram:mem_rtl_0|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0                                                                                                                 ; altsyncram                  ; work         ;
;                      |altsyncram_a9q1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0|altsyncram_a9q1:auto_generated                                                                                  ; altsyncram_a9q1             ; work         ;
;             |paula_intcontroller:pi1|                                                          ; 32.0 (32.0)          ; 35.8 (35.8)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_intcontroller:pi1                                                                                                                                                     ; paula_intcontroller         ; work         ;
;             |paula_uart:pu1|                                                                   ; 85.2 (85.2)          ; 94.2 (94.2)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 130 (130)           ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1                                                                                                                                                              ; paula_uart                  ; work         ;
;          |rtg:rtg|                                                                             ; 71.3 (71.3)          ; 90.3 (90.3)                      ; 19.1 (19.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 106 (106)           ; 116 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|rtg:rtg                                                                                                                                                                                  ; rtg                         ; work         ;
;          |userio:USERIO1|                                                                      ; 189.7 (189.7)        ; 232.0 (232.0)                    ; 42.6 (42.6)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 350 (350)           ; 262 (262)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1                                                                                                                                                                           ; userio                      ; work         ;
;       |mt32pi:mt32pi|                                                                          ; 127.6 (127.6)        ; 152.1 (152.1)                    ; 24.5 (24.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 215 (215)           ; 190 (190)                 ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mt32pi:mt32pi                                                                                                                                                                                            ; mt32pi                      ; work         ;
;          |altsyncram:lcd_data_rtl_0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0                                                                                                                                                                  ; altsyncram                  ; work         ;
;             |altsyncram_mrk1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0|altsyncram_mrk1:auto_generated                                                                                                                                   ; altsyncram_mrk1             ; work         ;
;       |pll:pll|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                  ; pll                         ; pll          ;
;          |pll_0002:pll_inst|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                ; pll_0002                    ; pll          ;
;             |altera_pll:altera_pll_i|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                        ; altera_pll                  ; work         ;
;       |sdram_ctrl:ram1|                                                                        ; 375.1 (138.8)        ; 424.5 (173.0)                    ; 60.5 (36.7)                                       ; 11.1 (2.6)                       ; 0.0 (0.0)            ; 511 (175)           ; 361 (212)                 ; 0 (0)         ; 85504             ; 12    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1                                                                                                                                                                                          ; sdram_ctrl                  ; work         ;
;          |cpu_cache_new:cpu_cache|                                                             ; 236.3 (228.5)        ; 251.5 (242.0)                    ; 23.8 (22.1)                                       ; 8.6 (8.6)                        ; 0.0 (0.0)            ; 336 (320)           ; 149 (149)                 ; 0 (0)         ; 85504             ; 12    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache                                                                                                                                                                  ; cpu_cache_new               ; work         ;
;             |dpram:dtram|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram                                                                                                                                                      ; dpram                       ; work         ;
;                |dpram_dif:ram|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                      |altsyncram_m834:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated                                                                         ; altsyncram_m834             ; work         ;
;             |dpram:itram|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram                                                                                                                                                      ; dpram                       ; work         ;
;                |dpram_dif:ram|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                      |altsyncram_m834:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9984              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated                                                                         ; altsyncram_m834             ; work         ;
;             |dpram_be_1024x16:ddram0|                                                          ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;             |dpram_be_1024x16:ddram1|                                                          ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;             |dpram_be_1024x16:idram0|                                                          ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;             |dpram_be_1024x16:idram1|                                                          ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;       |video_freak:video_freak|                                                                ; 193.4 (18.2)         ; 238.3 (32.5)                     ; 44.9 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 258 (31)            ; 377 (78)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak                                                                                                                                                                                  ; video_freak                 ; work         ;
;          |video_scale_int:scale|                                                               ; 175.3 (122.2)        ; 205.8 (139.8)                    ; 30.6 (17.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 227 (170)           ; 299 (142)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale                                                                                                                                                            ; video_scale_int             ; work         ;
;             |sys_udiv:div|                                                                     ; 26.3 (26.3)          ; 32.9 (32.9)                      ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div                                                                                                                                               ; sys_udiv                    ; work         ;
;             |sys_umul:mul|                                                                     ; 26.8 (26.8)          ; 33.2 (33.2)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul                                                                                                                                               ; sys_umul                    ; work         ;
;       |video_mixer:video_mixer|                                                                ; 758.3 (17.8)         ; 1017.6 (33.4)                    ; 269.8 (15.8)                                      ; 10.5 (0.2)                       ; 0.0 (0.0)            ; 1102 (33)           ; 1681 (64)                 ; 0 (0)         ; 486144            ; 59    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer                                                                                                                                                                                  ; video_mixer                 ; work         ;
;          |gamma_corr:gamma|                                                                    ; 32.3 (32.3)          ; 44.4 (44.4)                      ; 12.2 (12.2)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 19 (19)             ; 90 (90)                   ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma                                                                                                                                                                 ; gamma_corr                  ; work         ;
;             |altsyncram:gamma_curve_rtl_0|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0                                                                                                                                    ; altsyncram                  ; work         ;
;                |altsyncram_2aj1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated                                                                                                     ; altsyncram_2aj1             ; work         ;
;          |scandoubler:sd|                                                                      ; 708.3 (125.1)        ; 939.8 (168.5)                    ; 241.8 (44.5)                                      ; 10.2 (1.1)                       ; 0.0 (0.0)            ; 1050 (217)          ; 1527 (287)                ; 0 (0)         ; 480000            ; 58    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd                                                                                                                                                                   ; scandoubler                 ; work         ;
;             |Hq2x:Hq2x|                                                                        ; 583.2 (202.8)        ; 771.3 (320.3)                    ; 197.3 (121.6)                                     ; 9.1 (4.1)                        ; 0.0 (0.0)            ; 833 (183)           ; 1240 (662)                ; 0 (0)         ; 480000            ; 58    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x                                                                                                                                                         ; Hq2x                        ; work         ;
;                |Blend:blender|                                                                 ; 316.9 (285.1)        ; 390.3 (356.8)                    ; 78.4 (76.8)                                       ; 5.1 (5.1)                        ; 0.0 (0.0)            ; 514 (439)           ; 578 (578)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender                                                                                                                                           ; Blend                       ; work         ;
;                   |DiffCheck:diff_checker|                                                     ; 31.8 (31.8)          ; 33.4 (33.4)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker                                                                                                                    ; DiffCheck                   ; work         ;
;                |DiffCheck:diffcheck0|                                                          ; 31.7 (31.7)          ; 31.7 (31.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0                                                                                                                                    ; DiffCheck                   ; work         ;
;                |DiffCheck:diffcheck1|                                                          ; 28.1 (28.1)          ; 28.1 (28.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck1                                                                                                                                    ; DiffCheck                   ; work         ;
;                |hq2x_buf:hq2x_out|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384000            ; 48    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out                                                                                                                                       ; hq2x_buf                    ; work         ;
;                   |altsyncram:ram_rtl_0|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384000            ; 48    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0                                                                                                                  ; altsyncram                  ; work         ;
;                      |altsyncram_dcn1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384000            ; 48    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_dcn1:auto_generated                                                                                   ; altsyncram_dcn1             ; work         ;
;                |hq2x_in:hq2x_in|                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 96000             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in                                                                                                                                         ; hq2x_in                     ; work         ;
;                   |hq2x_buf:buf0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48000             ; 5     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0                                                                                                                           ; hq2x_buf                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48000             ; 5     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0                                                                                                      ; altsyncram                  ; work         ;
;                         |altsyncram_kbn1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48000             ; 5     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_kbn1:auto_generated                                                                       ; altsyncram_kbn1             ; work         ;
;                   |hq2x_buf:buf1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48000             ; 5     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1                                                                                                                           ; hq2x_buf                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48000             ; 5     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0                                                                                                      ; altsyncram                  ; work         ;
;                         |altsyncram_kbn1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48000             ; 5     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_kbn1:auto_generated                                                                       ; altsyncram_kbn1             ; work         ;
;    |hdmi_config:hdmi_config|                                                                   ; 150.7 (92.6)         ; 150.7 (92.6)                     ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 222 (127)           ; 75 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config                                                                                                                                                                                          ; hdmi_config                 ; work         ;
;       |i2c:i2c_av|                                                                             ; 56.9 (56.9)          ; 58.1 (58.1)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (95)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av                                                                                                                                                                               ; i2c                         ; work         ;
;    |mcp23009:mcp23009|                                                                         ; 91.5 (31.0)          ; 96.0 (31.8)                      ; 4.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 171 (59)            ; 108 (44)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                ; mcp23009                    ; work         ;
;       |i2c:i2c|                                                                                ; 60.5 (60.5)          ; 64.2 (64.2)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (112)           ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                        ; i2c                         ; work         ;
;    |osd:hdmi_osd|                                                                              ; 541.9 (541.9)        ; 564.3 (564.3)                    ; 23.8 (23.8)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 906 (906)           ; 586 (586)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                     ; osd                         ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                         ; altsyncram                  ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                          ; altsyncram_i6k1             ; work         ;
;    |osd:vga_osd|                                                                               ; 507.3 (507.3)        ; 567.0 (567.0)                    ; 60.8 (60.8)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 866 (866)           ; 670 (670)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                      ; osd                         ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                          ; altsyncram                  ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                           ; altsyncram_i6k1             ; work         ;
;    |pll_audio:pll_audio|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio                                                                                                                                                                                              ; pll_audio                   ; pll_audio    ;
;       |pll_audio_0002:pll_audio_inst|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst                                                                                                                                                                ; pll_audio_0002              ; pll_audio    ;
;          |altera_pll:altera_pll_i|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                        ; altera_pll                  ; work         ;
;    |pll_cfg:pll_cfg|                                                                           ; 963.2 (0.0)          ; 1039.8 (0.0)                     ; 85.1 (0.0)                                        ; 8.5 (0.0)                        ; 0.0 (0.0)            ; 1490 (0)            ; 636 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                  ; pll_cfg                     ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                   ; 963.2 (0.0)          ; 1039.8 (0.0)                     ; 85.1 (0.0)                                        ; 8.5 (0.0)                        ; 0.0 (0.0)            ; 1490 (0)            ; 636 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                             ; altera_pll_reconfig_top     ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 963.2 (851.9)        ; 1039.8 (921.5)                   ; 85.1 (76.8)                                       ; 8.5 (7.3)                        ; 0.0 (0.0)            ; 1490 (1289)         ; 636 (566)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core    ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer     ; work         ;
;             |dprio_mux:dprio_mux_inst|                                                         ; 50.7 (50.7)          ; 54.7 (54.7)                      ; 4.1 (4.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 92 (92)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                   ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 40.2 (36.2)          ; 41.3 (36.3)                      ; 2.2 (1.2)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 74 (69)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift             ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb          ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb          ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb          ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb          ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb          ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 6.3 (6.3)            ; 7.6 (7.6)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init             ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb          ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb          ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                       ; 10.5 (10.5)          ; 11.0 (11.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset                  ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                         ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                ; pll_hdmi                    ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                            ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                    ; pll_hdmi_0002               ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                             ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                            ; altera_pll                  ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                           ; altera_cyclonev_pll         ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                           ; altera_cyclonev_pll_base    ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                              ; dps_extra_kick              ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                 ; 519.3 (519.3)        ; 561.8 (561.8)                    ; 44.2 (44.2)                                       ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 789 (789)           ; 502 (502)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                        ; pll_hdmi_adj                ; work         ;
;    |scanlines:HDMI_scanlines|                                                                  ; 32.5 (29.5)          ; 37.3 (34.3)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (52)             ; 15 (11)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines                                                                                                                                                                                         ; scanlines                   ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                              ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                               ; altshift_taps               ; work         ;
;          |shift_taps_tuu:auto_generated|                                                       ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                 ; shift_taps_tuu              ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                     ; altsyncram_jr91             ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1                                                                                                                  ; cntr_phf                    ; work         ;
;    |scanlines:VGA_scanlines|                                                                   ; 37.2 (37.2)          ; 59.8 (59.8)                      ; 22.7 (22.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                          ; scanlines                   ; work         ;
;    |sync_fix:sync_h|                                                                           ; 37.8 (37.8)          ; 50.1 (50.1)                      ; 12.3 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 106 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                  ; sync_fix                    ; work         ;
;    |sync_fix:sync_v|                                                                           ; 36.7 (36.7)          ; 51.2 (51.2)                      ; 14.4 (14.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_v                                                                                                                                                                                                  ; sync_fix                    ; work         ;
;    |sys_umuldiv:ar_muldiv|                                                                     ; 52.0 (0.3)           ; 64.0 (0.5)                       ; 12.0 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (1)              ; 140 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv                                                                                                                                                                                            ; sys_umuldiv                 ; work         ;
;       |sys_udiv:udiv|                                                                          ; 24.8 (24.8)          ; 30.5 (30.5)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv                                                                                                                                                                              ; sys_udiv                    ; work         ;
;       |sys_umul:umul|                                                                          ; 26.8 (26.8)          ; 33.0 (33.0)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul                                                                                                                                                                              ; sys_umul                    ; work         ;
;    |sysmem_lite:sysmem|                                                                        ; 159.1 (22.4)         ; 188.5 (23.7)                     ; 29.4 (1.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 244 (43)            ; 236 (41)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                               ; sysmem_lite                 ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|                                   ; 60.5 (60.5)          ; 74.3 (74.3)                      ; 13.7 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1                                                                                                                                          ; f2sdram_safe_terminator     ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|                                   ; 18.5 (18.5)          ; 18.8 (18.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2                                                                                                                                          ; f2sdram_safe_terminator     ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|                                   ; 56.3 (56.3)          ; 70.2 (70.2)                      ; 13.8 (13.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf                                                                                                                                          ; f2sdram_safe_terminator     ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                             ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                    ; sysmem_HPS_fpga_interfaces  ; work         ;
;    |vga_out:vga_out|                                                                           ; 96.7 (96.7)          ; 110.3 (110.3)                    ; 13.6 (13.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 197 (197)           ; 186 (186)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                  ; vga_out                     ; work         ;
;    |vga_out:vga_scaler_out|                                                                    ; 121.2 (117.7)        ; 129.9 (126.1)                    ; 8.7 (8.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 215 (208)           ; 176 (170)                 ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out                                                                                                                                                                                           ; vga_out                     ; work         ;
;       |altshift_taps:din1_rtl_0|                                                               ; 3.5 (0.0)            ; 3.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0                                                                                                                                                                  ; altshift_taps               ; work         ;
;          |shift_taps_puu:auto_generated|                                                       ; 3.5 (1.0)            ; 3.8 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 6 (2)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated                                                                                                                                    ; shift_taps_puu              ; work         ;
;             |altsyncram_br91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4                                                                                                        ; altsyncram_br91             ; work         ;
;             |cntr_ohf:cntr1|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1                                                                                                                     ; cntr_ohf                    ; work         ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; HDMI_TX_CLK   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; IO_SCL        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_MCLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[10] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[11] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[12] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[13] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[14] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[15] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[16] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[17] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[18] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[19] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[20] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[21] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[22] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[23] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_HS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[0]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[1]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[2]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[3]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[4]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[5]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[6]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[7]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[8]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[9]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[10]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[11]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[12]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_DQML    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_DQMH    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nWE     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nCAS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nRAS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_USER      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_HDD       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_POWER     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CS     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[0]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_L       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_R       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_SPDIF   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CLK      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CLK    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MOSI   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nCS     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_BA[0]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_BA[1]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CKE     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MISO   ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SCK       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDO       ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SDI       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IO_SDA        ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[0]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[1]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[2]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[3]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[4]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[5]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[6]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[7]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[8]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[9]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[10]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[11]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[12]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[13]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[14]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[15]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; VGA_HS        ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDCD_SPDIF    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA  ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[3]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CMD      ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[0]    ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[1]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[2]    ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[3]    ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[4]    ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[5]    ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[6]    ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[0]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[1]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[2]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_RESET     ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_EN        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_OSD       ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_USER      ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT   ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                     ;
+------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                  ; Pad To Core Index ; Setting ;
+------------------------------------------------------+-------------------+---------+
; SD_SPI_MISO                                          ;                   ;         ;
; ADC_SDO                                              ;                   ;         ;
; SW[2]                                                ;                   ;         ;
; IO_SDA                                               ;                   ;         ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[3]~0          ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~0         ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~1         ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~2         ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[0]~1          ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[2]~2          ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[4]~3          ; 0                 ; 0       ;
; SDRAM_DQ[0]                                          ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[0]          ; 0                 ; 0       ;
; SDRAM_DQ[1]                                          ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[1]          ; 0                 ; 0       ;
; SDRAM_DQ[2]                                          ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[2]          ; 0                 ; 0       ;
; SDRAM_DQ[3]                                          ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[3]          ; 0                 ; 0       ;
; SDRAM_DQ[4]                                          ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[4]          ; 0                 ; 0       ;
; SDRAM_DQ[5]                                          ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[5]          ; 0                 ; 0       ;
; SDRAM_DQ[6]                                          ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[6]          ; 0                 ; 0       ;
; SDRAM_DQ[7]                                          ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[7]          ; 0                 ; 0       ;
; SDRAM_DQ[8]                                          ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[8]          ; 0                 ; 0       ;
; SDRAM_DQ[9]                                          ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[9]          ; 0                 ; 0       ;
; SDRAM_DQ[10]                                         ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[10]         ; 0                 ; 0       ;
; SDRAM_DQ[11]                                         ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[11]         ; 0                 ; 0       ;
; SDRAM_DQ[12]                                         ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[12]         ; 0                 ; 0       ;
; SDRAM_DQ[13]                                         ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[13]         ; 0                 ; 0       ;
; SDRAM_DQ[14]                                         ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[14]         ; 0                 ; 0       ;
; SDRAM_DQ[15]                                         ;                   ;         ;
;      - emu:emu|sdram_ctrl:ram1|sdata_reg[15]         ; 0                 ; 0       ;
; VGA_HS                                               ;                   ;         ;
; SDCD_SPDIF                                           ;                   ;         ;
; HDMI_I2C_SDA                                         ;                   ;         ;
;      - hdmi_i2c                                      ; 0                 ; 0       ;
;      - hdmi_config:hdmi_config|i2c:i2c_av|ACK~0      ; 0                 ; 0       ;
; SDIO_DAT[3]                                          ;                   ;         ;
; SDIO_CMD                                             ;                   ;         ;
; USER_IO[0]                                           ;                   ;         ;
;      - emu:emu|mt32pi:mt32pi|i2c_slave.sda~0         ; 0                 ; 0       ;
;      - emu:emu|uart_rx~0                             ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2c_slave.sda_sr~feeder ; 0                 ; 0       ;
; USER_IO[1]                                           ;                   ;         ;
; USER_IO[2]                                           ;                   ;         ;
;      - emu:emu|mt32pi:mt32pi|mt32_i2s_l[6]~0         ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|mt32_i2s_r[9]~0         ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_data~0              ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_proc.old_ws~0       ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_next~0              ; 0                 ; 0       ;
; USER_IO[3]                                           ;                   ;         ;
;      - emu:emu|mt32pi:mt32pi|i2c_slave.scl_sr        ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2c_slave.scl~0         ; 0                 ; 0       ;
; USER_IO[4]                                           ;                   ;         ;
;      - emu:emu|uart_rx~0                             ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|clk_rate[0].clkr.clk~0  ; 0                 ; 0       ;
;      - user_in[4]                                    ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_proc.i2s_clk~0      ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_bclk~0              ; 0                 ; 0       ;
; USER_IO[5]                                           ;                   ;         ;
;      - emu:emu|mt32pi:mt32pi|mt32_i2s_l[6]~0         ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|mt32_i2s_r[9]~0         ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_data~0              ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_proc.old_ws~0       ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_next~0              ; 0                 ; 0       ;
; USER_IO[6]                                           ;                   ;         ;
;      - emu:emu|uart_rx~0                             ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.clk_sr ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.clk~0  ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_proc.i2s_clk~0      ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_bclk~0              ; 0                 ; 0       ;
; SDIO_DAT[0]                                          ;                   ;         ;
; SDIO_DAT[1]                                          ;                   ;         ;
; SDIO_DAT[2]                                          ;                   ;         ;
; SW[3]                                                ;                   ;         ;
;      - AUDIO_L~output                                ; 0                 ; 0       ;
;      - AUDIO_R~output                                ; 0                 ; 0       ;
;      - AUDIO_SPDIF~output                            ; 0                 ; 0       ;
;      - comb~19                                       ; 0                 ; 0       ;
;      - VGA_R~8                                       ; 0                 ; 0       ;
;      - LED_USER~1                                    ; 0                 ; 0       ;
;      - LED_HDD~1                                     ; 0                 ; 0       ;
;      - LED_POWER~1                                   ; 0                 ; 0       ;
;      - SDCD_SPDIF~2                                  ; 0                 ; 0       ;
; BTN_RESET                                            ;                   ;         ;
;      - btn_r                                         ; 1                 ; 0       ;
; FPGA_CLK2_50                                         ;                   ;         ;
; FPGA_CLK3_50                                         ;                   ;         ;
; VGA_EN                                               ;                   ;         ;
;      - VGA_R~8                                       ; 0                 ; 0       ;
;      - SD_SPI_CS~1                                   ; 0                 ; 0       ;
; FPGA_CLK1_50                                         ;                   ;         ;
; SW[0]                                                ;                   ;         ;
;      - AUDIO_L~1                                     ; 1                 ; 0       ;
;      - AUDIO_R~1                                     ; 1                 ; 0       ;
;      - AUDIO_SPDIF~1                                 ; 1                 ; 0       ;
; BTN_OSD                                              ;                   ;         ;
;      - deb_osd~0                                     ; 1                 ; 0       ;
; KEY[0]                                               ;                   ;         ;
;      - deb_osd~0                                     ; 0                 ; 0       ;
; BTN_USER                                             ;                   ;         ;
;      - deb_user~0                                    ; 1                 ; 0       ;
; KEY[1]                                               ;                   ;         ;
;      - deb_user~0                                    ; 0                 ; 0       ;
; HDMI_TX_INT                                          ;                   ;         ;
;      - comb~30                                       ; 1                 ; 0       ;
; SW[1]                                                ;                   ;         ;
;      - emu:emu|mt32pi:mt32pi|i2s_next~0              ; 0                 ; 0       ;
;      - USER_IO~14                                    ; 0                 ; 0       ;
;      - USER_IO~15                                    ; 0                 ; 0       ;
;      - USER_IO~16                                    ; 0                 ; 0       ;
;      - emu:emu|uart_rx~0                             ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|clk_rate[0].clkr.clk~0  ; 0                 ; 0       ;
;      - user_in[4]                                    ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|mt32_i2s_l[6]~0         ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|mt32_i2s_r[9]~0         ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~0               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~1               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~2               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~3               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~4               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~5               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~6               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~7               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~8               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~9               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~10              ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~11              ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~12              ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~13              ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~14              ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~15              ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_proc.i2s_clk~0      ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_proc.old_ws~0       ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_bclk~0              ; 0                 ; 0       ;
+------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                                                                                                                    ; Location                                     ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Decoder2~0                                                                                                                                                                                              ; LABCELL_X30_Y57_N24                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FB_EN                                                                                                                                                                                                   ; FF_X34_Y58_N38                               ; 48      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK1_50                                                                                                                                                                                            ; PIN_V11                                      ; 1224    ; Clock                                               ; yes    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                                                                                                            ; PIN_Y13                                      ; 169     ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HBP[0]~0                                                                                                                                                                                                ; LABCELL_X19_Y60_N57                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HEIGHT[0]~2                                                                                                                                                                                             ; LABCELL_X24_Y59_N45                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HFP[0]~0                                                                                                                                                                                                ; MLABCELL_X21_Y63_N39                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HSET[0]~0                                                                                                                                                                                               ; LABCELL_X17_Y54_N12                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HS[0]~0                                                                                                                                                                                                 ; LABCELL_X17_Y62_N21                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_BASE[0]~0                                                                                                                                                                                           ; MLABCELL_X28_Y54_N3                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_BASE[16]~1                                                                                                                                                                                          ; MLABCELL_X28_Y54_N0                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_EN                                                                                                                                                                                                  ; FF_X30_Y57_N29                               ; 83      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_FLT~0                                                                                                                                                                                               ; LABCELL_X27_Y54_N3                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HEIGHT[0]~0                                                                                                                                                                                         ; LABCELL_X16_Y60_N51                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HMAX[0]~0                                                                                                                                                                                           ; LABCELL_X30_Y68_N48                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HMIN[0]~1                                                                                                                                                                                           ; LABCELL_X16_Y60_N6                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HMIN[3]~2                                                                                                                                                                                           ; LABCELL_X16_Y60_N48                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_STRIDE[0]~0                                                                                                                                                                                         ; MLABCELL_X28_Y60_N51                         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_VMAX[0]~0                                                                                                                                                                                           ; LABCELL_X30_Y62_N0                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_VMIN[0]~0                                                                                                                                                                                           ; MLABCELL_X28_Y60_N21                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_WIDTH[0]~0                                                                                                                                                                                          ; LABCELL_X22_Y56_N27                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan0~3                                                                                                                                                                                             ; LABCELL_X70_Y4_N0                            ; 36      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan4~1                                                                                                                                                                                             ; LABCELL_X24_Y58_N36                          ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan5~1                                                                                                                                                                                             ; MLABCELL_X28_Y58_N36                         ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SD_SPI_CS~1                                                                                                                                                                                             ; LABCELL_X33_Y38_N24                          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SW[3]                                                                                                                                                                                                   ; PIN_W20                                      ; 9       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VBP[0]~1                                                                                                                                                                                                ; LABCELL_X29_Y59_N36                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VFP[0]~0                                                                                                                                                                                                ; LABCELL_X30_Y59_N48                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VGA_R~8                                                                                                                                                                                                 ; LABCELL_X81_Y4_N24                           ; 20      ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VSET[0]~0                                                                                                                                                                                               ; LABCELL_X18_Y54_N42                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VS[0]~3                                                                                                                                                                                                 ; LABCELL_X24_Y59_N27                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WIDTH[0]~2                                                                                                                                                                                              ; LABCELL_X19_Y60_N27                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WideNor0                                                                                                                                                                                                ; LABCELL_X70_Y4_N48                           ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[0]~14                                                                                                                                                                                               ; MLABCELL_X15_Y62_N9                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[10]~13                                                                                                                                                                                              ; LABCELL_X16_Y63_N0                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[17]~2                                                                                                                                                                                               ; LABCELL_X16_Y60_N45                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[24]~0                                                                                                                                                                                               ; MLABCELL_X15_Y63_N39                         ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[36]~3                                                                                                                                                                                               ; LABCELL_X16_Y60_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx_att[4]~1                                                                                                                                                                                            ; LABCELL_X16_Y60_N18                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_data[17]~0                                                                                                                                                                                          ; LABCELL_X7_Y13_N48                           ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_write                                                                                                                                                                                               ; FF_X7_Y13_N5                                 ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Equal0~29                                                                                                                                                                                     ; LABCELL_X48_Y38_N15                          ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|LessThan7~4                                                                                                                                                                                   ; LABCELL_X46_Y39_N57                          ; 39      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_info[60]~0                                                                                                                                                                                ; LABCELL_X51_Y36_N24                          ; 61      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_rptr[18]~2                                                                                                                                                                                ; LABCELL_X45_Y44_N6                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ce_cnt[6]~1                                                                                                                                                                                   ; LABCELL_X46_Y44_N24                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ce_cnt[6]~2                                                                                                                                                                                   ; LABCELL_X46_Y44_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|len[14]~1                                                                                                                                                                                     ; LABCELL_X45_Y40_N51                          ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|len[14]~2                                                                                                                                                                                     ; LABCELL_X45_Y40_N42                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|pcm_l[0]~1                                                                                                                                                                                    ; MLABCELL_X47_Y54_N33                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ram_req~1                                                                                                                                                                                     ; LABCELL_X45_Y44_N30                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|readdata[22]~1                                                                                                                                                                                ; MLABCELL_X47_Y54_N0                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|readdata[32]~0                                                                                                                                                                                ; MLABCELL_X47_Y51_N57                         ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|state.01                                                                                                                                                                                      ; FF_X45_Y44_N29                               ; 57      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always10~1                                                                                                                                                                                              ; MLABCELL_X8_Y10_N45                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always10~2                                                                                                                                                                                              ; LABCELL_X7_Y13_N30                           ; 37      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always12~0                                                                                                                                                                                              ; MLABCELL_X21_Y39_N48                         ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always14~0                                                                                                                                                                                              ; MLABCELL_X28_Y49_N57                         ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always1~0                                                                                                                                                                                               ; LABCELL_X42_Y44_N21                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always3~0                                                                                                                                                                                               ; LABCELL_X31_Y45_N24                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always9~0                                                                                                                                                                                               ; LABCELL_X17_Y54_N27                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ar_md_mul2[11]~0                                                                                                                                                                                        ; LABCELL_X30_Y57_N30                          ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ar_md_start                                                                                                                                                                                             ; FF_X30_Y57_N50                               ; 82      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc1x[0]~0                                                                                                                                                                                              ; MLABCELL_X21_Y56_N15                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc1y[0]~0                                                                                                                                                                                              ; MLABCELL_X21_Y56_N45                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc2x[0]~0                                                                                                                                                                                              ; LABCELL_X18_Y54_N6                           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc2y[0]~1                                                                                                                                                                                              ; LABCELL_X22_Y56_N21                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ary[1]~8                                                                                                                                                                                                ; LABCELL_X24_Y56_N3                           ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add101~1                                                                                                                                                                                    ; LABCELL_X31_Y67_N45                          ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add157~9                                                                                                                                                                                    ; MLABCELL_X21_Y55_N51                         ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add158~9                                                                                                                                                                                    ; LABCELL_X33_Y63_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add159~9                                                                                                                                                                                    ; LABCELL_X33_Y57_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add213~9                                                                                                                                                                                    ; LABCELL_X33_Y53_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add214~9                                                                                                                                                                                    ; LABCELL_X31_Y51_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add215~9                                                                                                                                                                                    ; MLABCELL_X21_Y49_N51                         ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add21~1                                                                                                                                                                                     ; LABCELL_X36_Y75_N57                          ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~0                                                                                                                                                                                  ; LABCELL_X22_Y55_N51                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~1                                                                                                                                                                                  ; LABCELL_X22_Y55_N54                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~2                                                                                                                                                                                  ; LABCELL_X22_Y55_N0                           ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~3                                                                                                                                                                                  ; LABCELL_X22_Y55_N36                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal10~0                                                                                                                                                                                   ; MLABCELL_X34_Y70_N18                         ; 47      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal34~5                                                                                                                                                                                   ; MLABCELL_X28_Y65_N54                         ; 29      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal37~0                                                                                                                                                                                   ; MLABCELL_X34_Y61_N57                         ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal4~2                                                                                                                                                                                    ; LABCELL_X35_Y70_N54                          ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~3                                                                                                                                                                                      ; LABCELL_X40_Y68_N6                           ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~4                                                                                                                                                                                      ; MLABCELL_X34_Y70_N21                         ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan27~10                                                                                                                                                                               ; LABCELL_X23_Y64_N42                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan28~9                                                                                                                                                                                ; LABCELL_X24_Y65_N42                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan43~8                                                                                                                                                                                ; LABCELL_X29_Y61_N54                          ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_address[0]~0                                                                                                                                                                            ; LABCELL_X43_Y65_N54                          ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_fb_ena                                                                                                                                                                                  ; FF_X35_Y58_N47                               ; 63      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_o_offset0[31]~0                                                                                                                                                                         ; LABCELL_X37_Y60_N24                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readack~0                                                                                                                                                                               ; LABCELL_X43_Y65_N3                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readdataack~0                                                                                                                                                                           ; MLABCELL_X39_Y62_N36                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_reset_na                                                                                                                                                                                ; FF_X42_Y65_N20                               ; 190     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_state.sREAD                                                                                                                                                                             ; FF_X43_Y65_N8                                ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wad[4]~1                                                                                                                                                                                ; LABCELL_X37_Y60_N12                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wadrs[22]~0                                                                                                                                                                             ; LABCELL_X40_Y63_N15                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wr                                                                                                                                                                                      ; FF_X37_Y60_N59                               ; 4       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrs[22]~0                                                                                                                                                                                ; LABCELL_X40_Y66_N54                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrsi[22]~3                                                                                                                                                                               ; LABCELL_X40_Y68_N24                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrsi[22]~7                                                                                                                                                                               ; LABCELL_X40_Y70_N57                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_count[2]~0                                                                                                                                                                                ; LABCELL_X40_Y66_N51                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_dw[127]~2                                                                                                                                                                                 ; LABCELL_X40_Y70_N51                          ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_flm~0                                                                                                                                                                                     ; MLABCELL_X34_Y70_N12                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hbcpt[4]~1                                                                                                                                                                                ; LABCELL_X37_Y67_N54                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hdown                                                                                                                                                                                     ; FF_X33_Y72_N59                               ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_himax[11]~0                                                                                                                                                                               ; MLABCELL_X34_Y70_N48                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.b[1]~0                                                                                                                                                                               ; LABCELL_X33_Y74_N51                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.g[0]~0                                                                                                                                                                               ; LABCELL_X35_Y74_N9                           ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.r[4]~0                                                                                                                                                                               ; LABCELL_X31_Y75_N12                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lrad[10]~0                                                                                                                                                                                ; LABCELL_X40_Y72_N54                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwad[10]~0                                                                                                                                                                                ; LABCELL_X40_Y73_N54                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwr                                                                                                                                                                                       ; FF_X40_Y68_N47                               ; 21      ; Sync. clear, Write enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pce~DUPLICATE                                                                                                                                                                             ; FF_X34_Y70_N4                                ; 22      ; Read enable                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pushhead                                                                                                                                                                                  ; FF_X40_Y68_N50                               ; 80      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_reset_na                                                                                                                                                                                  ; FF_X36_Y62_N17                               ; 185     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_shift[0]~0                                                                                                                                                                                ; LABCELL_X40_Y68_N36                          ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[8]~0                                                                                                                                                                               ; LABCELL_X31_Y73_N12                          ; 26      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[8]~1                                                                                                                                                                               ; LABCELL_X33_Y73_N42                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vacc[12]~1                                                                                                                                                                                ; LABCELL_X40_Y68_N51                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vcpt[11]~0                                                                                                                                                                                ; MLABCELL_X34_Y70_N51                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vdown                                                                                                                                                                                     ; FF_X36_Y68_N41                               ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vmax[11]~0                                                                                                                                                                                ; LABCELL_X40_Y68_N18                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vs_pre~0                                                                                                                                                                                  ; LABCELL_X37_Y72_N3                           ; 363     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vsize~0                                                                                                                                                                                   ; LABCELL_X37_Y68_N9                           ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wad[4]~1                                                                                                                                                                                  ; LABCELL_X42_Y68_N48                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs[17]~0                                                                                                                                                                               ; LABCELL_X40_Y66_N39                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs_mem[22]~0                                                                                                                                                                           ; LABCELL_X40_Y66_N57                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wdelay[1]~1                                                                                                                                                                               ; LABCELL_X40_Y66_N36                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wr                                                                                                                                                                                        ; FF_X42_Y68_N53                               ; 4       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wreq~1                                                                                                                                                                                    ; LABCELL_X37_Y67_N12                          ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_acpt[0]~1                                                                                                                                                                                 ; MLABCELL_X34_Y65_N18                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[15]~12                                                                                                                                                                               ; LABCELL_X36_Y61_N12                          ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[3]~1                                                                                                                                                                                 ; MLABCELL_X34_Y64_N51                         ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_altx[3]~1                                                                                                                                                                                 ; LABCELL_X36_Y65_N36                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copy.sCOPY                                                                                                                                                                                ; FF_X37_Y64_N5                                ; 70      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copy.sWAIT                                                                                                                                                                                ; FF_X37_Y64_N50                               ; 31      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copylev~0                                                                                                                                                                                 ; LABCELL_X37_Y64_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_first                                                                                                                                                                                     ; FF_X39_Y64_N26                               ; 49      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                             ; DSP_X32_Y59_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                             ; DSP_X32_Y69_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                             ; DSP_X20_Y59_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hacc_next[0]~2                                                                                                                                                                            ; MLABCELL_X39_Y64_N48                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hacc_next[12]~0                                                                                                                                                                           ; MLABCELL_X34_Y65_N24                         ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hacpt[11]~0                                                                                                                                                                               ; LABCELL_X37_Y65_N36                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hmode[2]                                                                                                                                                                                  ; FF_X29_Y64_N53                               ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix0.b[0]~0                                                                                                                                                                              ; LABCELL_X40_Y57_N24                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix1.b[0]~0                                                                                                                                                                              ; MLABCELL_X39_Y64_N27                         ; 73      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpixs.g[1]~0                                                                                                                                                                              ; LABCELL_X40_Y57_N9                           ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpixs.r[7]~0                                                                                                                                                                              ; MLABCELL_X39_Y64_N42                         ; 162     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ibuf0[1]~0                                                                                                                                                                                ; LABCELL_X33_Y60_N27                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ibuf1[1]~2                                                                                                                                                                                ; LABCELL_X33_Y60_N51                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ihsize[11]~0                                                                                                                                                                              ; LABCELL_X35_Y60_N42                          ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ihsizem[11]~0                                                                                                                                                                             ; LABCELL_X33_Y64_N51                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_last2~1                                                                                                                                                                                   ; LABCELL_X35_Y65_N33                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_obuf0[1]~2                                                                                                                                                                                ; LABCELL_X33_Y60_N9                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_obuf1[1]~1                                                                                                                                                                                ; LABCELL_X33_Y60_N30                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_pev[5]                                                                                                                                                                                    ; FF_X43_Y46_N41                               ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv[0]~3                                                                                                                                                                                ; MLABCELL_X34_Y64_N6                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv[1]~7                                                                                                                                                                                ; MLABCELL_X34_Y64_N9                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv[2]~9                                                                                                                                                                                ; LABCELL_X35_Y64_N57                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv~0                                                                                                                                                                                   ; LABCELL_X35_Y64_N48                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_pshift[3]~0                                                                                                                                                                               ; LABCELL_X37_Y66_N24                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_reset_na                                                                                                                                                                                  ; FF_X36_Y64_N50                               ; 394     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_shift[126]~3                                                                                                                                                                              ; LABCELL_X43_Y62_N0                           ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                             ; DSP_X20_Y47_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                             ; DSP_X32_Y47_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                             ; DSP_X32_Y45_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vacc[12]~0                                                                                                                                                                                ; LABCELL_X30_Y64_N39                          ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vacpt[11]~0                                                                                                                                                                               ; LABCELL_X29_Y65_N42                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vcpt_pre3[11]~0                                                                                                                                                                           ; LABCELL_X24_Y64_N36                          ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[11]~0                                                                                                                                                                               ; MLABCELL_X28_Y59_N33                         ; 26      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[11]~1                                                                                                                                                                               ; MLABCELL_X28_Y59_N12                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vmode[2]                                                                                                                                                                                  ; FF_X29_Y64_N38                               ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[0]                                                                                                                                                                                     ; FF_X36_Y61_N7                                ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[1]                                                                                                                                                                                     ; FF_X36_Y61_N40                               ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[2]                                                                                                                                                                                     ; FF_X36_Y61_N1                                ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[3]                                                                                                                                                                                     ; FF_X36_Y61_N22                               ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_h_wr                                                                                                                                                                                   ; FF_X22_Y55_N49                               ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_v_wr                                                                                                                                                                                   ; FF_X22_Y55_N22                               ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|vcarry_v~0                                                                                                                                                                                  ; LABCELL_X29_Y61_N51                          ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                                                                                                                ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 132     ; Clock                                               ; yes    ; Regional Clock       ; RCLK76           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_ss                                                                                                                                                                                                 ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 40      ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_l|WideXor0                                                                                                                                                           ; MLABCELL_X25_Y76_N36                         ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_r|WideXor0                                                                                                                                                           ; LABCELL_X17_Y74_N18                          ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|Equal0~6                                                                                                                                                                            ; LABCELL_X17_Y61_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|Equal1~6                                                                                                                                                                            ; LABCELL_X16_Y55_N21                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|ch                                                                                                                                                            ; FF_X19_Y61_N35                               ; 140     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out_l[0]~0                                                                                                                                                    ; LABCELL_X11_Y68_N12                          ; 168     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out_m[0]~0                                                                                                                                                    ; LABCELL_X11_Y68_N54                          ; 136     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|LessThan0~3                                                                                                                                                                         ; LABCELL_X11_Y59_N54                          ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|LessThan1~3                                                                                                                                                                         ; LABCELL_X11_Y65_N54                          ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|WideNor0                                                                                                                                                                            ; MLABCELL_X21_Y62_N9                          ; 12      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|a_en2                                                                                                                                                                               ; FF_X25_Y74_N56                               ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_l|Add2~4                                                                                                                                                         ; LABCELL_X29_Y71_N12                          ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_l|ShiftRight0~1                                                                                                                                                  ; MLABCELL_X25_Y69_N12                         ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_l|WideXor0                                                                                                                                                       ; LABCELL_X24_Y69_N33                          ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_r|WideXor0                                                                                                                                                       ; MLABCELL_X25_Y68_N21                         ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|comb~0                                                                                                                                                                              ; LABCELL_X11_Y68_N48                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|dly2[13]~0                                                                                                                                                                          ; MLABCELL_X25_Y74_N48                         ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[1]~0                                                                                                                                                                ; LABCELL_X30_Y62_N36                          ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[1]~1                                                                                                                                                                ; LABCELL_X30_Y62_N30                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|right[2]~1                                                                                                                                                                  ; LABCELL_X30_Y62_N54                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|mclk_ce                                                                                                                                                                             ; FF_X16_Y62_N17                               ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|sample_ce                                                                                                                                                                           ; FF_X16_Y68_N5                                ; 370     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|Equal0~1                                                                                                                                                              ; LABCELL_X31_Y64_N12                          ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|load_subframe_q                                                                                                                                                       ; FF_X25_Y66_N29                               ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|sample_buf_q[15]~0                                                                                                                                                    ; LABCELL_X24_Y67_N42                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[0]                                                                                                                                                   ; FF_X31_Y64_N32                               ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_dis~2                                                                                                                                                                                               ; MLABCELL_X28_Y56_N36                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cmd[4]~0                                                                                                                                                                                                ; LABCELL_X16_Y60_N3                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; coef_data[0]~0                                                                                                                                                                                          ; LABCELL_X18_Y54_N39                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~0                                                                                                                                                                                                  ; LABCELL_X30_Y68_N18                          ; 41      ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~1                                                                                                                                                                                                  ; LABCELL_X35_Y46_N21                          ; 26      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~23                                                                                                                                                                                                 ; LABCELL_X35_Y46_N18                          ; 147     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~24                                                                                                                                                                                                 ; LABCELL_X31_Y38_N27                          ; 27      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~30                                                                                                                                                                                                 ; LABCELL_X17_Y54_N36                          ; 12      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~31                                                                                                                                                                                                 ; LABCELL_X30_Y58_N39                          ; 361     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~46                                                                                                                                                                                                 ; LABCELL_X30_Y70_N54                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|always0~0                                                                                                                                                                              ; LABCELL_X31_Y40_N42                          ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|hs_len[2]~0                                                                                                                                                                            ; LABCELL_X31_Y40_N33                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|line_len[3]~0                                                                                                                                                                          ; LABCELL_X31_Y40_N45                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|always0~0                                                                                                                                                                               ; LABCELL_X24_Y40_N54                          ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|hs_len[2]~0                                                                                                                                                                             ; LABCELL_X23_Y40_N51                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|line_len[0]~0                                                                                                                                                                           ; LABCELL_X23_Y40_N3                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ack[0]~1                                                                                                                                                                                ; LABCELL_X45_Y53_N6                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ack[1]~0                                                                                                                                                                                ; MLABCELL_X47_Y54_N24                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|always0~0                                                                                                                                                                               ; LABCELL_X45_Y53_N15                          ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ch~0                                                                                                                                                                                    ; LABCELL_X43_Y56_N27                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ram_bcnt[0]~0                                                                                                                                                                           ; LABCELL_X43_Y56_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready[1]                                                                                                                                                                                ; FF_X43_Y56_N59                               ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready~0                                                                                                                                                                                 ; LABCELL_X48_Y54_N39                          ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready~1                                                                                                                                                                                 ; LABCELL_X43_Y56_N57                          ; 49      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|state                                                                                                                                                                                   ; FF_X43_Y56_N26                               ; 16      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Decoder0~0                                                                                                                                                                                      ; MLABCELL_X28_Y55_N3                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Decoder0~1                                                                                                                                                                                      ; MLABCELL_X28_Y55_N21                         ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Equal35~8                                                                                                                                                                                       ; MLABCELL_X25_Y11_N18                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Equal36~6                                                                                                                                                                                       ; LABCELL_X22_Y11_N42                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|IIR_filter:lpf3275|ch                                                                                                                                                                           ; FF_X31_Y8_N35                                ; 142     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|IIR_filter:lpf3275|out_l[15]~0                                                                                                                                                                  ; MLABCELL_X25_Y4_N15                          ; 168     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|IIR_filter:lpf3275|out_m[15]~0                                                                                                                                                                  ; MLABCELL_X25_Y4_N42                          ; 136     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|IIR_filter:lpf4400|ch                                                                                                                                                                           ; FF_X33_Y4_N17                                ; 141     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|IIR_filter:lpf4400|out_l[15]~0                                                                                                                                                                  ; LABCELL_X31_Y8_N3                            ; 167     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|IIR_filter:lpf4400|out_m[15]~0                                                                                                                                                                  ; LABCELL_X31_Y8_N24                           ; 136     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|WideXor0                                                                                                                                                                                        ; LABCELL_X18_Y38_N24                          ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|WideXor1                                                                                                                                                                                        ; LABCELL_X19_Y40_N30                          ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always3~0                                                                                                                                                                                       ; LABCELL_X29_Y38_N21                          ; 9       ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always5~0                                                                                                                                                                                       ; LABCELL_X29_Y38_N57                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always5~4                                                                                                                                                                                       ; LABCELL_X23_Y35_N45                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always5~5                                                                                                                                                                                       ; LABCELL_X29_Y38_N54                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always6~0                                                                                                                                                                                       ; LABCELL_X29_Y38_N27                          ; 77      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always6~1                                                                                                                                                                                       ; LABCELL_X23_Y35_N48                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always6~2                                                                                                                                                                                       ; LABCELL_X29_Y38_N24                          ; 31      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always6~3                                                                                                                                                                                       ; LABCELL_X24_Y37_N39                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always6~4                                                                                                                                                                                       ; LABCELL_X23_Y35_N27                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|amiga_clk:amiga_clk|Equal2~0                                                                                                                                                                    ; MLABCELL_X34_Y24_N24                         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|amiga_clk:amiga_clk|clk7_en_reg                                                                                                                                                                 ; FF_X34_Y24_N29                               ; 641     ; Clock enable, Read enable, Write enable             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|amiga_clk:amiga_clk|clk7n_en_reg                                                                                                                                                                ; FF_X34_Y24_N11                               ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ce_out                                                                                                                                                                                          ; FF_X29_Y38_N50                               ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ce_pix_mt32                                                                                                                                                                                     ; FF_X28_Y44_N38                               ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cnt[0]                                                                                                                                                                                          ; FF_X28_Y55_N32                               ; 29      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|comb~0                                                                                                                                                                                          ; MLABCELL_X47_Y24_N3                          ; 31      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|comb~5                                                                                                                                                                                          ; LABCELL_X33_Y8_N15                           ; 43      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_ph1~0                                                                                                                                                                                       ; LABCELL_X55_Y18_N27                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|CACR[1]~1                                                                                                                                   ; LABCELL_X60_Y23_N36                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|DFC[2]~1                                                                                                                                    ; LABCELL_X56_Y23_N42                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|FlagsSR[0]~9                                                                                                                                ; LABCELL_X64_Y27_N3                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|FlagsSR[4]~18                                                                                                                               ; LABCELL_X64_Y27_N0                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|IPL_vec[0]~0                                                                                                                                ; LABCELL_X60_Y28_N18                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|Reset                                                                                                                                       ; FF_X60_Y23_N26                               ; 258     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|SFC[2]~1                                                                                                                                    ; LABCELL_X60_Y23_N48                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|OP1_sign                                                                                                                      ; FF_X77_Y28_N53                               ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|V_Flag~0                                                                                                                      ; LABCELL_X64_Y27_N12                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|div_neg~0                                                                                                                     ; LABCELL_X64_Y27_N18                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|result_div[63]~0                                                                                                              ; LABCELL_X62_Y27_N51                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68_PC[6]~1                                                                                                                                ; LABCELL_X60_Y18_N51                          ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|USP[0]~0                                                                                                                                    ; LABCELL_X60_Y23_N18                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|VBR[29]~0                                                                                                                                   ; LABCELL_X60_Y23_N0                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|alu_bf_ffo_offset[0]~1                                                                                                                      ; LABCELL_X60_Y17_N0                           ; 47      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|brief[0]~0                                                                                                                                  ; MLABCELL_X59_Y29_N48                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|clkena_lw~0                                                                                                                                 ; LABCELL_X64_Y27_N36                          ; 250     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|data_write_tmp[0]~3                                                                                                                         ; LABCELL_X60_Y23_N15                          ; 117     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|decodeOPC                                                                                                                                   ; FF_X64_Y28_N38                               ; 89      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|exe_pc[0]~1                                                                                                                                 ; LABCELL_X63_Y21_N54                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|exec[29]                                                                                                                                    ; FF_X68_Y24_N20                               ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|last_data_in[0]~0                                                                                                                           ; LABCELL_X60_Y17_N18                          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|last_data_read[11]~0                                                                                                                        ; LABCELL_X63_Y21_N48                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr[0]~0                                                                                                                                ; MLABCELL_X59_Y21_N45                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_rega[19]~34                                                                                                                   ; LABCELL_X61_Y20_N30                          ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_regb[15]~0                                                                                                                    ; LABCELL_X55_Y20_N39                          ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memmask[0]~1                                                                                                                                ; MLABCELL_X59_Y21_N48                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.div1                                                                                                                            ; FF_X68_Y30_N44                               ; 68      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.div2                                                                                                                            ; FF_X65_Y27_N50                               ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|nLDS~0                                                                                                                                      ; MLABCELL_X65_Y25_N27                         ; 48      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|oddout~1                                                                                                                                    ; LABCELL_X64_Y25_N0                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|opcode[0]~0                                                                                                                                 ; LABCELL_X66_Y28_N18                          ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|opcode[12]                                                                                                                                  ; FF_X66_Y28_N35                               ; 99      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|process_2~1                                                                                                                                 ; LABCELL_X60_Y17_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile~119                                                                                                                                 ; MLABCELL_X59_Y26_N51                         ; 4       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|rot_bits[0]~0                                                                                                                               ; LABCELL_X64_Y27_N48                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|rot_cnt[1]~1                                                                                                                                ; LABCELL_X56_Y29_N42                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|state[1]                                                                                                                                    ; FF_X60_Y28_N41                               ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|state[1]~2                                                                                                                                  ; MLABCELL_X59_Y21_N15                         ; 111     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|tmp_TG68_PC[0]~0                                                                                                                            ; LABCELL_X60_Y17_N33                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|trap_SR[0]~1                                                                                                                                ; MLABCELL_X59_Y26_N24                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|trap_trace~1                                                                                                                                ; LABCELL_X66_Y28_N6                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|trap_vector[2]~12                                                                                                                           ; LABCELL_X62_Y27_N15                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|wbmemmask[0]~8                                                                                                                              ; LABCELL_X64_Y25_N33                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|autocfg_card~1                                                                                                                                                          ; MLABCELL_X47_Y24_N30                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|c_rw~0                                                                                                                                                                  ; LABCELL_X55_Y23_N42                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|chipdout_i[0]~0                                                                                                                                                         ; LABCELL_X55_Y23_N27                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|comb~6                                                                                                                                                                  ; MLABCELL_X59_Y21_N30                         ; 92      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|dcache_d~1                                                                                                                                                              ; LABCELL_X46_Y21_N15                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|BeiDelay~0                                                                                                                                             ; MLABCELL_X59_Y10_N30                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|Ir[0]~1                                                                                                                                                ; MLABCELL_X65_Y10_N12                         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|Ird[12]                                                                                                                                                ; FF_X61_Y7_N5                                 ; 31      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|Ird[14]                                                                                                                                                ; FF_X62_Y7_N20                                ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|always10~0                                                                                                                                             ; MLABCELL_X65_Y10_N24                         ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|always10~1                                                                                                                                             ; LABCELL_X62_Y9_N15                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|isRmcReg~0                                                                                                                       ; LABCELL_X64_Y10_N54                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|rLDS~1                                                                                                                           ; LABCELL_X64_Y10_N51                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|eCntr[3]~0                                                                                                                                             ; LABCELL_X57_Y10_N33                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|enT1                                                                                                                                                   ; MLABCELL_X65_Y10_N54                         ; 116     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|enT2                                                                                                                                                   ; LABCELL_X61_Y10_N21                          ; 104     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|enT3~0                                                                                                                                                 ; MLABCELL_X59_Y14_N21                         ; 69      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|enT4                                                                                                                                                   ; LABCELL_X61_Y10_N12                          ; 93      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Ath[15]~0                                                                                                                              ; LABCELL_X67_Y9_N51                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Atl[0]~0                                                                                                                               ; MLABCELL_X72_Y11_N18                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|PcH[4]~2                                                                                                                               ; MLABCELL_X65_Y10_N48                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|PcL[14]~2                                                                                                                              ; MLABCELL_X65_Y10_N21                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Pcl2Dbl~0                                                                                                                              ; LABCELL_X61_Y10_N39                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|alub[15]~0                                                                                                                             ; LABCELL_X68_Y10_N9                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|always9~0                                                                                                                              ; LABCELL_X63_Y9_N42                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|aob[11]~3                                                                                                                              ; LABCELL_X67_Y9_N36                           ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[0]~0                                                                                                                             ; MLABCELL_X65_Y9_N54                          ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|dataIo:dataIo|always0~0                                                                                                                ; LABCELL_X64_Y15_N57                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|dataIo:dataIo|always1~0                                                                                                                ; LABCELL_X63_Y14_N24                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|dataIo:dataIo|byteMux                                                                                                                  ; FF_X67_Y7_N44                                ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|dataIo:dataIo|dbin[0]~0                                                                                                                ; LABCELL_X64_Y15_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|dataIo:dataIo|dbin[8]~2                                                                                                                ; LABCELL_X64_Y15_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|dataIo:dataIo|dbin~1                                                                                                                   ; LABCELL_X64_Y15_N21                          ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|dataIo:dataIo|dob~0                                                                                                                    ; MLABCELL_X65_Y12_N36                         ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|dataIo:dataIo|xToDbin~0                                                                                                                ; MLABCELL_X65_Y10_N42                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|dcrOutput[0]~0                                                                                                                         ; LABCELL_X67_Y14_N6                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[1]~1                                                                                                                 ; LABCELL_X60_Y13_N54                          ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|ccrCore[2]~0                                                                                                              ; MLABCELL_X59_Y11_N12                         ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[0][0]~7                                                                                                                        ; LABCELL_X77_Y9_N0                            ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[10][0]~17                                                                                                                      ; LABCELL_X73_Y4_N30                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[11][0]~33                                                                                                                      ; LABCELL_X75_Y4_N54                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[12][14]~19                                                                                                                     ; LABCELL_X77_Y5_N6                            ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[13][15]~35                                                                                                                     ; MLABCELL_X78_Y6_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[14][15]~21                                                                                                                     ; LABCELL_X75_Y5_N0                            ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[15][15]~37                                                                                                                     ; LABCELL_X71_Y7_N3                            ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[16][15]~3                                                                                                                      ; LABCELL_X71_Y6_N30                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[17][15]~5                                                                                                                      ; LABCELL_X73_Y6_N6                            ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[1][0]~23                                                                                                                       ; LABCELL_X77_Y9_N36                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[2][0]~9                                                                                                                        ; MLABCELL_X78_Y4_N12                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[3][0]~25                                                                                                                       ; LABCELL_X77_Y4_N42                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[4][0]~11                                                                                                                       ; LABCELL_X71_Y5_N42                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[5][0]~27                                                                                                                       ; LABCELL_X77_Y6_N6                            ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[6][0]~13                                                                                                                       ; MLABCELL_X78_Y7_N18                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[7][0]~29                                                                                                                       ; LABCELL_X73_Y5_N12                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[8][0]~15                                                                                                                       ; LABCELL_X77_Y7_N24                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[9][0]~31                                                                                                                       ; MLABCELL_X78_Y5_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~10                                                                                                                             ; MLABCELL_X72_Y7_N39                          ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~12                                                                                                                             ; MLABCELL_X78_Y10_N6                          ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~14                                                                                                                             ; LABCELL_X77_Y9_N45                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~16                                                                                                                             ; MLABCELL_X72_Y7_N6                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~18                                                                                                                             ; LABCELL_X77_Y9_N27                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~2                                                                                                                              ; MLABCELL_X72_Y7_N30                          ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~20                                                                                                                             ; LABCELL_X75_Y5_N33                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~22                                                                                                                             ; LABCELL_X77_Y9_N39                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~24                                                                                                                             ; LABCELL_X77_Y4_N15                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~26                                                                                                                             ; LABCELL_X77_Y6_N9                            ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~28                                                                                                                             ; LABCELL_X73_Y5_N21                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~30                                                                                                                             ; LABCELL_X77_Y9_N54                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~32                                                                                                                             ; LABCELL_X75_Y4_N39                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~34                                                                                                                             ; MLABCELL_X78_Y6_N21                          ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~36                                                                                                                             ; MLABCELL_X72_Y7_N9                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~4                                                                                                                              ; MLABCELL_X72_Y10_N9                          ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~6                                                                                                                              ; LABCELL_X77_Y9_N24                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H~8                                                                                                                              ; MLABCELL_X78_Y4_N9                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[0][0]~7                                                                                                                        ; LABCELL_X77_Y9_N48                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[0][8]~155                                                                                                                      ; LABCELL_X77_Y10_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[10][0]~34                                                                                                                      ; LABCELL_X79_Y10_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[10][8]~180                                                                                                                     ; LABCELL_X79_Y10_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[11][0]~40                                                                                                                      ; LABCELL_X77_Y9_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[11][8]~220                                                                                                                     ; LABCELL_X79_Y10_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[12][0]~22                                                                                                                      ; LABCELL_X77_Y9_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[12][8]~185                                                                                                                     ; LABCELL_X79_Y10_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[13][0]~28                                                                                                                      ; MLABCELL_X78_Y10_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[13][8]~225                                                                                                                     ; MLABCELL_X78_Y10_N42                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[14][0]~46                                                                                                                      ; MLABCELL_X78_Y10_N36                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[14][8]~190                                                                                                                     ; MLABCELL_X78_Y10_N48                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[15][0]~52                                                                                                                      ; LABCELL_X79_Y10_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[15][8]~230                                                                                                                     ; LABCELL_X79_Y10_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[16][0]~55                                                                                                                      ; LABCELL_X77_Y10_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[16][8]~235                                                                                                                     ; LABCELL_X79_Y10_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[17][0]~4                                                                                                                       ; MLABCELL_X78_Y10_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[17][8]~150                                                                                                                     ; MLABCELL_X78_Y10_N45                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[1][0]~13                                                                                                                       ; LABCELL_X77_Y9_N51                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[1][8]~195                                                                                                                      ; LABCELL_X77_Y10_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[2][0]~31                                                                                                                       ; LABCELL_X77_Y9_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[2][8]~160                                                                                                                      ; LABCELL_X79_Y10_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[3][0]~37                                                                                                                       ; LABCELL_X77_Y9_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[3][8]~200                                                                                                                      ; LABCELL_X79_Y10_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[4][0]~19                                                                                                                       ; LABCELL_X77_Y9_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[4][8]~165                                                                                                                      ; LABCELL_X79_Y10_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[5][0]~25                                                                                                                       ; LABCELL_X77_Y9_N18                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[5][8]~205                                                                                                                      ; LABCELL_X79_Y10_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[6][0]~43                                                                                                                       ; MLABCELL_X78_Y10_N39                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[6][8]~170                                                                                                                      ; MLABCELL_X78_Y10_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[7][0]~49                                                                                                                       ; LABCELL_X77_Y10_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[7][8]~210                                                                                                                      ; LABCELL_X79_Y10_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[8][0]~10                                                                                                                       ; LABCELL_X77_Y9_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[8][8]~175                                                                                                                      ; LABCELL_X79_Y10_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[9][0]~16                                                                                                                       ; LABCELL_X77_Y9_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[9][8]~215                                                                                                                      ; LABCELL_X79_Y10_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|ftu[9]~36                                                                                                                                              ; LABCELL_X62_Y9_N12                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|iIpl[2]~0                                                                                                                                              ; LABCELL_X57_Y10_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|inl[0]~1                                                                                                                                               ; MLABCELL_X65_Y10_N36                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|microLatch[9]~0                                                                                                                                        ; LABCELL_X63_Y7_N30                           ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.abh2Ath                                                                                                                       ; FF_X67_Y9_N29                                ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.dbd2Alub                                                                                                                      ; FF_X68_Y10_N41                               ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.dbl2Atl                                                                                                                       ; FF_X72_Y11_N23                               ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.extAbh                                                                                                                        ; FF_X66_Y9_N29                                ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder|Nanod.extDbh                                                                                                                        ; FF_X68_Y10_N8                                ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[55]                                                                                                                                          ; FF_X62_Y13_N41                               ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[65]~0                                                                                                                                        ; MLABCELL_X65_Y10_N33                         ; 84      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[65]~1                                                                                                                                        ; LABCELL_X64_Y10_N6                           ; 83      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|oReset~1                                                                                                                                               ; MLABCELL_X65_Y10_N0                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|pswI[0]~2                                                                                                                                              ; LABCELL_X63_Y9_N6                            ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|pswT~1                                                                                                                                                 ; LABCELL_X63_Y9_N24                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rFC[0]~1                                                                                                                                               ; LABCELL_X61_Y9_N45                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|sequencer:sequencer|always4~0                                                                                                                          ; MLABCELL_X65_Y7_N6                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|sequencer:sequencer|always4~1                                                                                                                          ; MLABCELL_X65_Y7_N9                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|ipl_i[0]~0                                                                                                                                                              ; LABCELL_X57_Y15_N15                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|ph1n                                                                                                                                                                    ; FF_X59_Y10_N44                               ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|waitm~0                                                                                                                                                                 ; LABCELL_X57_Y15_N12                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|z3ram_base0~1                                                                                                                                                           ; MLABCELL_X47_Y24_N18                         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|cpu_wrapper:cpu_wrapper|z3ram_base1~0                                                                                                                                                           ; MLABCELL_X47_Y24_N36                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_ADDR[0]~0                                                                                                                                                                 ; LABCELL_X51_Y27_N36                          ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[22]~0                                                                                                                                                                 ; LABCELL_X51_Y27_N3                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|always1~0                                                                                                                                                                       ; LABCELL_X51_Y27_N45                          ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|ba[0]~1                                                                                                                                                                         ; LABCELL_X51_Y30_N42                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|comb~0                                                                                                                                                                          ; LABCELL_X45_Y23_N39                          ; 53      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cc_clr~0                                                                                                                                                ; LABCELL_X55_Y17_N21                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_dat_r[15]~2                                                                                                                                         ; LABCELL_X51_Y17_N48                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_adr[1]~1                                                                                                                                         ; LABCELL_X50_Y22_N45                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_adr[9]~0                                                                                                                                         ; LABCELL_X48_Y21_N51                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_dlru~0                                                                                                                                           ; LABCELL_X48_Y21_N48                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_dtag_we                                                                                                                                          ; FF_X53_Y17_N2                                ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_itag_we                                                                                                                                          ; FF_X50_Y19_N2                                ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_mem_dat_w[15]~0                                                                                                                                  ; LABCELL_X51_Y22_N18                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state.CPU_SM_FILL1                                                                                                                               ; FF_X52_Y17_N47                               ; 46      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state.CPU_SM_WRITE                                                                                                                               ; FF_X53_Y25_N38                               ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_tag_dat_w[35]~5                                                                                                                                  ; LABCELL_X51_Y17_N30                          ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|comb~0                                                                                                                          ; LABCELL_X48_Y22_N24                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|comb~1                                                                                                                          ; LABCELL_X48_Y22_N27                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|comb~0                                                                                                                          ; LABCELL_X48_Y22_N36                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|comb~1                                                                                                                          ; LABCELL_X48_Y22_N57                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|comb~0                                                                                                                          ; LABCELL_X48_Y22_N30                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|comb~1                                                                                                                          ; LABCELL_X48_Y22_N42                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|comb~0                                                                                                                          ; LABCELL_X48_Y22_N3                           ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|comb~1                                                                                                                          ; LABCELL_X48_Y22_N45                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_dtag_we                                                                                                                                          ; FF_X48_Y20_N43                               ; 4       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_state.SDR_SM_INIT1                                                                                                                               ; FF_X45_Y23_N47                               ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|ddr_data~0                                                                                                                                                                      ; LABCELL_X50_Y39_N48                          ; 80      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ddram_ctrl:ram2|writeBE[0]~1                                                                                                                                                                    ; LABCELL_X51_Y23_N39                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|f1_vend[11]~0                                                                                                                                                                                   ; LABCELL_X27_Y34_N42                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~1                                                                                                                                                        ; LABCELL_X55_Y28_N9                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~10                                                                                                                                                       ; LABCELL_X55_Y28_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~11                                                                                                                                                       ; LABCELL_X55_Y28_N24                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~13                                                                                                                                                       ; LABCELL_X48_Y26_N54                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~14                                                                                                                                                       ; LABCELL_X55_Y28_N15                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~15                                                                                                                                                       ; LABCELL_X57_Y24_N54                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~16                                                                                                                                                       ; LABCELL_X55_Y28_N45                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~17                                                                                                                                                       ; LABCELL_X55_Y28_N18                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~19                                                                                                                                                       ; LABCELL_X55_Y28_N21                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~2                                                                                                                                                        ; LABCELL_X55_Y28_N48                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~20                                                                                                                                                       ; LABCELL_X55_Y28_N54                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~4                                                                                                                                                        ; LABCELL_X55_Y28_N6                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~5                                                                                                                                                        ; LABCELL_X55_Y28_N51                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~7                                                                                                                                                        ; LABCELL_X55_Y28_N36                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~8                                                                                                                                                        ; LABCELL_X55_Y28_N39                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|Decoder1~9                                                                                                                                                        ; LABCELL_X55_Y28_N33                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|akiko:akiko|always0~0                                                                                                                                                         ; LABCELL_X48_Y26_N42                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|cfg[2]~1                                                                                                                                                          ; MLABCELL_X52_Y25_N36                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|comb~2                                                                                                                                                            ; LABCELL_X50_Y25_N9                           ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|comb~3                                                                                                                                                            ; LABCELL_X50_Y25_N36                          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|cs[1]~0                                                                                                                                                           ; LABCELL_X50_Y25_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|gayleid_cnt[1]~1                                                                                                                                                  ; LABCELL_X48_Y25_N15                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|always4~1                                                                                                                                                ; LABCELL_X45_Y31_N45                          ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|blk_size[4]~0                                                                                                                                            ; LABCELL_X48_Y32_N33                          ; 17      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|blk_size[4]~1                                                                                                                                            ; LABCELL_X48_Y32_N9                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|cmd[2]~0                                                                                                                                                 ; LABCELL_X50_Y33_N39                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|comb~0                                                                                                                                                   ; LABCELL_X46_Y32_N54                          ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|comb~1                                                                                                                                                   ; MLABCELL_X52_Y31_N51                         ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|comb~2                                                                                                                                                   ; LABCELL_X46_Y32_N21                          ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|comb~3                                                                                                                                                   ; MLABCELL_X52_Y33_N12                         ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|cylinder[15]~19                                                                                                                                          ; MLABCELL_X47_Y34_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|cylinder[19]~1                                                                                                                                           ; LABCELL_X51_Y32_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|cylinder[30]~21                                                                                                                                          ; LABCELL_X53_Y34_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|cylinder[7]~3                                                                                                                                            ; LABCELL_X51_Y32_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|drv_addr[7]~0                                                                                                                                            ; MLABCELL_X47_Y33_N54                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|fast_read~1                                                                                                                                              ; LABCELL_X50_Y33_N15                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|features[1]~0                                                                                                                                            ; LABCELL_X51_Y32_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|io_cnt[1]~0                                                                                                                                              ; MLABCELL_X52_Y31_N54                         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|io_readdata[14]~2                                                                                                                                        ; MLABCELL_X52_Y33_N9                          ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|mgmt_cnt[2]~0                                                                                                                                            ; MLABCELL_X47_Y34_N51                         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|request[1]~1                                                                                                                                             ; LABCELL_X50_Y33_N0                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|sector[14]~2                                                                                                                                             ; LABCELL_X50_Y34_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|sector[5]~4                                                                                                                                              ; LABCELL_X50_Y34_N45                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|sector_count[11]~2                                                                                                                                       ; LABCELL_X50_Y34_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|sector_count[4]~4                                                                                                                                        ; LABCELL_X48_Y34_N36                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|status[0]~1                                                                                                                                              ; MLABCELL_X47_Y33_N51                         ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|status[0]~2                                                                                                                                              ; LABCELL_X50_Y33_N12                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|always4~1                                                                                                                                                ; LABCELL_X45_Y31_N33                          ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|blk_size[7]~0                                                                                                                                            ; MLABCELL_X47_Y27_N9                          ; 17      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|blk_size[7]~1                                                                                                                                            ; MLABCELL_X47_Y27_N21                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|cmd[6]~0                                                                                                                                                 ; LABCELL_X50_Y30_N27                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|comb~0                                                                                                                                                   ; LABCELL_X43_Y27_N54                          ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|comb~1                                                                                                                                                   ; LABCELL_X46_Y28_N6                           ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|comb~3                                                                                                                                                   ; LABCELL_X43_Y27_N51                          ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|comb~4                                                                                                                                                   ; LABCELL_X46_Y28_N54                          ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|cylinder[13]~19                                                                                                                                          ; MLABCELL_X47_Y30_N27                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|cylinder[23]~1                                                                                                                                           ; LABCELL_X48_Y31_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|cylinder[24]~21                                                                                                                                          ; MLABCELL_X47_Y30_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|cylinder[2]~3                                                                                                                                            ; LABCELL_X48_Y31_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|drv_addr[1]~0                                                                                                                                            ; LABCELL_X43_Y29_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|features[5]~0                                                                                                                                            ; LABCELL_X50_Y30_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|io_cnt[9]~0                                                                                                                                              ; LABCELL_X45_Y28_N57                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|io_readdata[8]~2                                                                                                                                         ; LABCELL_X50_Y28_N30                          ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|last_read~1                                                                                                                                              ; LABCELL_X50_Y30_N0                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|mgmt_cnt[3]~0                                                                                                                                            ; LABCELL_X45_Y30_N15                          ; 28      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|mgmt_cnt[3]~1                                                                                                                                            ; MLABCELL_X47_Y31_N12                         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|request[1]~1                                                                                                                                             ; LABCELL_X50_Y30_N18                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|sector[10]~2                                                                                                                                             ; LABCELL_X46_Y29_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|sector[7]~4                                                                                                                                              ; LABCELL_X46_Y29_N12                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|sector_count[14]~2                                                                                                                                       ; LABCELL_X46_Y29_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|sector_count[2]~4                                                                                                                                        ; LABCELL_X46_Y29_N51                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|status[0]~1                                                                                                                                              ; LABCELL_X45_Y29_N48                          ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|status[0]~2                                                                                                                                              ; LABCELL_X50_Y30_N45                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fastchip:fastchip|gayle:gayle|reset_stb                                                                                                                                                         ; LABCELL_X50_Y31_N15                          ; 243     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|flt_en~0                                                                                                                                                                                        ; LABCELL_X24_Y15_N27                          ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hbl_l[1]~1                                                                                                                                                                                      ; LABCELL_X27_Y32_N33                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hbl_l[4]~5                                                                                                                                                                                      ; LABCELL_X27_Y32_N45                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hbl_r[4]~4                                                                                                                                                                                      ; LABCELL_X27_Y32_N51                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|cmd[0]~0                                                                                                                                                                        ; LABCELL_X31_Y34_N12                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|ide_addr[2]~2                                                                                                                                                                   ; LABCELL_X40_Y33_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|ide_dout[0]~0                                                                                                                                                                   ; LABCELL_X42_Y31_N48                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|io_dout[5]~11                                                                                                                                                                   ; LABCELL_X42_Y40_N45                          ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|kbd_mouse_data[0]~1                                                                                                                                                             ; LABCELL_X30_Y34_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|kbd_mouse_type[0]~0                                                                                                                                                             ; LABCELL_X29_Y34_N51                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|mouse_buttons[0]~0                                                                                                                                                              ; LABCELL_X30_Y34_N33                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|shbl_l[11]~0                                                                                                                                                                    ; LABCELL_X30_Y34_N51                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|shbl_r[0]~0                                                                                                                                                                     ; LABCELL_X30_Y34_N12                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|svbl_b[0]~1                                                                                                                                                                     ; LABCELL_X33_Y36_N45                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|svbl_t[0]~1                                                                                                                                                                     ; LABCELL_X30_Y34_N21                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder10~3                                                                                                                                                                       ; MLABCELL_X34_Y44_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder10~4                                                                                                                                                                       ; MLABCELL_X34_Y44_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder8~1                                                                                                                                                                        ; LABCELL_X31_Y44_N39                          ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder8~2                                                                                                                                                                        ; LABCELL_X29_Y48_N48                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[0]~4                                                                                                                                                                          ; MLABCELL_X34_Y48_N6                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[16]~6                                                                                                                                                                         ; MLABCELL_X34_Y48_N57                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[32]~3                                                                                                                                                                         ; MLABCELL_X34_Y48_N36                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[48]~5                                                                                                                                                                         ; MLABCELL_X34_Y48_N51                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|byte_cnt[1]~3                                                                                                                                                                     ; LABCELL_X36_Y44_N6                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|cfg[1]~1                                                                                                                                                                          ; LABCELL_X29_Y48_N24                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en                                                                                                                                                                          ; FF_X31_Y46_N56                               ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en~0                                                                                                                                                                        ; LABCELL_X31_Y46_N54                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr                                                                                                                                                                          ; FF_X29_Y44_N26                               ; 1       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr_addr[0]~0                                                                                                                                                                ; LABCELL_X35_Y46_N54                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_0[0]~1                                                                                                                                                                   ; MLABCELL_X28_Y32_N27                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_1[0]~0                                                                                                                                                                   ; MLABCELL_X28_Y32_N54                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_2[0]~2                                                                                                                                                                   ; LABCELL_X35_Y36_N18                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_3[0]~0                                                                                                                                                                   ; LABCELL_X35_Y36_N48                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|status[50]                                                                                                                                                                        ; FF_X24_Y15_N8                                ; 54      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.cmd[1]~0                                                                                                                                                                ; LABCELL_X35_Y46_N45                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.info_n[3]~0                                                                                                                                                             ; LABCELL_X35_Y46_N24                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~0                                                                                                                                                   ; MLABCELL_X34_Y41_N9                          ; 73      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~1                                                                                                                                                   ; LABCELL_X35_Y47_N15                          ; 105     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~2                                                                                                                                                   ; LABCELL_X35_Y47_N51                          ; 48      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always3~0                                                                                                                                                   ; LABCELL_X37_Y45_N42                          ; 73      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[8]~3                                                                                                                                                   ; LABCELL_X37_Y48_N9                           ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]~0                                                                                                                                                  ; LABCELL_X31_Y42_N39                          ; 42      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[25]~1                                                                                                                                                  ; LABCELL_X35_Y47_N18                          ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]~0                                                                                                                                                  ; LABCELL_X35_Y42_N0                           ; 75      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[19]~1                                                                                                                                                  ; LABCELL_X31_Y42_N21                          ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt~0                                                                                                                                                      ; LABCELL_X31_Y42_N18                          ; 83      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_int[0]~0                                                                                                                                                ; LABCELL_X33_Y42_N36                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[0]~1                                                                                                                                               ; LABCELL_X35_Y42_N21                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|_rst                                                                                                                                                                            ; FF_X43_Y24_N50                               ; 208     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|ack_spr~1                                                                                                                                                          ; LABCELL_X36_Y18_N27                          ; 82      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audlch~25                                                                                                                                      ; LABCELL_X27_Y12_N57                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audlch~26                                                                                                                                      ; LABCELL_X27_Y12_N27                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audlch~27                                                                                                                                      ; LABCELL_X27_Y12_N45                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audlch~28                                                                                                                                      ; LABCELL_X27_Y12_N42                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audlcl~66                                                                                                                                      ; LABCELL_X27_Y13_N36                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audlcl~67                                                                                                                                      ; MLABCELL_X25_Y13_N54                         ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audlcl~68                                                                                                                                      ; LABCELL_X27_Y13_N6                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audlcl~69                                                                                                                                      ; LABCELL_X27_Y13_N27                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|Equal3~0                                                                                                                                     ; MLABCELL_X34_Y19_N24                         ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|_hsync                                                                                                                                       ; FF_X30_Y18_N11                               ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|beamcon0_reg[7]~0                                                                                                                            ; MLABCELL_X28_Y18_N6                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|extra_line~0                                                                                                                                 ; LABCELL_X33_Y17_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hbstop_reg[1]~0                                                                                                                              ; MLABCELL_X28_Y18_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hbstrt_reg[1]~1                                                                                                                              ; MLABCELL_X28_Y18_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hcenter_reg[1]~0                                                                                                                             ; LABCELL_X30_Y18_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hpos[1]~3                                                                                                                                    ; LABCELL_X29_Y17_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hpos[2]~0                                                                                                                                    ; LABCELL_X29_Y17_N9                           ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hsstop_reg[1]~0                                                                                                                              ; LABCELL_X30_Y18_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hsstrt_reg[1]~0                                                                                                                              ; MLABCELL_X28_Y18_N27                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|htotal_reg[1]~0                                                                                                                              ; MLABCELL_X28_Y18_N42                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|long_line~1                                                                                                                                  ; LABCELL_X29_Y17_N3                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vblank~0                                                                                                                                     ; MLABCELL_X28_Y20_N51                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vbstop_reg[10]~2                                                                                                                             ; LABCELL_X43_Y16_N9                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vpos[10]~3                                                                                                                                   ; LABCELL_X42_Y17_N57                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vpos[3]~1                                                                                                                                    ; LABCELL_X42_Y17_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vpos[5]~0                                                                                                                                    ; LABCELL_X46_Y16_N48                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vsstop_reg[0]~0                                                                                                                              ; MLABCELL_X28_Y18_N18                         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vsstrt_reg[0]~0                                                                                                                              ; LABCELL_X24_Y18_N54                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vtotal_reg[0]~0                                                                                                                              ; LABCELL_X33_Y17_N3                           ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|Equal5~0                                                                                                                                    ; LABCELL_X24_Y19_N45                          ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|best_hdiwstrt[8]~0                                                                                                                          ; LABCELL_X22_Y17_N21                          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bpl1mod[1]~0                                                                                                                                ; MLABCELL_X34_Y12_N57                         ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bpl2mod[1]~1                                                                                                                                ; LABCELL_X35_Y12_N54                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplpth~83                                                                                                                                   ; LABCELL_X40_Y11_N48                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplpth~85                                                                                                                                   ; LABCELL_X40_Y11_N9                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplpth~87                                                                                                                                   ; LABCELL_X36_Y7_N12                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplpth~89                                                                                                                                   ; LABCELL_X36_Y7_N33                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplpth~91                                                                                                                                   ; MLABCELL_X39_Y10_N51                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplpth~92                                                                                                                                   ; MLABCELL_X39_Y10_N45                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplpth~93                                                                                                                                   ; LABCELL_X36_Y7_N15                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplpth~94                                                                                                                                   ; LABCELL_X36_Y7_N54                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplptl~205                                                                                                                                  ; LABCELL_X33_Y9_N3                            ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplptl~206                                                                                                                                  ; LABCELL_X33_Y9_N21                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplptl~207                                                                                                                                  ; LABCELL_X33_Y9_N36                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplptl~208                                                                                                                                  ; LABCELL_X36_Y7_N39                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplptl~246                                                                                                                                  ; LABCELL_X36_Y7_N18                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplptl~247                                                                                                                                  ; LABCELL_X35_Y9_N9                            ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplptl~248                                                                                                                                  ; LABCELL_X36_Y7_N30                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplptl~249                                                                                                                                  ; LABCELL_X36_Y7_N57                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|cur_hdiwstrt[8]~1                                                                                                                           ; LABCELL_X22_Y17_N0                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|ddfstop[2]~0                                                                                                                                ; LABCELL_X33_Y15_N57                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|ddfstrt[2]~0                                                                                                                                ; LABCELL_X27_Y15_N15                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|dma                                                                                                                                         ; LABCELL_X40_Y14_N39                          ; 213     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|dmaena_delayed[1]~0                                                                                                                         ; MLABCELL_X39_Y13_N0                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|fmode[0]~1                                                                                                                                  ; LABCELL_X35_Y23_N33                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|hdiwstop[8]~0                                                                                                                               ; MLABCELL_X28_Y19_N6                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|hdiwstrt[8]~0                                                                                                                               ; MLABCELL_X28_Y19_N9                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltmod~69                                                                                               ; LABCELL_X40_Y7_N18                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltmod~71                                                                                               ; LABCELL_X40_Y7_N0                            ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltmod~72                                                                                               ; LABCELL_X40_Y7_N21                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltmod~73                                                                                               ; LABCELL_X40_Y7_N3                            ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltpth~27                                                                                               ; LABCELL_X45_Y10_N54                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltpth~28                                                                                               ; LABCELL_X43_Y13_N21                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltpth~29                                                                                               ; LABCELL_X43_Y13_N0                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltpth~30                                                                                               ; LABCELL_X45_Y13_N54                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltptl~67                                                                                               ; LABCELL_X43_Y12_N21                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltptl~68                                                                                               ; LABCELL_X43_Y12_N15                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltptl~69                                                                                               ; LABCELL_X43_Y12_N39                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltptl~70                                                                                               ; LABCELL_X43_Y12_N18                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state.BLT_INIT                                                                                                                               ; FF_X46_Y15_N56                               ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltadat[0]~0                                                                                                                                     ; LABCELL_X46_Y10_N3                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltafwm[0]~1                                                                                                                                     ; LABCELL_X46_Y10_N51                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltalwm[0]~0                                                                                                                                     ; LABCELL_X46_Y10_N39                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[0]~0                                                                                                                                     ; MLABCELL_X47_Y13_N54                         ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[0]~2                                                                                                                                     ; MLABCELL_X47_Y13_N33                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[0]~0                                                                                                                                     ; LABCELL_X51_Y11_N9                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbhold[0]~0                                                                                                                                    ; LABCELL_X51_Y11_N48                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbold[0]~0                                                                                                                                     ; LABCELL_X51_Y11_N12                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcdat[0]~0                                                                                                                                     ; LABCELL_X27_Y12_N9                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcon0[0]~9                                                                                                                                     ; MLABCELL_X34_Y12_N48                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcon0[12]~5                                                                                                                                    ; LABCELL_X48_Y11_N54                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcon0[8]~0                                                                                                                                     ; LABCELL_X36_Y15_N54                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcon1[12]~3                                                                                                                                    ; LABCELL_X48_Y11_N24                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcon1[1]~0                                                                                                                                     ; LABCELL_X48_Y11_N15                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|fcy~0                                                                                                                                            ; MLABCELL_X47_Y13_N36                         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|height[0]~0                                                                                                                                      ; MLABCELL_X34_Y12_N24                         ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|height_cnt[3]~1                                                                                                                                  ; LABCELL_X48_Y10_N36                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|last_word_del~0                                                                                                                                  ; LABCELL_X48_Y10_N33                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width[0]~0                                                                                                                                       ; LABCELL_X48_Y10_N9                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width_cnt[1]~0                                                                                                                                   ; MLABCELL_X47_Y13_N42                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width_cnt_rld                                                                                                                                    ; MLABCELL_X47_Y13_N27                         ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|address_out[20]~3                                                                                                                                 ; LABCELL_X33_Y16_N0                           ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|cop1lch[20]~1                                                                                                                                     ; LABCELL_X36_Y15_N42                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|cop1lcl[10]~1                                                                                                                                     ; LABCELL_X36_Y15_N45                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|cop2lch[20]~0                                                                                                                                     ; LABCELL_X36_Y15_N3                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|cop2lcl[10]~0                                                                                                                                     ; LABCELL_X33_Y16_N27                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|ir2[0]~0                                                                                                                                          ; MLABCELL_X28_Y19_N48                         ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|skip_flag~0                                                                                                                                       ; LABCELL_X37_Y16_N9                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_diskdma:dsk1|address_out[16]~0                                                                                                                               ; LABCELL_X35_Y12_N33                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_diskdma:dsk1|address_out[1]~1                                                                                                                                ; LABCELL_X35_Y12_N48                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_diskdma:dsk1|dma                                                                                                                                             ; LABCELL_X40_Y15_N6                           ; 63      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|always0~0                                                                                                                                     ; LABCELL_X30_Y15_N15                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|always9~1                                                                                                                                     ; LABCELL_X31_Y15_N21                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl~2                                                                                                                                      ; LABCELL_X27_Y15_N42                          ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprite[2]~0                                                                                                                                   ; LABCELL_X31_Y15_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos~2                                                                                                                                      ; LABCELL_X27_Y15_N18                          ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpth~82                                                                                                                                     ; MLABCELL_X34_Y16_N51                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpth~83                                                                                                                                     ; MLABCELL_X34_Y16_N24                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpth~85                                                                                                                                     ; MLABCELL_X34_Y16_N33                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpth~86                                                                                                                                     ; LABCELL_X35_Y16_N33                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpth~87                                                                                                                                     ; MLABCELL_X34_Y16_N27                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpth~88                                                                                                                                     ; MLABCELL_X34_Y16_N54                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpth~89                                                                                                                                     ; LABCELL_X35_Y16_N57                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpth~90                                                                                                                                     ; MLABCELL_X34_Y16_N18                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl~2                                                                                                                                      ; MLABCELL_X34_Y12_N45                         ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|bls_cnt[1]~2                                                                                                                                                       ; LABCELL_X45_Y18_N15                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|dmacon[9]~1                                                                                                                                                        ; LABCELL_X33_Y19_N57                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|strhor_denise                                                                                                                                                      ; MLABCELL_X25_Y19_N30                         ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_int:cnt|icrmask[0]~1                                                                                                                                             ; LABCELL_X37_Y36_N36                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmcr[3]~1                                                                                                                                            ; LABCELL_X37_Y37_N15                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmlh[0]~0                                                                                                                                            ; LABCELL_X36_Y38_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmll[0]~1                                                                                                                                            ; MLABCELL_X34_Y37_N39                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmr[0]~2                                                                                                                                             ; LABCELL_X35_Y37_N33                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmcr[3]~0                                                                                                                                            ; LABCELL_X37_Y37_N33                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmlh[0]~0                                                                                                                                            ; MLABCELL_X34_Y39_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmll[0]~0                                                                                                                                            ; LABCELL_X37_Y36_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmr[0]~1                                                                                                                                             ; LABCELL_X31_Y39_N54                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|alarm[15]~0                                                                                                                                          ; LABCELL_X37_Y38_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|alarm[23]~2                                                                                                                                          ; LABCELL_X37_Y38_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|alarm[7]~1                                                                                                                                           ; LABCELL_X37_Y38_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|always3~0                                                                                                                                            ; LABCELL_X37_Y38_N45                          ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|tod[0]~2                                                                                                                                             ; MLABCELL_X39_Y39_N42                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|tod[16]~1                                                                                                                                            ; MLABCELL_X39_Y39_N48                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|tod[8]~3                                                                                                                                             ; MLABCELL_X39_Y39_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|tod_latch[0]~0                                                                                                                                       ; LABCELL_X36_Y39_N12                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|ddrporta[1]~0                                                                                                                                                        ; LABCELL_X37_Y36_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|ddrportb[7]~0                                                                                                                                                        ; LABCELL_X36_Y37_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|keystrobe                                                                                                                                                            ; FF_X27_Y32_N26                               ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|regporta[1]~1                                                                                                                                                        ; MLABCELL_X34_Y37_N24                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|sdr_latch[1]~1                                                                                                                                                       ; LABCELL_X35_Y35_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciaa:CIAA1|ser_tx_cnt[0]~1                                                                                                                                                      ; LABCELL_X35_Y39_N45                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_int:cnt|icrmask[0]~1                                                                                                                                             ; LABCELL_X37_Y36_N6                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmcr[3]~1                                                                                                                                            ; LABCELL_X45_Y35_N30                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmlh[0]~0                                                                                                                                            ; LABCELL_X37_Y36_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmll[0]~0                                                                                                                                            ; LABCELL_X37_Y36_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmr[0]~1                                                                                                                                             ; LABCELL_X43_Y35_N12                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|tmcr[3]~0                                                                                                                                            ; LABCELL_X37_Y36_N12                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|tmlh[0]~0                                                                                                                                            ; LABCELL_X37_Y38_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|tmll[0]~1                                                                                                                                            ; LABCELL_X37_Y36_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|tmr[0]~1                                                                                                                                             ; LABCELL_X45_Y35_N42                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|alarm[15]~1                                                                                                                                          ; LABCELL_X37_Y36_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|alarm[23]~2                                                                                                                                          ; LABCELL_X37_Y36_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|alarm[7]~0                                                                                                                                           ; LABCELL_X37_Y36_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|always3~0                                                                                                                                            ; MLABCELL_X34_Y36_N9                          ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|tod[0]~3                                                                                                                                             ; MLABCELL_X39_Y36_N54                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|tod[16]~2                                                                                                                                            ; MLABCELL_X39_Y36_N48                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|tod[8]~1                                                                                                                                             ; MLABCELL_X39_Y36_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|tod_latch[0]~0                                                                                                                                       ; MLABCELL_X39_Y38_N30                         ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|ddrporta[6]~0                                                                                                                                                        ; LABCELL_X37_Y36_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|ddrportb[6]~0                                                                                                                                                        ; LABCELL_X42_Y35_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|regporta[6]~1                                                                                                                                                        ; LABCELL_X37_Y36_N42                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|regportb[0]~0                                                                                                                                                        ; LABCELL_X37_Y36_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ciab:CIAB1|sdr_latch[7]~0                                                                                                                                                       ; LABCELL_X37_Y36_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|bplcon0[0]~0                                                                                                                                                     ; LABCELL_X33_Y21_N9                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|bplcon2[0]~0                                                                                                                                                     ; LABCELL_X33_Y21_N27                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|bplcon3[1]~2                                                                                                                                                     ; MLABCELL_X25_Y21_N45                         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|bplcon4[0]~2                                                                                                                                                     ; LABCELL_X33_Y21_N3                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|Equal2~0                                                                                                                                  ; LABCELL_X33_Y21_N6                           ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|always12~0                                                                                                                                ; LABCELL_X16_Y30_N9                           ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|always13~0                                                                                                                                ; LABCELL_X17_Y31_N51                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|always14~0                                                                                                                                ; LABCELL_X16_Y30_N12                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|always15~0                                                                                                                                ; LABCELL_X17_Y31_N18                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|always16~0                                                                                                                                ; LABCELL_X17_Y31_N36                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|always17~0                                                                                                                                ; LABCELL_X18_Y31_N36                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|always18~0                                                                                                                                ; LABCELL_X18_Y31_N3                           ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|always19~0                                                                                                                                ; LABCELL_X17_Y31_N15                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|bplcon1[14]~0                                                                                                                             ; MLABCELL_X25_Y31_N0                          ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|bplcon1[8]~1                                                                                                                              ; MLABCELL_X25_Y31_N48                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2|shifter[59]~0                                                                                            ; LABCELL_X18_Y32_N39                          ; 504     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|always2~0                                                                                                ; LABCELL_X18_Y30_N36                          ; 513     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|shift~0                                                                                                  ; LABCELL_X18_Y30_N33                          ; 550     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|pf1h[0]~0                                                                                                                                 ; MLABCELL_X21_Y31_N24                         ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_collision:col0|always3~0                                                                                                                                  ; LABCELL_X35_Y20_N51                          ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_collision:col0|clxcon2[1]~3                                                                                                                               ; LABCELL_X33_Y21_N24                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_collision:col0|clxcon[0]~10                                                                                                                               ; LABCELL_X29_Y21_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|wr_en                                                                                                                                    ; LABCELL_X27_Y21_N45                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|wr_en                                                                                                                                   ; MLABCELL_X28_Y19_N42                         ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0|always7~0                                                                                                       ; LABCELL_X19_Y29_N15                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0|always8~0                                                                                                       ; MLABCELL_X28_Y29_N42                         ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0|always9~0                                                                                                       ; LABCELL_X24_Y30_N12                          ; 129     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0|hstart[0]~0                                                                                                     ; LABCELL_X24_Y23_N9                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0|hstart[1]~1                                                                                                     ; LABCELL_X24_Y23_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0|shiftb[16]~0                                                                                                    ; MLABCELL_X28_Y29_N48                         ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1|always7~0                                                                                                       ; MLABCELL_X28_Y25_N12                         ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1|always8~0                                                                                                       ; LABCELL_X22_Y25_N27                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1|always9~0                                                                                                       ; LABCELL_X27_Y24_N54                          ; 129     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1|hstart[0]~0                                                                                                     ; LABCELL_X27_Y24_N27                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1|hstart[1]~1                                                                                                     ; LABCELL_X27_Y24_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1|shifta[16]~0                                                                                                    ; MLABCELL_X15_Y27_N0                          ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2|always7~0                                                                                                       ; LABCELL_X19_Y20_N18                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2|always8~0                                                                                                       ; LABCELL_X17_Y20_N9                           ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2|always9~0                                                                                                       ; LABCELL_X18_Y20_N15                          ; 129     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2|hstart[0]~0                                                                                                     ; LABCELL_X24_Y22_N15                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2|hstart[1]~1                                                                                                     ; LABCELL_X24_Y22_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2|shifta[20]~0                                                                                                    ; LABCELL_X16_Y23_N0                           ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3|always7~0                                                                                                       ; MLABCELL_X21_Y27_N9                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3|always8~0                                                                                                       ; MLABCELL_X21_Y27_N27                         ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3|always9~0                                                                                                       ; MLABCELL_X25_Y24_N9                          ; 129     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3|hstart[0]~0                                                                                                     ; MLABCELL_X25_Y24_N33                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3|hstart[7]~1                                                                                                     ; MLABCELL_X25_Y24_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3|shifta[30]~0                                                                                                    ; LABCELL_X27_Y25_N39                          ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4|always7~0                                                                                                       ; LABCELL_X16_Y25_N0                           ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4|always8~0                                                                                                       ; LABCELL_X16_Y25_N27                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4|always9~0                                                                                                       ; MLABCELL_X21_Y23_N18                         ; 129     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4|hstart[0]~0                                                                                                     ; LABCELL_X22_Y23_N30                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4|hstart[7]~1                                                                                                     ; LABCELL_X22_Y23_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4|shifta[35]~0                                                                                                    ; MLABCELL_X15_Y27_N54                         ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5|always7~0                                                                                                       ; LABCELL_X22_Y23_N45                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5|always8~0                                                                                                       ; LABCELL_X22_Y23_N15                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5|always9~0                                                                                                       ; LABCELL_X23_Y23_N0                           ; 129     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5|hstart[0]~0                                                                                                     ; LABCELL_X22_Y23_N3                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5|hstart[7]~1                                                                                                     ; LABCELL_X22_Y23_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5|shifta[52]~0                                                                                                    ; LABCELL_X16_Y24_N42                          ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6|always7~0                                                                                                       ; LABCELL_X19_Y20_N45                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6|always8~0                                                                                                       ; LABCELL_X19_Y20_N12                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6|always9~0                                                                                                       ; LABCELL_X22_Y22_N0                           ; 129     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6|hstart[0]~0                                                                                                     ; LABCELL_X22_Y22_N42                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6|hstart[7]~1                                                                                                     ; LABCELL_X22_Y22_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6|shiftb[8]~0                                                                                                     ; LABCELL_X16_Y24_N45                          ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7|always7~0                                                                                                       ; LABCELL_X19_Y29_N9                           ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7|always8~0                                                                                                       ; LABCELL_X22_Y25_N9                           ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7|always9~0                                                                                                       ; LABCELL_X24_Y30_N33                          ; 129     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7|hstart[0]~0                                                                                                     ; LABCELL_X23_Y22_N45                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7|hstart[7]~1                                                                                                     ; LABCELL_X23_Y22_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7|shiftb[30]~0                                                                                                    ; MLABCELL_X15_Y29_N21                         ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|hdiwstop[7]~0                                                                                                                                                    ; LABCELL_X24_Y19_N15                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|hdiwstrt[7]~0                                                                                                                                                    ; MLABCELL_X25_Y19_N3                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|l_bpu[0]~1                                                                                                                                                       ; MLABCELL_X34_Y22_N6                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|denise:DENISE1|t_blank~0                                                                                                                                                        ; LABCELL_X27_Y21_N12                          ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|cfg[3]~1                                                                                                                                                           ; LABCELL_X40_Y32_N3                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|comb~0                                                                                                                                                             ; LABCELL_X40_Y32_N21                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|comb~1                                                                                                                                                             ; LABCELL_X40_Y32_N48                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|cs[1]~0                                                                                                                                                            ; LABCELL_X40_Y28_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|gayleid_cnt[0]~2                                                                                                                                                   ; LABCELL_X43_Y26_N0                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|always14~0                                                                                                                                                ; LABCELL_X46_Y32_N30                          ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|always16~0                                                                                                                                                ; LABCELL_X46_Y32_N12                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|always16~1                                                                                                                                                ; LABCELL_X46_Y32_N9                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|always2~0                                                                                                                                                 ; LABCELL_X46_Y32_N57                          ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|blk_size[0]~0                                                                                                                                             ; MLABCELL_X34_Y31_N30                         ; 17      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|blk_size[0]~1                                                                                                                                             ; MLABCELL_X34_Y31_N27                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|cmd[6]~0                                                                                                                                                  ; LABCELL_X37_Y31_N27                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|comb~0                                                                                                                                                    ; LABCELL_X36_Y30_N6                           ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|comb~1                                                                                                                                                    ; LABCELL_X35_Y32_N54                          ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|comb~2                                                                                                                                                    ; LABCELL_X36_Y30_N15                          ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|comb~3                                                                                                                                                    ; LABCELL_X35_Y32_N57                          ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|cylinder[11]~20                                                                                                                                           ; LABCELL_X35_Y30_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|cylinder[18]~2                                                                                                                                            ; LABCELL_X35_Y30_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|cylinder[2]~4                                                                                                                                             ; LABCELL_X35_Y30_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|cylinder[30]~22                                                                                                                                           ; LABCELL_X35_Y30_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|drv_addr[2]~0                                                                                                                                             ; LABCELL_X36_Y31_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|features[7]~0                                                                                                                                             ; LABCELL_X35_Y32_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_cnt[13]~0                                                                                                                                              ; LABCELL_X30_Y31_N57                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[13]~12                                                                                                                                        ; LABCELL_X35_Y32_N30                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|last_read~2                                                                                                                                               ; LABCELL_X37_Y31_N9                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|mgmt_cnt[12]~0                                                                                                                                            ; MLABCELL_X47_Y34_N21                         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|request[1]~1                                                                                                                                              ; LABCELL_X37_Y31_N15                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|sector[4]~4                                                                                                                                               ; LABCELL_X43_Y30_N54                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|sector[8]~2                                                                                                                                               ; LABCELL_X40_Y30_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|sector_count[11]~2                                                                                                                                        ; LABCELL_X40_Y30_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|sector_count[5]~4                                                                                                                                         ; LABCELL_X40_Y30_N45                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|status[3]~1                                                                                                                                               ; LABCELL_X36_Y31_N24                          ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|status[3]~3                                                                                                                                               ; LABCELL_X37_Y31_N33                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|always14~0                                                                                                                                                ; LABCELL_X45_Y31_N18                          ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|always16~1                                                                                                                                                ; LABCELL_X40_Y29_N57                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|always16~2                                                                                                                                                ; LABCELL_X40_Y29_N54                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|always2~0                                                                                                                                                 ; LABCELL_X40_Y33_N57                          ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|blk_size[6]~0                                                                                                                                             ; LABCELL_X40_Y34_N30                          ; 17      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|blk_size[6]~1                                                                                                                                             ; LABCELL_X40_Y34_N9                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|cmd[6]~0                                                                                                                                                  ; MLABCELL_X39_Y33_N12                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|comb~0                                                                                                                                                    ; LABCELL_X40_Y33_N36                          ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|comb~1                                                                                                                                                    ; LABCELL_X37_Y34_N3                           ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|comb~2                                                                                                                                                    ; LABCELL_X40_Y33_N42                          ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|comb~3                                                                                                                                                    ; LABCELL_X37_Y34_N0                           ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|cylinder[12]~19                                                                                                                                           ; LABCELL_X35_Y33_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|cylinder[19]~1                                                                                                                                            ; LABCELL_X35_Y33_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|cylinder[29]~21                                                                                                                                           ; LABCELL_X35_Y33_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|cylinder[2]~3                                                                                                                                             ; LABCELL_X35_Y33_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|drv_addr[5]~0                                                                                                                                             ; MLABCELL_X39_Y33_N9                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|features[2]~0                                                                                                                                             ; LABCELL_X35_Y32_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_cnt[13]~0                                                                                                                                              ; LABCELL_X35_Y34_N54                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[12]~10                                                                                                                                        ; LABCELL_X37_Y34_N9                           ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|last_read~2                                                                                                                                               ; MLABCELL_X39_Y33_N3                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|mgmt_cnt[9]~0                                                                                                                                             ; LABCELL_X36_Y32_N3                           ; 28      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|mgmt_cnt[9]~1                                                                                                                                             ; MLABCELL_X47_Y34_N3                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|request[2]~1                                                                                                                                              ; MLABCELL_X39_Y33_N57                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|sector[11]~2                                                                                                                                              ; MLABCELL_X34_Y32_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|sector[5]~4                                                                                                                                               ; LABCELL_X33_Y32_N3                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|sector_count[2]~4                                                                                                                                         ; MLABCELL_X39_Y32_N0                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|sector_count[9]~2                                                                                                                                         ; MLABCELL_X34_Y32_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|status[3]~1                                                                                                                                               ; LABCELL_X35_Y33_N57                          ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|status[3]~3                                                                                                                                               ; MLABCELL_X39_Y33_N45                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|gayle:GAYLE1|reset_stb                                                                                                                                                          ; LABCELL_X37_Y30_N30                          ; 242     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|minimig_m68k_bridge:CPU1|_as_and_cs~0                                                                                                                                           ; LABCELL_X40_Y18_N42                          ; 2       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|minimig_m68k_bridge:CPU1|_ta_n~4                                                                                                                                                ; MLABCELL_X34_Y24_N30                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|minimig_m68k_bridge:CPU1|always7~0                                                                                                                                              ; MLABCELL_X39_Y24_N51                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|minimig_m68k_bridge:CPU1|halt                                                                                                                                                   ; FF_X40_Y18_N14                               ; 53      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|minimig_syscontrol:CONTROL1|rst_cnt[2]~0                                                                                                                                        ; LABCELL_X43_Y26_N57                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|ntsc~0                                                                                                                                                                          ; LABCELL_X27_Y21_N27                          ; 43      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|adkcon[11]~1                                                                                                                                                       ; LABCELL_X30_Y20_N36                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|dmas[1]~0                                                                                                                                          ; LABCELL_X23_Y16_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|always6~0                                                                                                                 ; LABCELL_X17_Y10_N51                          ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|always7~1                                                                                                                 ; LABCELL_X17_Y10_N45                          ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|auddat[0]~0                                                                                                               ; LABCELL_X22_Y14_N45                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audlen[4]~0                                                                                                               ; LABCELL_X22_Y14_N18                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audper[0]~0                                                                                                               ; LABCELL_X22_Y14_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audvol[0]~0                                                                                                               ; LABCELL_X22_Y14_N12                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|datbuf[0]~0                                                                                                               ; LABCELL_X19_Y12_N54                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|dmas~0                                                                                                                    ; LABCELL_X18_Y16_N51                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|lencnt[3]~2                                                                                                               ; LABCELL_X17_Y10_N15                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|percnt[0]~1                                                                                                               ; LABCELL_X17_Y10_N48                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|always6~1                                                                                                                 ; LABCELL_X22_Y15_N21                          ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|always7~1                                                                                                                 ; LABCELL_X22_Y15_N18                          ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|auddat[0]~0                                                                                                               ; LABCELL_X22_Y14_N21                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audlen[7]~0                                                                                                               ; LABCELL_X22_Y14_N27                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audper[0]~0                                                                                                               ; LABCELL_X22_Y14_N39                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audvol[0]~0                                                                                                               ; LABCELL_X22_Y14_N3                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|datbuf[0]~0                                                                                                               ; LABCELL_X22_Y15_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|dmas~0                                                                                                                    ; LABCELL_X23_Y15_N27                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|lencnt[9]~1                                                                                                               ; LABCELL_X22_Y15_N42                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|percnt[0]~1                                                                                                               ; MLABCELL_X21_Y15_N30                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|always6~0                                                                                                                 ; LABCELL_X24_Y12_N21                          ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|always7~0                                                                                                                 ; MLABCELL_X25_Y12_N36                         ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|auddat[0]~0                                                                                                               ; MLABCELL_X28_Y10_N18                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audlen[5]~0                                                                                                               ; MLABCELL_X28_Y10_N30                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audper[0]~0                                                                                                               ; MLABCELL_X28_Y10_N33                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audvol[0]~0                                                                                                               ; MLABCELL_X25_Y16_N9                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|datbuf[0]~0                                                                                                               ; MLABCELL_X25_Y12_N51                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|dmas~0                                                                                                                    ; LABCELL_X23_Y12_N39                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|lencnt[15]~2                                                                                                              ; MLABCELL_X25_Y12_N54                         ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|percnt[0]~1                                                                                                               ; LABCELL_X24_Y12_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|always6~1                                                                                                                 ; LABCELL_X23_Y16_N30                          ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|always7~1                                                                                                                 ; LABCELL_X18_Y16_N57                          ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|auddat[0]~0                                                                                                               ; LABCELL_X18_Y12_N42                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audlen[11]~0                                                                                                              ; LABCELL_X18_Y12_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audper[0]~0                                                                                                               ; MLABCELL_X21_Y16_N33                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audvol[0]~3                                                                                                               ; MLABCELL_X25_Y16_N48                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|datbuf[0]~0                                                                                                               ; LABCELL_X19_Y12_N3                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|dmas~1                                                                                                                    ; LABCELL_X18_Y16_N6                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|lencnt[3]~1                                                                                                               ; LABCELL_X19_Y16_N12                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|percnt[0]~1                                                                                                               ; LABCELL_X23_Y16_N57                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|volcnt[0]~0                                                                                                               ; LABCELL_X23_Y13_N24                          ; 107     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|Equal7~0                                                                                                                                          ; MLABCELL_X34_Y19_N42                         ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|IO_DOUT[15]~1                                                                                                                                     ; LABCELL_X40_Y24_N57                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|IO_DOUT[6]~0                                                                                                                                      ; LABCELL_X42_Y23_N18                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|always0~0                                                                                                                                         ; LABCELL_X40_Y24_N3                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|disk_present[3]~0                                                                                                                                 ; MLABCELL_X39_Y23_N15                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dmaen~2                                                                                                                                           ; MLABCELL_X39_Y19_N45                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dsklen[0]~0                                                                                                                                       ; LABCELL_X37_Y17_N15                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dsksync[15]~0                                                                                                                                     ; MLABCELL_X34_Y17_N9                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|fifo_reset                                                                                                                                        ; MLABCELL_X39_Y19_N48                         ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|in_ptr[10]~0                                                                                                                ; LABCELL_X37_Y17_N12                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|mem~0                                                                                                                       ; LABCELL_X37_Y17_N39                          ; 4       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|out_ptr[10]~1                                                                                                               ; MLABCELL_X39_Y17_N48                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|rpm_pulse_cnt[0]~0                                                                                                                                ; LABCELL_X30_Y18_N57                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[15]~0                                                                                                                                     ; LABCELL_X40_Y24_N6                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|step_ena_cnt[8]                                                                                                                                   ; FF_X37_Y27_N26                               ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|step_ena_cnt[8]~0                                                                                                                                 ; LABCELL_X37_Y27_N51                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|trackrd~0                                                                                                                                         ; LABCELL_X40_Y15_N30                          ; 39      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|wr_fifo_status[0]~0                                                                                                                               ; LABCELL_X40_Y24_N15                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_intcontroller:pi1|intena[0]~1                                                                                                                                ; LABCELL_X30_Y20_N18                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_intcontroller:pi1|intreq[4]~3                                                                                                                                ; LABCELL_X30_Y20_N39                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|rx_data[1]~0                                                                                                                                        ; LABCELL_X31_Y23_N33                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|serdat[0]~0                                                                                                                                         ; LABCELL_X33_Y21_N0                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|serper[0]~0                                                                                                                                         ; LABCELL_X33_Y24_N12                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|serper[15]                                                                                                                                          ; FF_X31_Y25_N8                                ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_cnt[0]~0                                                                                                                                         ; LABCELL_X30_Y25_N15                          ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_cnt[10]~1                                                                                                                                        ; MLABCELL_X34_Y27_N3                          ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_cnt[14]~3                                                                                                                                        ; MLABCELL_X34_Y27_N33                         ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_shift[0]~1                                                                                                                                       ; LABCELL_X36_Y27_N57                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_state.TX_SHIFT                                                                                                                                   ; FF_X34_Y27_N26                               ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|reset                                                                                                                                                                           ; MLABCELL_X47_Y24_N24                         ; 1077    ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|rtg:rtg|rpal[0]~0                                                                                                                                                               ; LABCELL_X40_Y52_N39                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|rtg:rtg|rpal[16]~1                                                                                                                                                              ; MLABCELL_X39_Y51_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|rtg:rtg|rtg_base[0]~0                                                                                                                                                           ; LABCELL_X40_Y52_N15                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|rtg:rtg|rtg_base[16]~1                                                                                                                                                          ; LABCELL_X35_Y52_N3                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|rtg:rtg|rtg_format[0]~0                                                                                                                                                         ; LABCELL_X35_Y52_N0                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|rtg:rtg|rtg_hsize[0]~1                                                                                                                                                          ; MLABCELL_X34_Y52_N6                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|rtg:rtg|rtg_pal_wr                                                                                                                                                              ; LABCELL_X40_Y52_N27                          ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|rtg:rtg|rtg_stride[0]~0                                                                                                                                                         ; LABCELL_X35_Y52_N39                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|rtg:rtg|rtg_vsize[0]~0                                                                                                                                                          ; MLABCELL_X34_Y52_N21                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|aud_mix[0]~0                                                                                                                                                     ; LABCELL_X42_Y28_N12                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|bcnt[0]~1                                                                                                                                                        ; LABCELL_X42_Y32_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|cd32pad1_reg[3]~1                                                                                                                                                ; LABCELL_X30_Y32_N42                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|cd32pad2_reg[2]~1                                                                                                                                                ; LABCELL_X30_Y32_N51                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|cd32pad~0                                                                                                                                                        ; LABCELL_X42_Y28_N9                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|cmd[0]~0                                                                                                                                                         ; LABCELL_X42_Y32_N51                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|dmouse0dat[10]~16                                                                                                                                                ; MLABCELL_X34_Y25_N6                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|dmouse0dat[2]~9                                                                                                                                                  ; LABCELL_X35_Y26_N27                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|dmouse1dat[0]~1                                                                                                                                                  ; LABCELL_X31_Y28_N3                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|dmouse1dat[10]~13                                                                                                                                                ; LABCELL_X31_Y28_N45                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|dmouse1dat[2]~4                                                                                                                                                  ; LABCELL_X33_Y24_N3                           ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|floppy_config[0]~0                                                                                                                                               ; LABCELL_X42_Y28_N21                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|host_adr[6]~7                                                                                                                                                    ; MLABCELL_X47_Y20_N51                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|host_wdat[7]~0                                                                                                                                                   ; LABCELL_X42_Y32_N24                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|host_wdat[7]~1                                                                                                                                                   ; LABCELL_X42_Y32_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|host_wdat[8]~2                                                                                                                                                   ; LABCELL_X42_Y32_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|mouse0scr[6]~0                                                                                                                                                   ; LABCELL_X35_Y28_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|potcap[1]~1                                                                                                                                                      ; LABCELL_X29_Y30_N45                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|potreg[14]~0                                                                                                                                                     ; LABCELL_X33_Y21_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|scanline[0]~0                                                                                                                                                    ; LABCELL_X42_Y28_N54                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|t_chipset_config[1]~0                                                                                                                                            ; LABCELL_X42_Y28_N0                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|t_cpu_config[0]~0                                                                                                                                                ; LABCELL_X42_Y28_N3                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|t_ide_config[0]~0                                                                                                                                                ; LABCELL_X42_Y28_N24                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|t_memory_config[0]~0                                                                                                                                             ; LABCELL_X42_Y28_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|usrrst~2                                                                                                                                                         ; LABCELL_X42_Y28_N57                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|xcount[1]~1                                                                                                                                                      ; LABCELL_X35_Y28_N51                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|xcount[7]~4                                                                                                                                                      ; LABCELL_X35_Y28_N0                           ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|ycount[0]~1                                                                                                                                                      ; LABCELL_X35_Y28_N21                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|minimig:minimig|userio:USERIO1|ycount[2]~4                                                                                                                                                      ; LABCELL_X35_Y28_N33                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32_reset                                                                                                                                                                                      ; LABCELL_X33_Y41_N48                          ; 52      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|WideNand3                                                                                                                                                                         ; LABCELL_X27_Y45_N9                           ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|WideNor0                                                                                                                                                                          ; LABCELL_X31_Y41_N33                          ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|always5~0                                                                                                                                                                         ; LABCELL_X27_Y45_N0                           ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|always5~1                                                                                                                                                                         ; MLABCELL_X28_Y45_N21                         ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|bcnt~2                                                                                                                                                                            ; LABCELL_X30_Y43_N57                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|clk_rate[0].cnt[1]~0                                                                                                                                                              ; LABCELL_X57_Y11_N51                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|clk_rate[1].cnt[1]~0                                                                                                                                                              ; LABCELL_X56_Y11_N39                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[0]~0                                                                                                                                                               ; MLABCELL_X25_Y44_N51                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|i2c_slave.i2c_rw~1                                                                                                                                                                ; LABCELL_X27_Y43_N48                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|i2c_slave.tmp[0]~0                                                                                                                                                                ; LABCELL_X29_Y43_N48                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_cnt[0]~0                                                                                                                                                             ; LABCELL_X18_Y39_N30                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_next                                                                                                                                                                 ; FF_X18_Y39_N38                               ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|lcd_data~3                                                                                                                                                                        ; LABCELL_X27_Y43_N9                           ; 1       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|mt32_i2s_l[6]~0                                                                                                                                                                   ; MLABCELL_X21_Y38_N18                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|mt32_i2s_r[9]~0                                                                                                                                                                   ; MLABCELL_X21_Y38_N36                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|mt32_lcd_update~0                                                                                                                                                                 ; LABCELL_X27_Y43_N33                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|mt32_mode[0]~1                                                                                                                                                                    ; LABCELL_X27_Y43_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|mt32_rom[0]~0                                                                                                                                                                     ; LABCELL_X27_Y43_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|mt32_sf[0]~0                                                                                                                                                                      ; LABCELL_X27_Y43_N45                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|sh[7]                                                                                                                                                                             ; FF_X27_Y45_N8                                ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y7_N1                   ; 6004    ; Clock                                               ; yes    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y7_N1                   ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y2_N1                   ; 13495   ; Clock                                               ; yes    ; Global Clock         ; GCLK10           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|reset                                                                                                                                                                                           ; LABCELL_X33_Y37_N15                          ; 509     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|reset_d                                                                                                                                                                                         ; FF_X45_Y26_N50                               ; 39      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|scr_flg[0]~0                                                                                                                                                                                    ; LABCELL_X30_Y36_N18                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cas_dqm[0]~0                                                                                                                                                                    ; LABCELL_X36_Y14_N57                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|casaddr[0]~1                                                                                                                                                                    ; LABCELL_X43_Y15_N39                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|chip48_1[0]~0                                                                                                                                                                   ; LABCELL_X36_Y14_N9                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|chip48_2[0]~0                                                                                                                                                                   ; LABCELL_X36_Y14_N12                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|chip48_3[0]~0                                                                                                                                                                   ; LABCELL_X36_Y14_N33                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|chipRD[0]~0                                                                                                                                                                     ; LABCELL_X36_Y14_N48                          ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|comb~0                                                                                                                                                                          ; MLABCELL_X52_Y14_N0                          ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cc_clr_r[1]~0                                                                                                                                           ; LABCELL_X53_Y23_N48                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_adr[1]~0                                                                                                                                         ; MLABCELL_X52_Y14_N48                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_adr[9]~1                                                                                                                                         ; LABCELL_X50_Y16_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dlru~0                                                                                                                                           ; MLABCELL_X52_Y14_N6                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_dtag_we                                                                                                                                          ; FF_X51_Y15_N14                               ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_itag_we                                                                                                                                          ; FF_X51_Y15_N56                               ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_mem_dat_w[8]~1                                                                                                                                   ; MLABCELL_X52_Y14_N12                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_tag_dat_w[12]~0                                                                                                                                  ; LABCELL_X51_Y15_N42                          ; 54      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|comb~0                                                                                                                          ; LABCELL_X46_Y16_N36                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|comb~1                                                                                                                          ; LABCELL_X42_Y18_N48                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|comb~2                                                                                                                          ; LABCELL_X46_Y16_N42                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|comb~3                                                                                                                          ; LABCELL_X42_Y18_N33                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|comb~0                                                                                                                          ; LABCELL_X46_Y16_N39                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|comb~1                                                                                                                          ; LABCELL_X42_Y18_N6                           ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|comb~2                                                                                                                          ; LABCELL_X46_Y16_N45                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|comb~3                                                                                                                          ; LABCELL_X42_Y18_N51                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|comb~0                                                                                                                          ; MLABCELL_X47_Y16_N6                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|comb~1                                                                                                                          ; LABCELL_X42_Y18_N36                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|comb~2                                                                                                                          ; MLABCELL_X47_Y16_N9                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|comb~3                                                                                                                          ; LABCELL_X42_Y18_N45                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|comb~0                                                                                                                          ; MLABCELL_X47_Y16_N21                         ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|comb~1                                                                                                                          ; LABCELL_X42_Y18_N54                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|comb~2                                                                                                                          ; MLABCELL_X47_Y16_N39                         ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|comb~3                                                                                                                          ; LABCELL_X42_Y18_N27                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_adr[7]~1                                                                                                                                         ; LABCELL_X45_Y17_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_dram0_we~0                                                                                                                                       ; LABCELL_X45_Y17_N54                          ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_dtag_we                                                                                                                                          ; FF_X48_Y15_N5                                ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_dtag_we~DUPLICATE                                                                                                                                ; FF_X48_Y15_N4                                ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_itag_we                                                                                                                                          ; FF_X48_Y15_N25                               ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|datawr[15]~1                                                                                                                                                                    ; LABCELL_X42_Y18_N12                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|init_done                                                                                                                                                                       ; FF_X42_Y11_N41                               ; 43      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|reset_cnt[7]~1                                                                                                                                                                  ; LABCELL_X37_Y12_N24                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_addr[7]~4                                                                                                                                                                    ; LABCELL_X42_Y11_N15                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                                                                                                                                   ; DDIOOECELL_X38_Y81_N39                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_1                                                                                                                                                       ; DDIOOECELL_X40_Y0_N5                         ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_10                                                                                                                                                      ; DDIOOECELL_X8_Y0_N56                         ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_11                                                                                                                                                      ; DDIOOECELL_X82_Y0_N62                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_12                                                                                                                                                      ; DDIOOECELL_X60_Y0_N39                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_13                                                                                                                                                      ; DDIOOECELL_X8_Y0_N39                         ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_14                                                                                                                                                      ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_15                                                                                                                                                      ; DDIOOECELL_X36_Y0_N39                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_2                                                                                                                                                       ; DDIOOECELL_X32_Y81_N22                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_3                                                                                                                                                       ; DDIOOECELL_X40_Y0_N22                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_4                                                                                                                                                       ; DDIOOECELL_X60_Y0_N56                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_5                                                                                                                                                       ; DDIOOECELL_X38_Y81_N56                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_6                                                                                                                                                       ; DDIOOECELL_X62_Y0_N56                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_7                                                                                                                                                       ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_8                                                                                                                                                       ; DDIOOECELL_X82_Y0_N45                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_data[0]~en_Duplicate_9                                                                                                                                                       ; DDIOOECELL_X76_Y0_N5                         ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sd_dqm[1]~1                                                                                                                                                                     ; LABCELL_X36_Y14_N24                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|sdram_state[0]~DUPLICATE                                                                                                                                                        ; FF_X42_Y13_N23                               ; 72      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sdram_ctrl:ram1|writeAddr[10]~0                                                                                                                                                                 ; MLABCELL_X52_Y21_N51                         ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|to[23]~1                                                                                                                                                                                        ; LABCELL_X35_Y48_N24                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|to~2                                                                                                                                                                                            ; LABCELL_X35_Y48_N54                          ; 23      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|vbl_b[2]~0                                                                                                                                                                                      ; LABCELL_X27_Y32_N39                          ; 49      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|vbl_b[2]~2                                                                                                                                                                                      ; LABCELL_X27_Y32_N15                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|vbl_t[0]~1                                                                                                                                                                                      ; LABCELL_X27_Y32_N12                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|vcnt[10]~0                                                                                                                                                                                      ; LABCELL_X24_Y35_N51                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|vend[11]~0                                                                                                                                                                                      ; MLABCELL_X25_Y34_N54                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|always0~0                                                                                                                                                               ; LABCELL_X22_Y51_N51                          ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|hsize[0]~3                                                                                                                                                              ; MLABCELL_X21_Y51_N48                         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcpt[11]~0                                                                                                                                                              ; LABCELL_X22_Y51_N45                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|Decoder0~2                                                                                                                                        ; LABCELL_X24_Y53_N9                           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|Decoder0~4                                                                                                                                        ; LABCELL_X24_Y53_N12                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|always0~3                                                                                                                                         ; LABCELL_X27_Y53_N42                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[12]~9                                                                                                                                        ; MLABCELL_X25_Y52_N42                         ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf~0                                                                                                                                            ; MLABCELL_X25_Y52_N24                         ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|cnt[0]                                                                                                                                            ; FF_X24_Y52_N38                               ; 32      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_den[0]~0                                                                                                                                      ; MLABCELL_X21_Y52_N0                          ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_den[0]~2                                                                                                                                      ; LABCELL_X24_Y53_N6                           ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_den[4]~3                                                                                                                                      ; MLABCELL_X21_Y52_N9                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_num[20]~0                                                                                                                                     ; LABCELL_X23_Y53_N0                           ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_start                                                                                                                                         ; FF_X25_Y52_N2                                ; 51      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg1[0]~2                                                                                                                                     ; MLABCELL_X25_Y52_N33                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg2[3]~4                                                                                                                                     ; MLABCELL_X25_Y53_N33                         ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg2[5]~7                                                                                                                                     ; MLABCELL_X25_Y52_N39                         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_start                                                                                                                                         ; FF_X25_Y52_N14                               ; 91      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_start~1                                                                                                                                       ; MLABCELL_X25_Y52_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|rem[31]~0                                                                                                                            ; LABCELL_X18_Y52_N45                          ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[0]~0                                                                                                                          ; MLABCELL_X25_Y52_N27                         ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[18]~0                                                                                                                            ; LABCELL_X17_Y53_N18                          ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[13]~0                                                                                                                         ; LABCELL_X27_Y53_N21                          ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_freak:video_freak|vtot[0]~0                                                                                                                                                               ; LABCELL_X22_Y51_N42                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|CE_PIXEL                                                                                                                                                                ; FF_X28_Y48_N8                                ; 62      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~0                                                                                                                                             ; LABCELL_X29_Y24_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~1                                                                                                                                             ; LABCELL_X29_Y24_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|always2~0                                                                                                                                              ; MLABCELL_X28_Y24_N9                          ; 60      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal8~16                                                                                                                                                ; LABCELL_X24_Y45_N42                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[7]~0                                                                                                                                     ; LABCELL_X10_Y52_N21                          ; 165     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Equal1~0                                                                                                                                       ; LABCELL_X9_Y53_N6                            ; 123     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev2[7]~1                                                                                                                                     ; MLABCELL_X6_Y49_N15                          ; 72      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|always1~0                                                                                                                                      ; MLABCELL_X6_Y49_N48                          ; 258     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|curbuf                                                                                                                                         ; FF_X3_Y52_N50                                ; 29      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~0                                                                                                                         ; MLABCELL_X6_Y49_N24                          ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~1                                                                                                                         ; MLABCELL_X6_Y49_N27                          ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[1]~0                                                                                                                                      ; MLABCELL_X8_Y49_N51                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|old_reset_frame~0                                                                                                                              ; MLABCELL_X6_Y49_N42                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|outpixel_x2[0]~1                                                                                                                               ; LABCELL_X31_Y48_N6                           ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|prevbuf                                                                                                                                        ; FF_X3_Y52_N8                                 ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[0]~3                                                                                                                                    ; LABCELL_X33_Y48_N48                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|waddr[0]~0                                                                                                                                     ; LABCELL_X9_Y51_N0                            ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[0]~1                                                                                                                                    ; LABCELL_X11_Y49_N12                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[48]~0                                                                                                                                   ; LABCELL_X10_Y51_N39                          ; 72      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[72]~2                                                                                                                                   ; LABCELL_X9_Y51_N33                           ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_addr[0]~0                                                                                                                                ; MLABCELL_X15_Y50_N42                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_en                                                                                                                                       ; FF_X22_Y48_N25                               ; 48      ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~0                                                                                                                                     ; LABCELL_X11_Y49_N18                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~1                                                                                                                                     ; LABCELL_X9_Y51_N3                            ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always0~0                                                                                                                                                ; MLABCELL_X28_Y47_N36                         ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always0~1                                                                                                                                                ; LABCELL_X24_Y47_N57                          ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always2~0                                                                                                                                                ; MLABCELL_X21_Y47_N18                         ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~0                                                                                                                                                ; MLABCELL_X25_Y45_N57                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~1                                                                                                                                                ; MLABCELL_X25_Y47_N9                          ; 69      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~2                                                                                                                                                ; MLABCELL_X25_Y45_N18                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~3                                                                                                                                                ; MLABCELL_X25_Y47_N6                          ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x1i                                                                                                                                                   ; FF_X24_Y47_N56                               ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4i                                                                                                                                                   ; FF_X23_Y47_N20                               ; 651     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4o                                                                                                                                                   ; FF_X23_Y47_N8                                ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|comb~0                                                                                                                                                   ; LABCELL_X30_Y47_N54                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_in_cnt[7]~1                                                                                                                                          ; LABCELL_X24_Y47_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_len[7]~1                                                                                                                                             ; MLABCELL_X25_Y47_N24                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_out_cnt[5]~1                                                                                                                                         ; MLABCELL_X21_Y47_N24                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[6]~0                                                                                                                                              ; MLABCELL_X25_Y45_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|vbo~0                                                                                                                                                    ; MLABCELL_X21_Y45_N30                         ; 44      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|vmax[1]~0                                                                                                                                                                                       ; LABCELL_X27_Y34_N48                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|vs_end[2]~0                                                                                                                                                                                     ; LABCELL_X23_Y35_N57                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|y[1]~0                                                                                                                                                                                          ; MLABCELL_X28_Y55_N24                         ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hcalc[0]~0                                                                                                                                                                                              ; LABCELL_X30_Y57_N21                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|Equal0~6                                                                                                                                                                        ; LABCELL_X24_Y41_N12                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|LUT_INDEX[7]~1                                                                                                                                                                  ; MLABCELL_X25_Y42_N45                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|LessThan0~5                                                                                                                                                          ; LABCELL_X11_Y56_N54                          ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|always1~0                                                                                                                                                            ; MLABCELL_X25_Y42_N24                         ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_height~3                                                                                                                                                                                           ; LABCELL_X29_Y57_N30                          ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                                                                                                             ; CLKSEL_X42_Y0_N11                            ; 56      ; Clock                                               ; yes    ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; comb~24        ; VCC            ;
; hdmi_width~3                                                                                                                                                                                            ; LABCELL_X23_Y57_N0                           ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hmini[11]~0                                                                                                                                                                                             ; LABCELL_X30_Y57_N51                          ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; led_state[0]~2                                                                                                                                                                                          ; LABCELL_X18_Y54_N0                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|WideNand0                                                                                                                                                                             ; LABCELL_X67_Y4_N9                            ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|btn[2]~1                                                                                                                                                                              ; LABCELL_X66_Y2_N6                            ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|din[4]~1                                                                                                                                                                              ; LABCELL_X67_Y4_N24                           ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|LessThan0~5                                                                                                                                                                   ; LABCELL_X68_Y3_N57                           ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|always1~0                                                                                                                                                                     ; LABCELL_X70_Y2_N33                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; old_vs~0                                                                                                                                                                                                ; MLABCELL_X21_Y39_N36                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|Equal10~11                                                                                                                                                                                 ; LABCELL_X11_Y43_N0                           ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand0                                                                                                                                                                                  ; LABCELL_X12_Y41_N54                          ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand1                                                                                                                                                                                  ; LABCELL_X11_Y46_N12                          ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~0                                                                                                                                                                                  ; LABCELL_X17_Y48_N15                          ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~1                                                                                                                                                                                  ; LABCELL_X17_Y48_N9                           ; 30      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~11                                                                                                                                                                                 ; MLABCELL_X15_Y43_N21                         ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~6                                                                                                                                                                                  ; MLABCELL_X15_Y43_N24                         ; 79      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt[4]~0                                                                                                                                                                                  ; MLABCELL_X15_Y47_N48                         ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt[8]~2                                                                                                                                                                                  ; MLABCELL_X15_Y47_N3                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|ce_pix                                                                                                                                                                                     ; FF_X18_Y46_N26                               ; 417     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|cmd[7]~1                                                                                                                                                                                   ; MLABCELL_X15_Y47_N21                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|h_osd_start[15]~0                                                                                                                                                                          ; MLABCELL_X15_Y43_N30                         ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|info                                                                                                                                                                                       ; FF_X18_Y41_N41                               ; 114     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoh[3]~0                                                                                                                                                                                 ; LABCELL_X13_Y46_N54                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infow[3]~0                                                                                                                                                                                 ; LABCELL_X13_Y46_N57                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infox[0]~4                                                                                                                                                                                 ; LABCELL_X13_Y46_N48                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoy[0]~0                                                                                                                                                                                 ; LABCELL_X13_Y46_N6                           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|info~1                                                                                                                                                                                     ; LABCELL_X18_Y42_N3                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_buffer~1                                                                                                                                                                               ; MLABCELL_X15_Y47_N15                         ; 4       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_vcnt[21]~16                                                                                                                                                                            ; MLABCELL_X15_Y45_N36                         ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixcnt[1]~0                                                                                                                                                                                ; LABCELL_X19_Y48_N21                          ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixsz~4                                                                                                                                                                                    ; LABCELL_X17_Y47_N54                          ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|rot[0]~0                                                                                                                                                                                   ; LABCELL_X13_Y46_N3                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|v_cnt[13]~4                                                                                                                                                                                ; LABCELL_X16_Y42_N18                          ; 21      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|Equal10~12                                                                                                                                                                                  ; MLABCELL_X8_Y42_N57                          ; 34      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand0                                                                                                                                                                                   ; LABCELL_X9_Y40_N39                           ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand1                                                                                                                                                                                   ; MLABCELL_X3_Y45_N42                          ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~0                                                                                                                                                                                   ; LABCELL_X7_Y44_N15                           ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~1                                                                                                                                                                                   ; LABCELL_X7_Y44_N0                            ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~11                                                                                                                                                                                  ; LABCELL_X7_Y44_N3                            ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~5                                                                                                                                                                                   ; LABCELL_X7_Y44_N54                           ; 82      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt[5]~0                                                                                                                                                                                   ; LABCELL_X10_Y43_N15                          ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt[8]~2                                                                                                                                                                                   ; LABCELL_X10_Y47_N12                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|ce_pix                                                                                                                                                                                      ; FF_X8_Y38_N38                                ; 411     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|cmd[0]~3                                                                                                                                                                                    ; LABCELL_X10_Y43_N6                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|h_osd_start[21]~1                                                                                                                                                                           ; LABCELL_X7_Y44_N57                           ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|info                                                                                                                                                                                        ; FF_X7_Y45_N20                                ; 84      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoh[3]~0                                                                                                                                                                                  ; MLABCELL_X6_Y46_N30                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infow[3]~0                                                                                                                                                                                  ; MLABCELL_X6_Y46_N39                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infox[0]~3                                                                                                                                                                                  ; MLABCELL_X6_Y46_N51                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoy[0]~0                                                                                                                                                                                  ; MLABCELL_X6_Y46_N54                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|info~0                                                                                                                                                                                      ; LABCELL_X10_Y43_N9                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_buffer~1                                                                                                                                                                                ; LABCELL_X10_Y43_N33                          ; 4       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_mux                                                                                                                                                                                     ; FF_X27_Y42_N44                               ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_vcnt[18]~13                                                                                                                                                                             ; LABCELL_X9_Y46_N51                           ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixcnt[5]~0                                                                                                                                                                                 ; MLABCELL_X8_Y40_N12                          ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixsz~5                                                                                                                                                                                     ; LABCELL_X7_Y39_N54                           ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|rot[0]~0                                                                                                                                                                                    ; MLABCELL_X6_Y46_N42                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|v_cnt[9]~3                                                                                                                                                                                  ; MLABCELL_X8_Y40_N30                          ; 40      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y63_N1                   ; 2000    ; Clock                                               ; yes    ; Global Clock         ; GCLK1            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~1                                              ; LABCELL_X7_Y10_N48                           ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~45                                             ; LABCELL_X1_Y3_N9                             ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~46                                             ; LABCELL_X1_Y4_N18                            ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]~0                             ; LABCELL_X1_Y3_N0                             ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]~0                            ; LABCELL_X1_Y7_N33                            ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~0    ; LABCELL_X4_Y12_N36                           ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~1    ; LABCELL_X4_Y12_N30                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~0 ; LABCELL_X1_Y9_N54                            ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~1 ; LABCELL_X1_Y9_N48                            ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0     ; LABCELL_X1_Y2_N24                            ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                  ; FF_X2_Y2_N44                                 ; 11      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[9]~1                        ; LABCELL_X1_Y14_N45                           ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[9]~2                        ; LABCELL_X1_Y14_N54                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                               ; LABCELL_X2_Y9_N18                            ; 506     ; Async. clear, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]~5                                          ; MLABCELL_X8_Y6_N27                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]~7                                         ; MLABCELL_X8_Y6_N21                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]~9                                         ; LABCELL_X12_Y3_N45                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]~8                                         ; LABCELL_X12_Y3_N54                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]~1                                         ; LABCELL_X12_Y3_N57                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]~0                                         ; MLABCELL_X8_Y6_N9                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]~10                                        ; MLABCELL_X8_Y6_N12                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~4                                          ; MLABCELL_X8_Y6_N45                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]~3                                          ; LABCELL_X12_Y3_N48                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]~6                                          ; MLABCELL_X8_Y6_N36                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]~2                                          ; LABCELL_X12_Y3_N30                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]~5                                         ; LABCELL_X12_Y3_N42                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]~2                                          ; LABCELL_X12_Y3_N51                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]~1                                          ; LABCELL_X12_Y3_N33                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]~0                                          ; LABCELL_X12_Y3_N36                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]~3                                          ; MLABCELL_X8_Y6_N18                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]~4                                          ; MLABCELL_X8_Y6_N39                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]~0                               ; LABCELL_X12_Y3_N39                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]~0                                          ; MLABCELL_X8_Y9_N54                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]~0                                              ; MLABCELL_X6_Y11_N27                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~2                                               ; LABCELL_X9_Y10_N54                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]~1                                      ; LABCELL_X2_Y9_N36                            ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]~0                                     ; LABCELL_X7_Y10_N57                           ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]~0                                              ; LABCELL_X7_Y10_N54                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]~0                                              ; MLABCELL_X6_Y10_N42                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]~0                                              ; MLABCELL_X6_Y10_N36                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]~0                                           ; LABCELL_X4_Y9_N48                            ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2047    ; Clock                                               ; yes    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~0                                                                                                                                                                       ; LABCELL_X30_Y70_N27                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~1                                                                                                                                                                       ; MLABCELL_X34_Y70_N0                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~32                                                                                                                                                                    ; LABCELL_X18_Y15_N3                           ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~34                                                                                                                                                                    ; LABCELL_X17_Y14_N51                          ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~35                                                                                                                                                                    ; LABCELL_X17_Y14_N45                          ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Schmurtz~4                                                                                                                                                                    ; MLABCELL_X15_Y14_N6                          ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|col[3]~3                                                                                                                                                                      ; LABCELL_X17_Y15_N27                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|cpt[1]~1                                                                                                                                                                      ; LABCELL_X17_Y15_N6                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|expand                                                                                                                                                                        ; FF_X16_Y18_N26                               ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]~7                                                                                                                                                                  ; LABCELL_X30_Y70_N30                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[11]~0                                                                                                                                                                  ; MLABCELL_X34_Y70_N42                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ifsize[23]~0                                                                                                                                                                  ; LABCELL_X18_Y15_N24                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|logcpt[4]~1                                                                                                                                                                   ; LABCELL_X16_Y16_N33                          ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[31]~2                                                                                                                                                                   ; LABCELL_X9_Y13_N12                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[40]~4                                                                                                                                                                   ; LABCELL_X11_Y11_N27                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[31]~0                                                                                                                                                               ; LABCELL_X9_Y13_N39                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[40]~1                                                                                                                                                               ; LABCELL_X11_Y11_N57                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[0]~0                                                                                                                                                                ; LABCELL_X9_Y14_N12                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[32]~1                                                                                                                                                               ; LABCELL_X13_Y12_N9                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mul[15]~0                                                                                                                                                                     ; LABCELL_X9_Y13_N27                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|offset[23]~0                                                                                                                                                                  ; LABCELL_X18_Y15_N30                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ofsize[22]~0                                                                                                                                                                  ; LABCELL_X12_Y16_N45                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|osizep[18]~0                                                                                                                                                                  ; LABCELL_X16_Y16_N48                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|pdata[15]~0                                                                                                                                                                   ; MLABCELL_X8_Y11_N0                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW1                                                                                                                                                                     ; FF_X8_Y11_N44                                ; 21      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW5                                                                                                                                                                     ; FF_X8_Y11_N50                                ; 20      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|sync                                                                                                                                                                          ; FF_X18_Y15_N38                               ; 36      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~1                                                                                                                                                                ; LABCELL_X13_Y16_N42                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~5                                                                                                                                                                ; LABCELL_X16_Y16_N42                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_phase[4]~1                                                                                                                                                               ; LABCELL_X13_Y16_N0                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|udiff[0]~0                                                                                                                                                                    ; LABCELL_X18_Y15_N51                          ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|up_v~1                                                                                                                                                                        ; LABCELL_X12_Y15_N27                          ; 47      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; reset_req                                                                                                                                                                                               ; FF_X47_Y51_N53                               ; 238     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_flt[0]~1                                                                                                                                                                                         ; LABCELL_X18_Y54_N36                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_out                                                                                                                                                                                              ; FF_X30_Y48_N59                               ; 231     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_out~0                                                                                                                                                                                            ; LABCELL_X13_Y68_N36                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_out~1                                                                                                                                                                                            ; LABCELL_X17_Y54_N48                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:HDMI_scanlines|scanline[1]~1                                                                                                                                                                  ; LABCELL_X29_Y52_N21                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:VGA_scanlines|scanline[1]                                                                                                                                                                     ; FF_X28_Y48_N20                               ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:VGA_scanlines|scanline[1]~1                                                                                                                                                                   ; MLABCELL_X28_Y48_N27                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; state[1]                                                                                                                                                                                                ; FF_X30_Y57_N44                               ; 56      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; state[2]                                                                                                                                                                                                ; FF_X30_Y57_N20                               ; 70      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~0                                                                                                                                                                               ; LABCELL_X24_Y49_N15                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~1                                                                                                                                                                               ; LABCELL_X24_Y49_N42                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~2                                                                                                                                                                               ; LABCELL_X24_Y49_N45                          ; 39      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~0                                                                                                                                                                               ; LABCELL_X31_Y43_N30                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~1                                                                                                                                                                               ; LABCELL_X31_Y43_N45                          ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~2                                                                                                                                                                               ; LABCELL_X31_Y43_N27                          ; 37      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_line[11]~0                                                                                                                                                                                         ; MLABCELL_X28_Y49_N54                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_line[11]~1                                                                                                                                                                                         ; MLABCELL_X28_Y49_N45                         ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|comb~0                                                                                                                                                                            ; LABCELL_X19_Y59_N9                           ; 93      ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[34]~0                                                                                                                                                           ; LABCELL_X19_Y58_N57                          ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[0]~0                                                                                                                                                         ; LABCELL_X19_Y59_N51                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[3]~0                                                                                                                                                         ; LABCELL_X17_Y58_N3                           ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|LessThan0~7                                                                                                                                                                          ; LABCELL_X48_Y48_N45                          ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burst_write_start~0                                                                                                             ; LABCELL_X48_Y52_N0                           ; 37      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|on_write_transaction~0                                                                                                          ; LABCELL_X48_Y52_N45                          ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[2]~0                                                                                                         ; LABCELL_X48_Y52_N3                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[2]~4                                                                                                    ; LABCELL_X48_Y52_N54                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminating~0                                                                                                             ; LABCELL_X48_Y52_N15                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|address_latch[0]~0                                                                                                              ; LABCELL_X46_Y54_N6                           ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|address_latch[0]~0                                                                                                              ; MLABCELL_X47_Y58_N39                         ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|on_start_write_transaction~0                                                                                                    ; LABCELL_X45_Y58_N3                           ; 37      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|on_write_transaction~0                                                                                                          ; LABCELL_X45_Y58_N54                          ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcounter[2]~0                                                                                                         ; LABCELL_X45_Y58_N6                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter[3]~10                                                                                                   ; LABCELL_X46_Y58_N24                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|ram1_reset_1                                                                                                                                                                         ; FF_X48_Y52_N44                               ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|ram2_reset_1                                                                                                                                                                         ; FF_X46_Y54_N14                               ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 737     ; Clock                                               ; yes    ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|intermediate[12]                                                                                                                          ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|intermediate[21]                                                                                                                          ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|vbuf_reset_1                                                                                                                                                                         ; FF_X47_Y58_N50                               ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vcnt[11]~3                                                                                                                                                                                              ; MLABCELL_X21_Y37_N45                         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[0]~0                                                                                                                                                                                            ; LABCELL_X18_Y54_N3                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[4]                                                                                                                                                                                              ; FF_X28_Y67_N17                               ; 34      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vs_line[0]~0                                                                                                                                                                                            ; LABCELL_X18_Y54_N48                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vsz[0]~0                                                                                                                                                                                                ; MLABCELL_X21_Y39_N3                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; wcalc[10]~0                                                                                                                                                                                             ; LABCELL_X30_Y57_N45                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                             ; Location                                     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; FPGA_CLK1_50                                                                                                     ; PIN_V11                                      ; 1224    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                     ; PIN_Y13                                      ; 169     ; Global Clock         ; GCLK3            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                         ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 132     ; Regional Clock       ; RCLK76           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                         ; PLLOUTPUTCOUNTER_X89_Y7_N1                   ; 6004    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                         ; PLLOUTPUTCOUNTER_X89_Y2_N1                   ; 13495   ; Global Clock         ; GCLK10           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                      ; CLKSEL_X42_Y0_N11                            ; 56      ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; comb~24        ; VCC            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                         ; PLLOUTPUTCOUNTER_X0_Y63_N1                   ; 2000    ; Global Clock         ; GCLK1            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2047    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                       ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 29      ; Global Clock         ; GCLK8            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                   ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 737     ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; emu:emu|minimig:minimig|reset                                                                                                                                             ; 1077    ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4i                                                                                                                     ; 651     ;
; emu:emu|amiga_clk:amiga_clk|clk7_en_reg                                                                                                                                   ; 641     ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|shift~0                                                                    ; 550     ;
; ~GND                                                                                                                                                                      ; 528     ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|always2~0                                                                  ; 513     ;
; emu:emu|reset                                                                                                                                                             ; 509     ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset ; 506     ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2|shifter[59]~0                                                              ; 504     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                               ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 11           ; 8            ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 88     ; 8                           ; 11                          ; 8                           ; 11                          ; 88                  ; 1           ; 0          ; None                                              ; M10K_X26_Y64_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                              ; M10K_X49_Y68_N0, M10K_X49_Y67_N0, M10K_X49_Y66_N0, M10K_X41_Y66_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                              ; M10K_X38_Y72_N0, M10K_X38_Y73_N0, M10K_X41_Y73_N0, M10K_X38_Y71_N0, M10K_X41_Y71_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                              ; M10K_X41_Y60_N0, M10K_X49_Y62_N0, M10K_X49_Y60_N0, M10K_X49_Y61_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_msm1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576    ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/Minimig.ram0_ascal_ce844c68.hdl.mif            ; M10K_X26_Y55_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                              ; M10K_X26_Y62_N0, M10K_X38_Y59_N0, M10K_X38_Y62_N0, M10K_X38_Y58_N0, M10K_X26_Y58_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                              ; M10K_X26_Y63_N0, M10K_X41_Y61_N0, M10K_X41_Y63_N0, M10K_X41_Y59_N0, M10K_X26_Y59_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                              ; M10K_X26_Y60_N0, M10K_X38_Y60_N0, M10K_X38_Y63_N0, M10K_X38_Y57_N0, M10K_X26_Y57_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                              ; M10K_X26_Y61_N0, M10K_X38_Y61_N0, M10K_X41_Y62_N0, M10K_X41_Y58_N0, M10K_X26_Y56_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576    ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/Minimig.ram1_ascal_ce844c68.hdl.mif            ; M10K_X26_Y51_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_3aj1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; no                      ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2           ; 0          ; None                                              ; M10K_X41_Y57_N0, M10K_X41_Y56_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:pal2_mem_rtl_0|altsyncram_jrs1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144   ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2           ; 0          ; None                                              ; M10K_X41_Y55_N0, M10K_X41_Y54_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_0|altsyncram_1ep1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0          ; db/Minimig.ram0_TG68KdotC_Kernel_9510782e.hdl.mif ; M10K_X58_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage                 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_1|altsyncram_1ep1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0          ; db/Minimig.ram0_TG68KdotC_Kernel_9510782e.hdl.mif ; M10K_X69_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage                 ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|altsyncram:nRam_rtl_0|altsyncram_b7d1:auto_generated|ALTSYNCRAM                                            ; AUTO ; ROM              ; Single Clock ; 336          ; 68           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 22848  ; 336                         ; 66                          ; --                          ; --                          ; 22176               ; 4           ; 0          ; db/Minimig.ram0_nanoRom_eb8e7439.hdl.mif          ; M10K_X69_Y9_N0, M10K_X69_Y11_N0, M10K_X69_Y10_N0, M10K_X69_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|altsyncram:uRam_rtl_0|altsyncram_tqc1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; ROM              ; Single Clock ; 1024         ; 17           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 17408  ; 1024                        ; 17                          ; --                          ; --                          ; 17408               ; 2           ; 0          ; db/Minimig.ram0_uRom_41e27d.hdl.mif               ; M10K_X69_Y5_N0, M10K_X69_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 40           ; 256          ; 40           ; yes                    ; no                      ; yes                    ; no                      ; 10240  ; 256                         ; 39                          ; 256                         ; 39                          ; 9984                ; 2           ; 0          ; None                                              ; M10K_X49_Y18_N0, M10K_X49_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 40           ; 256          ; 40           ; yes                    ; no                      ; yes                    ; no                      ; 10240  ; 256                         ; 39                          ; 256                         ; 39                          ; 9984                ; 2           ; 0          ; None                                              ; M10K_X49_Y20_N0, M10K_X49_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X58_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X58_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X58_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X58_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X58_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X58_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X49_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X58_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; Single Clock ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0          ; None                                              ; M10K_X49_Y35_N0, M10K_X49_Y36_N0, M10K_X58_Y35_N0, M10K_X49_Y34_N0, M10K_X58_Y36_N0, M10K_X49_Y32_N0, M10K_X58_Y31_N0, M10K_X58_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; Single Clock ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0          ; None                                              ; M10K_X49_Y31_N0, M10K_X49_Y29_N0, M10K_X58_Y33_N0, M10K_X49_Y33_N0, M10K_X58_Y29_N0, M10K_X49_Y30_N0, M10K_X58_Y32_N0, M10K_X58_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; Single Clock ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0          ; None                                              ; M10K_X41_Y26_N0, M10K_X41_Y27_N0, M10K_X49_Y27_N0, M10K_X41_Y25_N0, M10K_X58_Y24_N0, M10K_X49_Y24_N0, M10K_X49_Y28_N0, M10K_X49_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; Single Clock ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0          ; None                                              ; M10K_X41_Y28_N0, M10K_X41_Y29_N0, M10K_X58_Y27_N0, M10K_X49_Y25_N0, M10K_X58_Y25_N0, M10K_X41_Y24_N0, M10K_X58_Y28_N0, M10K_X58_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0|altsyncram_bvj1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 12           ; 8            ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 96     ; 8                           ; 12                          ; 8                           ; 12                          ; 96                  ; 1           ; 0          ; None                                              ; M10K_X26_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage                 ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0|altsyncram_lsj1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 8            ; 8            ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 8                           ; 8                           ; 8                           ; 8                           ; 64                  ; 1           ; 0          ; None                                              ; M10K_X26_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage                 ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0|altsyncram_hvj1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 15           ; 8            ; 15           ; yes                    ; no                      ; yes                    ; no                      ; 120    ; 8                           ; 15                          ; 8                           ; 15                          ; 120                 ; 1           ; 0          ; None                                              ; M10K_X38_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage                 ;
; emu:emu|minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0|altsyncram_o6n1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1           ; 0          ; None                                              ; M10K_X38_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 1           ; 0          ; None                                              ; M10K_X26_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 1           ; 0          ; None                                              ; M10K_X26_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; Single Clock ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0          ; None                                              ; M10K_X41_Y30_N0, M10K_X38_Y29_N0, M10K_X26_Y31_N0, M10K_X26_Y29_N0, M10K_X38_Y32_N0, M10K_X26_Y32_N0, M10K_X41_Y32_N0, M10K_X41_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; Single Clock ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0          ; None                                              ; M10K_X26_Y30_N0, M10K_X38_Y28_N0, M10K_X26_Y28_N0, M10K_X26_Y27_N0, M10K_X38_Y30_N0, M10K_X26_Y26_N0, M10K_X38_Y31_N0, M10K_X38_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; Single Clock ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0          ; None                                              ; M10K_X26_Y33_N0, M10K_X38_Y36_N0, M10K_X26_Y36_N0, M10K_X38_Y33_N0, M10K_X38_Y37_N0, M10K_X26_Y37_N0, M10K_X38_Y35_N0, M10K_X38_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; Single Clock ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0          ; None                                              ; M10K_X26_Y35_N0, M10K_X41_Y33_N0, M10K_X41_Y36_N0, M10K_X26_Y34_N0, M10K_X41_Y37_N0, M10K_X38_Y38_N0, M10K_X41_Y35_N0, M10K_X41_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0|altsyncram_a9q1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4           ; 0          ; None                                              ; M10K_X38_Y20_N0, M10K_X38_Y21_N0, M10K_X38_Y19_N0, M10K_X38_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0|altsyncram_mrk1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 8            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 1024                        ; 8                           ; 8192                        ; 1                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X26_Y45_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width                            ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 40           ; 256          ; 40           ; yes                    ; no                      ; yes                    ; no                      ; 10240  ; 256                         ; 39                          ; 256                         ; 39                          ; 9984                ; 2           ; 0          ; None                                              ; M10K_X49_Y14_N0, M10K_X49_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 40           ; 256          ; 40           ; yes                    ; no                      ; yes                    ; no                      ; 10240  ; 256                         ; 39                          ; 256                         ; 39                          ; 9984                ; 2           ; 0          ; None                                              ; M10K_X49_Y15_N0, M10K_X49_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X41_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X41_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X41_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X38_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X38_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X38_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X41_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X41_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 768          ; 8            ; 768          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 768                         ; 8                           ; 768                         ; 8                           ; 6144                ; 1           ; 0          ; None                                              ; M10K_X26_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_dcn1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Single Clock ; 4000         ; 96           ; 4000         ; 96           ; yes                    ; no                      ; yes                    ; no                      ; 384000 ; 4000                        ; 96                          ; 4000                        ; 96                          ; 384000              ; 48          ; 0          ; None                                              ; M10K_X49_Y48_N0, M10K_X49_Y51_N0, M10K_X49_Y52_N0, M10K_X41_Y51_N0, M10K_X26_Y42_N0, M10K_X26_Y53_N0, M10K_X49_Y47_N0, M10K_X38_Y51_N0, M10K_X26_Y43_N0, M10K_X38_Y46_N0, M10K_X26_Y44_N0, M10K_X26_Y46_N0, M10K_X49_Y49_N0, M10K_X38_Y53_N0, M10K_X41_Y53_N0, M10K_X38_Y52_N0, M10K_X41_Y50_N0, M10K_X41_Y52_N0, M10K_X38_Y44_N0, M10K_X49_Y46_N0, M10K_X49_Y50_N0, M10K_X38_Y50_N0, M10K_X38_Y42_N0, M10K_X26_Y50_N0, M10K_X41_Y45_N0, M10K_X38_Y45_N0, M10K_X41_Y48_N0, M10K_X26_Y52_N0, M10K_X38_Y48_N0, M10K_X14_Y50_N0, M10K_X41_Y49_N0, M10K_X26_Y49_N0, M10K_X41_Y44_N0, M10K_X38_Y47_N0, M10K_X41_Y47_N0, M10K_X38_Y49_N0, M10K_X41_Y42_N0, M10K_X14_Y43_N0, M10K_X49_Y45_N0, M10K_X14_Y49_N0, M10K_X38_Y43_N0, M10K_X26_Y48_N0, M10K_X41_Y43_N0, M10K_X14_Y42_N0, M10K_X49_Y44_N0, M10K_X14_Y48_N0, M10K_X49_Y43_N0, M10K_X26_Y47_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_kbn1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Single Clock ; 2000         ; 24           ; 2000         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 48000  ; 2000                        ; 24                          ; 2000                        ; 24                          ; 48000               ; 5           ; 0          ; None                                              ; M10K_X5_Y49_N0, M10K_X5_Y54_N0, M10K_X5_Y52_N0, M10K_X14_Y52_N0, M10K_X14_Y54_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_kbn1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Single Clock ; 2000         ; 24           ; 2000         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 48000  ; 2000                        ; 24                          ; 2000                        ; 24                          ; 48000               ; 5           ; 0          ; None                                              ; M10K_X5_Y50_N0, M10K_X5_Y53_N0, M10K_X5_Y51_N0, M10K_X14_Y51_N0, M10K_X14_Y53_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                              ; M10K_X14_Y46_N0, M10K_X14_Y45_N0, M10K_X14_Y47_N0, M10K_X14_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                              ; M10K_X5_Y46_N0, M10K_X5_Y45_N0, M10K_X5_Y44_N0, M10K_X5_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96     ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0          ; None                                              ; M10K_X41_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 30           ; 3            ; 30           ; yes                    ; no                      ; yes                    ; yes                     ; 90     ; 3                           ; 30                          ; 3                           ; 30                          ; 90                  ; 1           ; 0          ; None                                              ; M10K_X41_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 10          ;
; Independent 18x18 plus 36         ; 3           ;
; Sum of two 18x18                  ; 24          ;
; Independent 27x27                 ; 27          ;
; Total number of DSP blocks        ; 64          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 6           ;
; Fixed Point Unsigned Multiplier   ; 44          ;
; Fixed Point Mixed Sign Multiplier ; 38          ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                          ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|Mult0~mult_l_mult_l_mac             ; Independent 27x27         ; DSP_X54_Y26_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add33~8                                                                                           ; Sum of two 18x18          ; DSP_X32_Y75_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add34~8                                                                                           ; Sum of two 18x18          ; DSP_X32_Y73_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add35~8                                                                                           ; Sum of two 18x18          ; DSP_X32_Y71_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|Mult0~470                           ; Independent 27x27         ; DSP_X54_Y22_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|Mult0~811                           ; Independent 27x27         ; DSP_X54_Y24_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult13~8                                                                                          ; Two Independent 18x18     ; DSP_X32_Y61_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add29~8                                                                                           ; Sum of two 18x18          ; DSP_X32_Y79_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add30~8                                                                                           ; Sum of two 18x18          ; DSP_X32_Y77_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add31~8                                                                                           ; Sum of two 18x18          ; DSP_X20_Y77_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|Mult0~1232                          ; Independent 27x27         ; DSP_X54_Y18_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|Mult0~1573                          ; Independent 27x27         ; DSP_X54_Y20_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|Mult0~1914                          ; Independent 27x27         ; DSP_X54_Y28_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|Mult0~mac ; Two Independent 18x18     ; DSP_X54_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|Mult1~mac ; Two Independent 18x18     ; DSP_X54_Y16_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|Mult0~mac ; Two Independent 18x18     ; DSP_X54_Y10_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|Mult1~mac ; Two Independent 18x18     ; DSP_X54_Y12_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add167~8                                                                                          ; Sum of two 18x18          ; DSP_X20_Y47_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add166~8                                                                                          ; Sum of two 18x18          ; DSP_X32_Y47_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add165~8                                                                                          ; Sum of two 18x18          ; DSP_X32_Y45_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add211~8                                                                                          ; Sum of two 18x18          ; DSP_X20_Y51_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add212~8                                                                                          ; Sum of two 18x18          ; DSP_X20_Y49_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add210~8                                                                                          ; Sum of two 18x18          ; DSP_X32_Y49_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add209~8                                                                                          ; Sum of two 18x18          ; DSP_X32_Y51_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add208~8                                                                                          ; Sum of two 18x18          ; DSP_X20_Y53_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add207~8                                                                                          ; Sum of two 18x18          ; DSP_X32_Y53_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult12~8                                                                                          ; Two Independent 18x18     ; DSP_X32_Y67_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add111~8                                                                                          ; Sum of two 18x18          ; DSP_X32_Y59_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add110~8                                                                                          ; Sum of two 18x18          ; DSP_X32_Y69_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add109~8                                                                                          ; Sum of two 18x18          ; DSP_X20_Y59_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add155~8                                                                                          ; Sum of two 18x18          ; DSP_X32_Y55_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add156~8                                                                                          ; Sum of two 18x18          ; DSP_X32_Y57_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add153~8                                                                                          ; Sum of two 18x18          ; DSP_X32_Y65_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add154~8                                                                                          ; Sum of two 18x18          ; DSP_X32_Y63_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add151~8                                                                                          ; Sum of two 18x18          ; DSP_X20_Y57_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add152~8                                                                                          ; Sum of two 18x18          ; DSP_X20_Y55_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~mult_hlmac                                                    ; Independent 18x18 plus 36 ; DSP_X20_Y63_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~319                                                           ; Independent 27x27         ; DSP_X20_Y61_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~152                                  ; Independent 27x27         ; DSP_X20_Y65_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~493                                  ; Independent 27x27         ; DSP_X20_Y67_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~152                                  ; Independent 27x27         ; DSP_X20_Y73_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~493                                  ; Independent 27x27         ; DSP_X20_Y75_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~8                                    ; Independent 27x27         ; DSP_X20_Y71_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~349                                  ; Independent 27x27         ; DSP_X20_Y69_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv0|Mult0~mac   ; Two Independent 18x18     ; DSP_X20_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv3|Mult0~mac   ; Two Independent 18x18     ; DSP_X20_Y16_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv1|Mult0~mac   ; Two Independent 18x18     ; DSP_X32_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv2|Mult0~mac   ; Two Independent 18x18     ; DSP_X32_Y16_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf3275|Mult0~mult_hlmac                                                                   ; Independent 18x18 plus 36 ; DSP_X32_Y6_N0  ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf4400|Mult0~mult_hlmac                                                                   ; Independent 18x18 plus 36 ; DSP_X32_Y2_N0  ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf3275|Mult0~319                                                                          ; Independent 27x27         ; DSP_X32_Y8_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf4400|Mult0~319                                                                          ; Independent 27x27         ; DSP_X32_Y4_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf3275|iir_filter_tap:iir_tap_0|Mult0~88                                                  ; Independent 27x27         ; DSP_X20_Y2_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf3275|iir_filter_tap:iir_tap_0|Mult0~429                                                 ; Independent 27x27         ; DSP_X20_Y4_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf4400|iir_filter_tap:iir_tap_0|Mult0~88                                                  ; Independent 27x27         ; DSP_X32_Y10_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf4400|iir_filter_tap:iir_tap_0|Mult0~429                                                 ; Independent 27x27         ; DSP_X32_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf3275|iir_filter_tap:iir_tap_1|Mult0~84                                                  ; Independent 27x27         ; DSP_X20_Y8_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf3275|iir_filter_tap:iir_tap_1|Mult0~419                                                 ; Independent 27x27         ; DSP_X20_Y6_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf4400|iir_filter_tap:iir_tap_1|Mult0~84                                                  ; Independent 27x27         ; DSP_X54_Y4_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf4400|iir_filter_tap:iir_tap_1|Mult0~419                                                 ; Independent 27x27         ; DSP_X54_Y2_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf3275|iir_filter_tap:iir_tap_2|Mult0~84                                                  ; Independent 27x27         ; DSP_X20_Y10_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf3275|iir_filter_tap:iir_tap_2|Mult0~419                                                 ; Independent 27x27         ; DSP_X20_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf4400|iir_filter_tap:iir_tap_2|Mult0~84                                                  ; Independent 27x27         ; DSP_X54_Y8_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|IIR_filter:lpf4400|iir_filter_tap:iir_tap_2|Mult0~419                                                 ; Independent 27x27         ; DSP_X54_Y6_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+---------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 77,581 / 289,320 ( 27 % ) ;
; C12 interconnects                           ; 1,507 / 13,420 ( 11 % )   ;
; C2 interconnects                            ; 23,538 / 119,108 ( 20 % ) ;
; C4 interconnects                            ; 14,023 / 56,300 ( 25 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 7,937 / 289,320 ( 3 % )   ;
; Global clocks                               ; 9 / 16 ( 56 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 1 / 7 ( 14 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 331 / 852 ( 39 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 262 / 408 ( 64 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 2 / 64 ( 3 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 24 / 32 ( 75 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 22 / 32 ( 69 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 1 / 4 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 3 / 14 ( 21 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 4 / 10 ( 40 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 3 / 10 ( 30 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 17,959 / 84,580 ( 21 % )  ;
; Quadrant clocks                             ; 1 / 66 ( 2 % )            ;
; R14 interconnects                           ; 1,557 / 12,676 ( 12 % )   ;
; R14/C12 interconnect drivers                ; 2,741 / 20,720 ( 13 % )   ;
; R3 interconnects                            ; 30,381 / 130,992 ( 23 % ) ;
; R6 interconnects                            ; 46,174 / 266,960 ( 17 % ) ;
; Spine clocks                                ; 55 / 360 ( 15 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                         ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 145       ; 63           ; 145       ; 0            ; 0            ; 145       ; 145       ; 0            ; 145       ; 145       ; 83           ; 0            ; 0            ; 23           ; 0            ; 83           ; 0            ; 0            ; 23           ; 0            ; 26           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 82           ; 0         ; 145          ; 145          ; 0         ; 0         ; 145          ; 0         ; 0         ; 62           ; 145          ; 145          ; 122          ; 145          ; 62           ; 145          ; 145          ; 122          ; 145          ; 119          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; HDMI_TX_CLK        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SCL             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CLK          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_MCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[1]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[2]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[3]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[4]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[5]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[6]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[7]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[8]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[9]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[10]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[11]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[12]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQML         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQMH         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nWE          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCAS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nRAS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_HDD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_POWER          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SCL       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_L            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_R            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_SPDIF        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MOSI        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CKE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MISO        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SDA             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDCD_SPDIF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CMD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_RESET          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_EN             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_OSD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                 ; Destination Clock(s)                                                                                                                            ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; 1218.8            ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; 1063.0            ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                               ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                               ; 343.9             ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; 341.9             ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                 ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                 ; 199.8             ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; 128.3             ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                                                                              ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                                                                              ; 118.1             ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; 95.7              ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; 65.5              ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                         ; 61.1              ;
; FPGA_CLK1_50                                                                                                                                    ; FPGA_CLK1_50                                                                                                                                    ; 59.1              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                           ; Destination Register                                                                                                                                                                             ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; cfg_dis                                                                                                   ; pll_hdmi_adj:pll_hdmi_adj|i_de2                                                                                                                                                                  ; 3.238             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[48]                      ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 2.153             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[44]                      ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 2.124             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[40]                      ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 2.095             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[34]                      ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 2.071             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[38]                      ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 2.070             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[28]                      ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 2.016             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[43]                      ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 2.005             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[26]                      ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.996             ;
; LFB_EN                                                                                                    ; state[0]                                                                                                                                                                                         ; 1.995             ;
; emu:emu|hps_io:hps_io|status[40]                                                                          ; emu:emu|mt32_lcd_on                                                                                                                                                                              ; 1.984             ;
; emu:emu|minimig:minimig|userio:USERIO1|ar[0]                                                              ; emu:emu|video_freak:video_freak|arx[0]                                                                                                                                                           ; 1.978             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[47]                      ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.978             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[39]                      ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.962             ;
; emu:emu|hde                                                                                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|hb                                                                                                                                              ; 1.959             ;
; emu:emu|fvbl                                                                                              ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|vb                                                                                                                                              ; 1.942             ;
; hdmi_config:hdmi_config|done                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                                                                                                                                                            ; 1.940             ;
; ascal:ascal|i_pce                                                                                         ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                                                                                                                                                            ; 1.940             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[33]                      ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.938             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[37]                      ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.935             ;
; osd:vga_osd|infow[3]                                                                                      ; osd:vga_osd|osd_vcnt[4]                                                                                                                                                                          ; 1.934             ;
; emu:emu|hps_io:hps_io|status[41]                                                                          ; emu:emu|mt32_lcd_on                                                                                                                                                                              ; 1.933             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[27]                      ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.924             ;
; emu:emu|minimig:minimig|userio:USERIO1|ar[1]                                                              ; emu:emu|video_freak:video_freak|ary[0]                                                                                                                                                           ; 1.921             ;
; emu:emu|svbl                                                                                              ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|vb                                                                                                                                              ; 1.906             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[25]                      ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.869             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]                                                                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                                                                                                                                                            ; 1.868             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[0]                                                                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                                                                                                                                                            ; 1.868             ;
; pll_hdmi_adj:pll_hdmi_adj|i_vss2                                                                          ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                                                                                                                                                            ; 1.868             ;
; ascal:ascal|i_vss                                                                                         ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                                                                                                                                                            ; 1.868             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[15]                              ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[7]                                                                                                                                         ; 1.855             ;
; osd:vga_osd|infoh[3]                                                                                      ; osd:vga_osd|osd_hcnt2[4]                                                                                                                                                                         ; 1.855             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[4]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[4]                                                                                                                                         ; 1.849             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[12]                              ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[4]                                                                                                                                         ; 1.836             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[3]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[3]                                                                                                                                         ; 1.836             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[7]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[7]                                                                                                                                         ; 1.834             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[10]                              ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[2]                                                                                                                                         ; 1.831             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[2]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[2]                                                                                                                                         ; 1.827             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[11]                              ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[3]                                                                                                                                         ; 1.816             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[5]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[5]                                                                                                                                         ; 1.815             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[6]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[6]                                                                                                                                         ; 1.815             ;
; osd:vga_osd|osd_enable                                                                                    ; osd:vga_osd|osd_en[0]                                                                                                                                                                            ; 1.794             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[1]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[5]                                                                                                                                         ; 1.788             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[17]                                                         ; audio_out:audio_out|DC_blocker:dcb_l|y[8]                                                                                                                                                        ; 1.764             ;
; osd:vga_osd|infoh[8]                                                                                      ; osd:vga_osd|osd_hcnt2[8]                                                                                                                                                                         ; 1.762             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[5]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[5]                                                                                                                                         ; 1.757             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[19]                                                         ; audio_out:audio_out|DC_blocker:dcb_l|y[8]                                                                                                                                                        ; 1.745             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[20]                                                         ; audio_out:audio_out|DC_blocker:dcb_l|y[8]                                                                                                                                                        ; 1.736             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[3]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[7]                                                                                                                                         ; 1.734             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[29]                                                         ; audio_out:audio_out|DC_blocker:dcb_l|y[8]                                                                                                                                                        ; 1.730             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[30]                                                         ; audio_out:audio_out|DC_blocker:dcb_l|y[8]                                                                                                                                                        ; 1.727             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[9]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[1]                                                                                                                                         ; 1.726             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[0]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[0]                                                                                                                                         ; 1.725             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[2]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[2]                                                                                                                                         ; 1.722             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[7]                             ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoAddr[4]                                                                                                                                     ; 1.710             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[1]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[1]                                                                                                                                         ; 1.709             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[0]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[0]                                                                                                                                         ; 1.705             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[4]                             ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoAddr[4]                                                                                                                                     ; 1.700             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[7]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[7]                                                                                                                                         ; 1.698             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[4]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[4]                                                                                                                                         ; 1.687             ;
; emu:emu|hps_io:hps_io|status[43]                                                                          ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[10]                                                                                                                                   ; 1.673             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[6]                             ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoAddr[4]                                                                                                                                     ; 1.666             ;
; emu:emu|hps_io:hps_io|status[44]                                                                          ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[10]                                                                                                                                   ; 1.660             ;
; emu:emu|hps_io:hps_io|cfg[4]                                                                              ; emu:emu|video_mixer:video_mixer|CE_PIXEL                                                                                                                                                         ; 1.660             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[5]                             ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoAddr[4]                                                                                                                                     ; 1.659             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[26]                                                         ; audio_out:audio_out|DC_blocker:dcb_l|y[8]                                                                                                                                                        ; 1.656             ;
; osd:vga_osd|infow[6]                                                                                      ; osd:vga_osd|osd_vcnt[7]                                                                                                                                                                          ; 1.654             ;
; emu:emu|hps_io:hps_io|status[45]                                                                          ; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[10]                                                                                                                                   ; 1.653             ;
; emu:emu|minimig:minimig|minimig_m68k_bridge:CPU1|lr_w                                                     ; emu:emu|sdram_ctrl:ram1|cas_dqm[0]                                                                                                                                                               ; 1.651             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[8]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[0]                                                                                                                                         ; 1.619             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|select_r[6]                               ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[6]                                                                                                                                         ; 1.587             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|empty                         ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ram_block1a7~portb_address_reg0 ; 1.572             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_regb[25]                        ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.572             ;
; ascal:ascal|i_pde                                                                                         ; pll_hdmi_adj:pll_hdmi_adj|i_de2                                                                                                                                                                  ; 1.562             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dsklen[14]                                          ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ram_block1a7~portb_address_reg0 ; 1.544             ;
; osd:vga_osd|infow[8]                                                                                      ; osd:vga_osd|osd_vcnt[8]                                                                                                                                                                          ; 1.536             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_regb[27]                        ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.522             ;
; emu:emu|amiga_clk:amiga_clk|cck                                                                           ; emu:emu|sdram_ctrl:ram1|cas_dqm[0]                                                                                                                                                               ; 1.516             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_regb[22]                        ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.490             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_regb[28]                        ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.477             ;
; emu:emu|minimig:minimig|minimig_m68k_bridge:CPU1|l_as                                                     ; emu:emu|sdram_ctrl:ram1|cas_dqm[0]                                                                                                                                                               ; 1.468             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[22]                              ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a0~portb_address_reg0                                                     ; 1.467             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_regb[23]                        ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.460             ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dskstate.DISKDMA_ACTIVE                             ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ram_block1a7~portb_address_reg0 ; 1.454             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[21]                              ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a0~portb_address_reg0                                                     ; 1.452             ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltpth~12 ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_dram0_we                                                                                                                                  ; 1.452             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[18]                              ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a0~portb_address_reg0                                                     ; 1.445             ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb_prev[14]                              ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[6]                                                                                                                                         ; 1.440             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[11]                            ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoAddr[4]                                                                                                                                     ; 1.435             ;
; emu:emu|minimig:minimig|rtg:rtg|rtg_ena                                                                   ; hs                                                                                                                                                                                               ; 1.433             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_regb[26]                        ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.431             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_regb[29]                        ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.430             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memmask[5]                                    ; emu:emu|sdram_ctrl:ram1|write_state.01                                                                                                                                                           ; 1.429             ;
; emu:emu|hps_io:hps_io|status[46]                                                                          ; ary[8]                                                                                                                                                                                           ; 1.429             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_regb[21]                        ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.426             ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[12]                                                               ; audio_out:audio_out|DC_blocker:dcb_l|y[8]                                                                                                                                                        ; 1.423             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[9]                             ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoAddr[4]                                                                                                                                     ; 1.421             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_regb[24]                        ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.419             ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_regb[20]                        ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rDtack                                                                                                                                          ; 1.417             ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|prenLatch[10]                            ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoAddr[4]                                                                                                                                     ; 1.402             ;
+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "Minimig"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning: RST port on the PLL is not properly connected on instance pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 8 clocks (7 global, 1 regional)
    Info (11162): aspi_sck~CLKENA0 with 129 fanout uses regional clock CLKCTRL_R76
        Info (11177): Node drives Regional Clock Region 2 from (45, 0) to (89, 36)
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 29 fanout uses global clock CLKCTRL_G8
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 940 fanout uses global clock CLKCTRL_G9
    Info (11162): hdmi_tx_clk~CLKENA0 with 57 fanout uses global clock CLKCTRL_G7
    Info (11162): pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 3008 fanout uses global clock CLKCTRL_G5
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 5929 fanout uses global clock CLKCTRL_G6
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 13684 fanout uses global clock CLKCTRL_G10
    Info (11162): pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1989 fanout uses global clock CLKCTRL_G1
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 1217 fanout uses global clock CLKCTRL_G4
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 157 fanout uses global clock CLKCTRL_G3
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:05
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'sys/sys_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 256 -multiply_by 2325 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 16 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 17 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'rtl/fx68k/fx68k.sdc'
Info (332104): Reading SDC File: 'Minimig.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_827
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 13 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.202 emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    8.808 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   35.234 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):  100.000     hdmi_sck
    Info (332111):    2.393 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   40.682 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.732 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    2.244 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   10.000      spi_sck
    Info (332111):   10.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "SDRAM_*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 45 registers into blocks of type Block RAM
    Extra Info (176218): Packed 865 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 78 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 291 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:05:22
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 27 registers into blocks of type DSP block
Info (11798): Fitter preparation operations ending: elapsed time is 00:07:46
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:11:23
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:04:42
Info (170193): Fitter routing operations beginning
Info (170089): 3e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 17% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:04:29
Info (11888): Total time spent on timing analysis during the Fitter is 271.39 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:53
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SDIO_DAT[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_CMD has a permanently disabled output enable File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 86
    Info (169065): Pin USER_IO[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[6] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 125
    Info (169065): Pin SDIO_DAT[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[2] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 85
Info (144001): Generated suppressed messages file C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/output_files/Minimig.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 8164 megabytes
    Info: Processing ended: Fri Dec 24 23:20:42 2021
    Info: Elapsed time: 00:58:37
    Info: Total CPU time (on all processors): 00:50:02


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/output_files/Minimig.fit.smsg.


