Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 15 17:46:42 2019
| Host         : Dennis running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 192 register/latch pins with no clock driven by root clock pin: design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 390 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.810        0.000                      0                 1912        0.047        0.000                      0                 1912        9.020        0.000                       0                   900  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 10.000}     20.000          50.000          
clk_fpga_1                       {0.000 5.000}      10.000          100.000         
design_1_i/vhdlnoclk_0/U0/i_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            13.810        0.000                      0                 1823        0.047        0.000                      0                 1823        9.020        0.000                       0                   854  
design_1_i/vhdlnoclk_0/U0/i_clk       14.707        0.000                      0                   89        0.187        0.000                      0                   89        9.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.810ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.014ns (17.921%)  route 4.644ns (82.079%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 23.360 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=25, routed)          1.271     5.604    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.728 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=8, routed)           0.756     6.485    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.609 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.675     7.283    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.407 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.050     8.457    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.581 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.893     9.474    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.510    23.360    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                         clock pessimism              0.431    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X13Y43         FDRE (Setup_fdre_C_CE)      -0.205    23.284    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                         23.284    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                 13.810    

Slack (MET) :             13.810ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.014ns (17.921%)  route 4.644ns (82.079%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 23.360 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=25, routed)          1.271     5.604    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.728 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=8, routed)           0.756     6.485    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.609 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.675     7.283    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.407 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.050     8.457    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.581 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.893     9.474    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.510    23.360    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                         clock pessimism              0.431    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X13Y43         FDRE (Setup_fdre_C_CE)      -0.205    23.284    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[11]
  -------------------------------------------------------------------
                         required time                         23.284    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                 13.810    

Slack (MET) :             13.810ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.014ns (17.921%)  route 4.644ns (82.079%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 23.360 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=25, routed)          1.271     5.604    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.728 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=8, routed)           0.756     6.485    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.609 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.675     7.283    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.407 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.050     8.457    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.581 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.893     9.474    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.510    23.360    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                         clock pessimism              0.431    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X13Y43         FDRE (Setup_fdre_C_CE)      -0.205    23.284    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         23.284    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                 13.810    

Slack (MET) :             13.810ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.014ns (17.921%)  route 4.644ns (82.079%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 23.360 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=25, routed)          1.271     5.604    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.728 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=8, routed)           0.756     6.485    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.609 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.675     7.283    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.407 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.050     8.457    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.581 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.893     9.474    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.510    23.360    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                         clock pessimism              0.431    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X13Y43         FDRE (Setup_fdre_C_CE)      -0.205    23.284    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[13]
  -------------------------------------------------------------------
                         required time                         23.284    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                 13.810    

Slack (MET) :             13.810ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.014ns (17.921%)  route 4.644ns (82.079%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 23.360 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=25, routed)          1.271     5.604    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.728 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=8, routed)           0.756     6.485    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.609 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.675     7.283    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.407 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.050     8.457    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.581 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.893     9.474    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.510    23.360    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                         clock pessimism              0.431    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X13Y43         FDRE (Setup_fdre_C_CE)      -0.205    23.284    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                         23.284    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                 13.810    

Slack (MET) :             13.810ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.014ns (17.921%)  route 4.644ns (82.079%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 23.360 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=25, routed)          1.271     5.604    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.728 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=8, routed)           0.756     6.485    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.609 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.675     7.283    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.407 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.050     8.457    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.581 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.893     9.474    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.510    23.360    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                         clock pessimism              0.431    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X13Y43         FDRE (Setup_fdre_C_CE)      -0.205    23.284    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[15]
  -------------------------------------------------------------------
                         required time                         23.284    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                 13.810    

Slack (MET) :             13.810ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.014ns (17.921%)  route 4.644ns (82.079%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 23.360 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=25, routed)          1.271     5.604    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.728 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=8, routed)           0.756     6.485    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.609 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.675     7.283    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.407 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.050     8.457    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.581 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.893     9.474    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.510    23.360    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                         clock pessimism              0.431    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X13Y43         FDRE (Setup_fdre_C_CE)      -0.205    23.284    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[8]
  -------------------------------------------------------------------
                         required time                         23.284    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                 13.810    

Slack (MET) :             13.810ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.014ns (17.921%)  route 4.644ns (82.079%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 23.360 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=25, routed)          1.271     5.604    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.728 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=8, routed)           0.756     6.485    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.609 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.675     7.283    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.407 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.050     8.457    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.581 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.893     9.474    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.510    23.360    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                         clock pessimism              0.431    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X13Y43         FDRE (Setup_fdre_C_CE)      -0.205    23.284    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         23.284    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                 13.810    

Slack (MET) :             13.811ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 1.014ns (17.816%)  route 4.677ns (82.184%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=25, routed)          1.271     5.604    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.728 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=8, routed)           0.756     6.485    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.609 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.675     7.283    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.407 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.445     8.852    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y42         LUT4 (Prop_lut4_I0_O)        0.124     8.976 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.531     9.507    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X10Y42         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.509    23.359    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y42         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                         clock pessimism              0.431    23.790    
                         clock uncertainty           -0.302    23.488    
    SLICE_X10Y42         FDRE (Setup_fdre_C_CE)      -0.169    23.319    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         23.319    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                 13.811    

Slack (MET) :             13.811ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 1.014ns (17.816%)  route 4.677ns (82.184%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=25, routed)          1.271     5.604    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.728 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=8, routed)           0.756     6.485    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.609 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.675     7.283    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.407 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.445     8.852    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y42         LUT4 (Prop_lut4_I0_O)        0.124     8.976 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.531     9.507    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X10Y42         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.509    23.359    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y42         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                         clock pessimism              0.431    23.790    
                         clock uncertainty           -0.302    23.488    
    SLICE_X10Y42         FDRE (Setup_fdre_C_CE)      -0.169    23.319    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         23.319    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                 13.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.339%)  route 0.174ns (57.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.588     1.507    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.174     1.810    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[23]
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.849     1.887    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.118     1.769    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)        -0.006     1.763    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.567     1.486    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.110     1.737    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.835     1.873    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.373     1.499    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.682    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.567     1.486    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.143     1.771    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X8Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.834     1.872    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.370     1.501    
    SLICE_X8Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.684    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.214%)  route 0.271ns (65.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.582     1.501    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.271     1.914    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.815    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.287%)  route 0.245ns (65.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.582     1.501    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.128     1.629 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.245     1.875    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.761    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.568     1.487    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.172     1.801    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.836     1.874    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.370     1.503    
    SLICE_X8Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.686    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.192%)  route 0.265ns (61.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.582     1.501    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.265     1.931    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.815    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.826%)  route 0.303ns (59.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.582     1.501    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.665 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.303     1.968    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X4Y49          LUT4 (Prop_lut4_I2_O)        0.045     2.013 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     2.013    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i0
    SLICE_X4Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.856     1.894    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.118     1.776    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.121     1.897    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (55.965%)  route 0.116ns (44.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.584     1.503    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.148     1.651 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.116     1.768    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.852     1.890    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.370     1.519    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.649    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.567     1.486    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y40          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.110     1.737    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X8Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.834     1.872    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.370     1.501    
    SLICE_X8Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.616    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X14Y46    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X16Y46    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X16Y46    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y46    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y46    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y46    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y46    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X14Y48    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y42    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y50     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y50     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y50     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y50     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/vhdlnoclk_0/U0/i_clk
  To Clock:  design_1_i/vhdlnoclk_0/U0/i_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.707ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.828ns (17.257%)  route 3.970ns (82.743%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 22.905 - 20.000 ) 
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.674     3.318    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y45         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.774 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/Q
                         net (fo=13, routed)          0.861     4.635    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg_n_0_[1]
    SLICE_X18Y45         LUT3 (Prop_lut3_I1_O)        0.124     4.759 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1/O
                         net (fo=30, routed)          1.323     6.082    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.206 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2/O
                         net (fo=8, routed)           1.195     7.402    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.526 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1/O
                         net (fo=5, routed)           0.591     8.116    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1_n_0
    SLICE_X18Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.495    22.905    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[3]/C
                         clock pessimism              0.383    23.288    
                         clock uncertainty           -0.035    23.253    
    SLICE_X18Y35         FDRE (Setup_fdre_C_R)       -0.429    22.824    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[3]
  -------------------------------------------------------------------
                         required time                         22.824    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                 14.707    

Slack (MET) :             14.707ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.828ns (17.257%)  route 3.970ns (82.743%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 22.905 - 20.000 ) 
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.674     3.318    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y45         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.774 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/Q
                         net (fo=13, routed)          0.861     4.635    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg_n_0_[1]
    SLICE_X18Y45         LUT3 (Prop_lut3_I1_O)        0.124     4.759 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1/O
                         net (fo=30, routed)          1.323     6.082    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.206 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2/O
                         net (fo=8, routed)           1.195     7.402    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.526 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1/O
                         net (fo=5, routed)           0.591     8.116    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1_n_0
    SLICE_X18Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.495    22.905    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[4]/C
                         clock pessimism              0.383    23.288    
                         clock uncertainty           -0.035    23.253    
    SLICE_X18Y35         FDRE (Setup_fdre_C_R)       -0.429    22.824    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[4]
  -------------------------------------------------------------------
                         required time                         22.824    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                 14.707    

Slack (MET) :             14.707ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.828ns (17.257%)  route 3.970ns (82.743%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 22.905 - 20.000 ) 
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.674     3.318    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y45         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.774 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/Q
                         net (fo=13, routed)          0.861     4.635    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg_n_0_[1]
    SLICE_X18Y45         LUT3 (Prop_lut3_I1_O)        0.124     4.759 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1/O
                         net (fo=30, routed)          1.323     6.082    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.206 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2/O
                         net (fo=8, routed)           1.195     7.402    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.526 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1/O
                         net (fo=5, routed)           0.591     8.116    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1_n_0
    SLICE_X18Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.495    22.905    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/C
                         clock pessimism              0.383    23.288    
                         clock uncertainty           -0.035    23.253    
    SLICE_X18Y35         FDRE (Setup_fdre_C_R)       -0.429    22.824    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]
  -------------------------------------------------------------------
                         required time                         22.824    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                 14.707    

Slack (MET) :             14.712ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.828ns (17.272%)  route 3.966ns (82.728%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 22.905 - 20.000 ) 
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.674     3.318    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y45         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.774 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/Q
                         net (fo=13, routed)          0.861     4.635    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg_n_0_[1]
    SLICE_X18Y45         LUT3 (Prop_lut3_I1_O)        0.124     4.759 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1/O
                         net (fo=30, routed)          1.323     6.082    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.206 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2/O
                         net (fo=8, routed)           1.195     7.402    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.526 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1/O
                         net (fo=5, routed)           0.586     8.112    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1_n_0
    SLICE_X19Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.495    22.905    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X19Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[1]/C
                         clock pessimism              0.383    23.288    
                         clock uncertainty           -0.035    23.253    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.429    22.824    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[1]
  -------------------------------------------------------------------
                         required time                         22.824    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                 14.712    

Slack (MET) :             14.712ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.828ns (17.272%)  route 3.966ns (82.728%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 22.905 - 20.000 ) 
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.674     3.318    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y45         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.774 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/Q
                         net (fo=13, routed)          0.861     4.635    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg_n_0_[1]
    SLICE_X18Y45         LUT3 (Prop_lut3_I1_O)        0.124     4.759 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1/O
                         net (fo=30, routed)          1.323     6.082    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.206 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2/O
                         net (fo=8, routed)           1.195     7.402    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.526 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1/O
                         net (fo=5, routed)           0.586     8.112    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1_n_0
    SLICE_X19Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.495    22.905    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X19Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[2]/C
                         clock pessimism              0.383    23.288    
                         clock uncertainty           -0.035    23.253    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.429    22.824    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[2]
  -------------------------------------------------------------------
                         required time                         22.824    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                 14.712    

Slack (MET) :             15.117ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.245ns (25.394%)  route 3.658ns (74.606%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 22.905 - 20.000 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.669     3.313    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X17Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.456     3.769 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]/Q
                         net (fo=55, routed)          2.534     6.303    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I4_O)        0.124     6.427 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram[1]_i_23/O
                         net (fo=1, routed)           0.000     6.427    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram[1]_i_23_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I1_O)      0.245     6.672 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]_i_10/O
                         net (fo=1, routed)           0.000     6.672    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]_i_10_n_0
    SLICE_X9Y35          MUXF8 (Prop_muxf8_I0_O)      0.104     6.776 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]_i_4/O
                         net (fo=1, routed)           1.123     7.900    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]_i_4_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.316     8.216 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram[1]_i_1/O
                         net (fo=1, routed)           0.000     8.216    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/leds_ram[0]_0[1]
    SLICE_X16Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.495    22.905    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X16Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]/C
                         clock pessimism              0.386    23.291    
                         clock uncertainty           -0.035    23.256    
    SLICE_X16Y35         FDRE (Setup_fdre_C_D)        0.077    23.333    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]
  -------------------------------------------------------------------
                         required time                         23.333    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                 15.117    

Slack (MET) :             15.325ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.202ns (25.580%)  route 3.497ns (74.420%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 22.905 - 20.000 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.669     3.313    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X17Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.456     3.769 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]/Q
                         net (fo=55, routed)          2.267     6.036    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[0]
    SLICE_X9Y32          LUT6 (Prop_lut6_I4_O)        0.124     6.160 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram[2]_i_24/O
                         net (fo=1, routed)           0.000     6.160    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram[2]_i_24_n_0
    SLICE_X9Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     6.372 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]_i_11/O
                         net (fo=1, routed)           0.000     6.372    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]_i_11_n_0
    SLICE_X9Y32          MUXF8 (Prop_muxf8_I1_O)      0.094     6.466 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]_i_4/O
                         net (fo=1, routed)           1.230     7.696    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]_i_4_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.316     8.012 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram[2]_i_1/O
                         net (fo=1, routed)           0.000     8.012    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/leds_ram[0]_0[2]
    SLICE_X16Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.495    22.905    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X16Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/C
                         clock pessimism              0.386    23.291    
                         clock uncertainty           -0.035    23.256    
    SLICE_X16Y35         FDRE (Setup_fdre_C_D)        0.081    23.337    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]
  -------------------------------------------------------------------
                         required time                         23.337    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                 15.325    

Slack (MET) :             15.468ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.828ns (20.487%)  route 3.214ns (79.513%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 22.909 - 20.000 ) 
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.674     3.318    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y45         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.774 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/Q
                         net (fo=13, routed)          0.861     4.635    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg_n_0_[1]
    SLICE_X18Y45         LUT3 (Prop_lut3_I1_O)        0.124     4.759 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1/O
                         net (fo=30, routed)          1.323     6.082    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.206 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2/O
                         net (fo=8, routed)           0.449     6.656    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2_n_0
    SLICE_X19Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.780 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit[4]_i_1/O
                         net (fo=5, routed)           0.580     7.360    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit[4]_i_1_n_0
    SLICE_X18Y41         FDSE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.499    22.909    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y41         FDSE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[0]/C
                         clock pessimism              0.383    23.292    
                         clock uncertainty           -0.035    23.257    
    SLICE_X18Y41         FDSE (Setup_fdse_C_S)       -0.429    22.828    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         22.828    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                 15.468    

Slack (MET) :             15.468ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.828ns (20.487%)  route 3.214ns (79.513%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 22.909 - 20.000 ) 
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.674     3.318    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y45         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.774 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/Q
                         net (fo=13, routed)          0.861     4.635    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg_n_0_[1]
    SLICE_X18Y45         LUT3 (Prop_lut3_I1_O)        0.124     4.759 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1/O
                         net (fo=30, routed)          1.323     6.082    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.206 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2/O
                         net (fo=8, routed)           0.449     6.656    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2_n_0
    SLICE_X19Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.780 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit[4]_i_1/O
                         net (fo=5, routed)           0.580     7.360    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit[4]_i_1_n_0
    SLICE_X18Y41         FDSE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.499    22.909    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y41         FDSE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[1]/C
                         clock pessimism              0.383    23.292    
                         clock uncertainty           -0.035    23.257    
    SLICE_X18Y41         FDSE (Setup_fdse_C_S)       -0.429    22.828    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         22.828    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                 15.468    

Slack (MET) :             15.468ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.828ns (20.487%)  route 3.214ns (79.513%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 22.909 - 20.000 ) 
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.674     3.318    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y45         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.774 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/Q
                         net (fo=13, routed)          0.861     4.635    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg_n_0_[1]
    SLICE_X18Y45         LUT3 (Prop_lut3_I1_O)        0.124     4.759 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1/O
                         net (fo=30, routed)          1.323     6.082    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.206 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2/O
                         net (fo=8, routed)           0.449     6.656    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2_n_0
    SLICE_X19Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.780 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit[4]_i_1/O
                         net (fo=5, routed)           0.580     7.360    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit[4]_i_1_n_0
    SLICE_X18Y41         FDSE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.499    22.909    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y41         FDSE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[2]/C
                         clock pessimism              0.383    23.292    
                         clock uncertainty           -0.035    23.257    
    SLICE_X18Y41         FDSE (Setup_fdse_C_S)       -0.429    22.828    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         22.828    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                 15.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bitOut_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.562     1.173    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X16Y41         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.164     1.337 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]/Q
                         net (fo=1, routed)           0.082     1.419    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data[0]
    SLICE_X17Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.464 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bitOut_i_1/O
                         net (fo=1, routed)           0.000     1.464    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bitOut_i_1_n_0
    SLICE_X17Y41         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bitOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.830     1.537    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X17Y41         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bitOut_reg/C
                         clock pessimism             -0.351     1.186    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.091     1.277    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bitOut_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.339%)  route 0.150ns (44.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.559     1.170    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.141     1.311 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/Q
                         net (fo=6, routed)           0.150     1.461    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]
    SLICE_X16Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.506 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram[2]_i_1/O
                         net (fo=1, routed)           0.000     1.506    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/leds_ram[0]_0[2]
    SLICE_X16Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.826     1.533    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X16Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/C
                         clock pessimism             -0.348     1.185    
    SLICE_X16Y35         FDRE (Hold_fdre_C_D)         0.121     1.306    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.011%)  route 0.152ns (44.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.559     1.170    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.141     1.311 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/Q
                         net (fo=6, routed)           0.152     1.463    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]
    SLICE_X16Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.508 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram[1]_i_1/O
                         net (fo=1, routed)           0.000     1.508    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/leds_ram[0]_0[1]
    SLICE_X16Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.826     1.533    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X16Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]/C
                         clock pessimism             -0.348     1.185    
    SLICE_X16Y35         FDRE (Hold_fdre_C_D)         0.120     1.305    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.837%)  route 0.147ns (44.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.559     1.170    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.141     1.311 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/Q
                         net (fo=6, routed)           0.147     1.458    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]
    SLICE_X17Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.503 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.503    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[0]_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.826     1.533    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X17Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]/C
                         clock pessimism             -0.348     1.185    
    SLICE_X17Y35         FDRE (Hold_fdre_C_D)         0.091     1.276    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.171%)  route 0.145ns (43.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.559     1.170    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X25Y41         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.141     1.311 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[3]/Q
                         net (fo=6, routed)           0.145     1.456    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[3]
    SLICE_X25Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.501 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.501    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_0[5]
    SLICE_X25Y41         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.827     1.534    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X25Y41         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[5]/C
                         clock pessimism             -0.364     1.170    
    SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.092     1.262    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.027%)  route 0.107ns (31.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.559     1.170    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.128     1.298 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[4]/Q
                         net (fo=7, routed)           0.107     1.404    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[4]
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.099     1.503 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_3/O
                         net (fo=1, routed)           0.000     1.503    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data0[5]
    SLICE_X18Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.826     1.533    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y35         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/C
                         clock pessimism             -0.363     1.170    
    SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.092     1.262    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.454%)  route 0.178ns (48.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.559     1.170    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X25Y42         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141     1.311 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[2]/Q
                         net (fo=9, routed)           0.178     1.489    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[2]
    SLICE_X25Y41         LUT5 (Prop_lut5_I1_O)        0.048     1.537 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.537    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_0[4]
    SLICE_X25Y41         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.827     1.534    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X25Y41         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[4]/C
                         clock pessimism             -0.348     1.186    
    SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.107     1.293    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.559     1.170    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X25Y42         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141     1.311 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[2]/Q
                         net (fo=9, routed)           0.178     1.489    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[2]
    SLICE_X25Y41         LUT4 (Prop_lut4_I2_O)        0.045     1.534 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.534    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_0[3]
    SLICE_X25Y41         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.827     1.534    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X25Y41         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[3]/C
                         clock pessimism             -0.348     1.186    
    SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.091     1.277    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.453%)  route 0.198ns (51.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.563     1.174    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.315 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/Q
                         net (fo=13, routed)          0.198     1.513    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg_n_0_[2]
    SLICE_X18Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.558 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.558    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[0]_i_1_n_0
    SLICE_X18Y44         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.831     1.538    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y44         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[0]/C
                         clock pessimism             -0.348     1.190    
    SLICE_X18Y44         FDRE (Hold_fdre_C_D)         0.091     1.281    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.249ns (60.603%)  route 0.162ns (39.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.559     1.170    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X24Y42         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDRE (Prop_fdre_C_Q)         0.148     1.318 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[9]/Q
                         net (fo=4, routed)           0.162     1.480    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[9]
    SLICE_X24Y42         LUT5 (Prop_lut5_I1_O)        0.101     1.581 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.581    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_0[9]
    SLICE_X24Y42         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.827     1.534    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X24Y42         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[9]/C
                         clock pessimism             -0.364     1.170    
    SLICE_X24Y42         FDRE (Hold_fdre_C_D)         0.131     1.301    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/vhdlnoclk_0/U0/i_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/vhdlnoclk_0/U0/BUFG_i/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X16Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X16Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X16Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X16Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X17Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X17Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X17Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X17Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X19Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X17Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X17Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X17Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X17Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X17Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X17Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X19Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X19Y35   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[2]/C



