<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>QiMeng</title>
    <link rel="stylesheet" href="styles.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700;800&display=swap" rel="stylesheet">
</head>
<body>
    <!-- Header Section -->
    <header class="header-container">
        <div class="container">
            <div class="header-content">
                <h1 class="site-title"></i>QiMeng</h1>
                An open-source project for automated, high-performance, and easily deployable IC full-stack design.
                <!-- <p class="tagline">Empowering LLMs for HDL Generation through Multi-Level Summarization</p> -->
                
                <!-- <div class="version-badge">
                    <span class="whats-new">What's New</span>
                    <span class="version-info">Coming soon v0.1.1 <i class="fas fa-chevron-right"></i></span>
                </div> -->
                
                <!-- <div class="action-buttons">
                    <a href="https://github.com/IPRC-DIP/CodeV" class="btn">
                        <i class="fab fa-github"></i> Follow @username
                    </a>
                    <a href="https://github.com/IPRC-DIP/CodeV" class="btn">
                        <i class="far fa-star"></i> Star
                    </a>
                    <a href="https://github.com/IPRC-DIP/CodeV/fork" class="btn">
                        <i class="fas fa-code-branch"></i> Fork
                    </a>
                    <a href="https://github.com/IPRC-DIP/CodeV/issues" class="btn">
                        <i class="fas fa-exclamation-circle"></i> Issues
                    </a>
                </div>
                <div class="secondary-buttons">
                    <a href="https://arxiv.org/abs/2407.10424" class="btn">
                        <i class="fas fa-file-pdf"></i> Paper
                    </a>
                    <a href="https://huggingface.co/yang-z" class="btn">
                        <i class="fas fa-download"></i> Download
                    </a>
                    <a href="https://iprc-dip.github.io/Chip-Design-LLM-Zoo/" class="btn">
                        <i class="fas fa-trophy"></i> LearnBoard
                    </a>
                </div>
                <p class="description">
                    CodeV is the first series of open-source LLMs designed for multi-scenario HDL generation. Through multi-level summarization data synthesis and an innovative Chat-FIM-Tag supervised fine-tuning method, it significantly enhances the ability to generate HDL code from natural language descriptions and can handle various tasks such as chat and FIM.
                </p> -->
            </div>
        </div>
    </header>

    <!-- Application Layer Section -->
    <!-- <section class="application-layer">
        <div class="container">
            <h2 class="application-title">Application Layer</h2>
            <p class="application-description">CodeV enables natural language to Verilog/Chisel conversion, code completion, and interactive chat assistance</p>
        </div>
    </section> -->
    
    <!-- Features Section -->
    <!-- <section class="features-section">
        <div class="container">
            <div class="features">
                <div class="feature-card">
                    <h3 class="feature-title">Data</h3>
                    <p class="feature-description">High-quality HDL code collection dataset for model training and fine-tuning.</p>
                    <ul class="feature-list">
                        <li><a href="#" class="feature-link">165k-Verilog</a></li>
                        <li><a href="#" class="feature-link">184k-Verilog-Chisel</a></li>
                    </ul>
                </div>

                <div class="feature-card">
                    <h3 class="feature-title">Models</h3>
                    <p class="feature-description">Multiple HDL generation models with various capabilities and focuses.</p>
                    <ul class="feature-list">
                        <li><a href="#" class="feature-link">CodeV-Verilog</a></li>
                        <li><a href="#" class="feature-link">CodeV-All</a></li>
                        <li><a href="#" class="feature-link">CodeV-R1</a></li>
                    </ul>
                </div>

                <div class="feature-card">
                    <h3 class="feature-title">Evaluation</h3>
                    <p class="feature-description">Comprehensive benchmarks for evaluating HDL generation and infilling capabilities.</p>
                    <ul class="feature-list">
                        <li><a href="#" class="feature-link">Chat</a></li>
                        <li><a href="#" class="feature-link">FIM (Fill-in-Middle)</a></li>
                    </ul>
                </div>
            </div>
        </div>
    </section> -->

    <!-- Open Model Repository Section -->
    <!-- <section class="application-section">
        <div class="container">
            <div class="feature-card full-width">
                <h2 class="feature-title">Application</h2>
            </div>
        </div>
    </section> -->
    <section class="features-section">
        <div class="container-fluid">
            
            <div class="feature-card full-width">
                <h2 class="feature-title">Overview</h2>
                <!-- <p class="application-description">model.baai.ac.cn</p> -->
                <!-- 新增的子模块容器 -->
                    <p class="sub-feature-description">
                        As the fundamental hardware substrate of computing systems, chips undertake critical functionalities including instruction execution, data processing, and system resource management. Chips are ubiquitously deployed across personal computers, servers, smartphones, and IoT devices, serving as the cornerstone of modern digital economies. Chip design technology represents not only a strategically vital industry for national economic development but also a cutting-edge domain in scientific research, playing a pivotal role in advancing computer science and related disciplines. The design process constitutes an exceptionally complex systems engineering challenge, requiring deep cross-layer co-design between hardware and software architectures while simultaneously satisfying multifaceted design constraints encompassing functionality, performance, power efficiency, and area (PPA). These intrinsic characteristics have established processor chip design as one of the most technically demanding research frontiers in both academic and industrial spheres.
                        <img src="assets/overview.png" alt="todo" class="feature-image">
                    </p>
                    
                </div>
            </div>
        </div>
    </section>
    
    <!-- Open Model Repository Content -->
    <section class="features-section">
        <div class="container-fluid">
            
            <div class="feature-card full-width">
                <h2 class="feature-title">Applications</h2>
                <!-- <p class="application-description">model.baai.ac.cn</p> -->
                <!-- 新增的子模块容器 -->
                <div class="sub-features">
                    <!-- 子模块verilog -->
                    <div class="sub-feature-card">
                        <div class="feature-content">
                            <h3 class="sub-feature-title">
                                Chip Design
                            </h3>
                            <p class="sub-feature-description">
                                Chip Design consists of two parts: Automatic HDL Generation, which aims to train LLMs to generate HDL modules or fill the HDL code; and Automatic CPU Design, which fully automates the design of an entire CPU starting from I/Os.
                            </p>
                            <ul class="feature-list">
                                <div class="parent-item">Automatic HDL Generation</div>
                                    <ul class="sub-feature-list">
                                        <li>
                                            <a href="https://yyyangzhao.github.io/CodeV-Series/" class="sub-feature-link">
                                                CodeV series
                                            </a>
                                        </li>
                                    </ul>
                                <div class="parent-item">Automatic CPU Design</div>
                                    <ul class="sub-feature-list">
                                        <li>
                                            <a href="https://qimeng-ict.github.io/Qimeng-1/" class="sub-feature-link">
                                                QiMeng-1 (IJCAI'24)
                                            </a>
                                            </a>
                                        </li>
                                        <li>
                                            <a href="https://qimeng-ict.github.io/Qimeng-1/" class="sub-feature-link">
                                                QiMeng-2 (IJCAI'25)
                                            </a>
                                        </li>
                                    </ul>
                                <!-- </li>
                                <li>
                                    <a href="#" class="feature-link">
                                        Netlist级
                                    </a>
                                </li> -->
                                <!-- 其他列表项 -->
                            </ul>
                        </div>
                    </div>
                    <!-- 子模块操作系统 -->
                    <div class="sub-feature-card">
                        <div class="feature-content">
                            <h3 class="sub-feature-title">
                                Operating System
                            </h3>
                            <p class="sub-feature-description">
                                Operating system aims to automatically generate optimized operating system configurations.
                            </p>
                            <ul class="feature-list">
                                <div class="parent-item">Automatic OS Config Optimization</div>
                                    <ul class="sub-feature-list">
                                        <li>
                                            <a href="https://xuewuyinhe.github.io/AutoOS/" class="sub-feature-link">
                                                AutoOS (ICML'24)
                                            </a>
                                        </li>
                                        <!-- <li>
                                            <a href="https://xuewuyinhe.github.io/os.github.io/" class="sub-feature-link">
                                                BYOS
                                            </a>
                                        </li> -->
                                    </ul>
                                <!-- 其他列表项 -->
                            </ul>
                        </div>
                    </div>
                    <!-- 子模块高性能库 -->
                    <div class="sub-feature-card">
                        <div class="feature-content">
                            <h3 class="sub-feature-title">
                                High-performance Library
                            </h3>
                            <p class="sub-feature-description">
                                High-performance library aims to automatically optimize the performance of common operators (e.g., GEMM) and provides a complete automated optimization toolchain.
                            </p>
                            <ul class="feature-list">
                                <!-- <li>
                                    <a href="#" class="feature-link">
                                        Heron
                                    </a>
                                </li> -->
                                <div class="parent-item">GEMM</div>
                                    <ul class="sub-feature-list">
                                        <li>
                                            <a href="https://chris-chow.github.io/QiMeng-GEMM" class="sub-feature-link">
                                                QiMeng-GEMM (AAAI'25)
                                            </a>
                                        </li>
                                    </ul>
                                <!-- <li>
                                    <a href="#" class="feature-link">
                                        GEMM
                                    </a>
                                </li> -->
                                <!-- 其他列表项 -->
                            </ul>
                        </div>
                    </div>
                    <!-- 子模块编译器 -->
                    <div class="sub-feature-card">
                        <div class="feature-content">
                            <h3 class="sub-feature-title">
                                Compiler
                            </h3>
                            <p class="sub-feature-description">
                                Compiler consists of two parts: Compiler Generation, which aims to leverage LLMs to complete automated compiler-generation tasks; and Tensor Program Transcompiler, which aims to automatically perform cross-platform tensor-program conversion.
                            </p>
                            <ul class="feature-list">
                                <div class="parent-item">Compiler Generation</div>
                                    <ul class="sub-feature-list">
                                        <li>
                                            <a href="https://wihn2021.github.io/atg-web/" class="sub-feature-link">
                                                ATG (JCST'23)
                                            </a>
                                        </li>
                                        <li>
                                            <a href="https://wihn2021.github.io/vega-web/" class="sub-feature-link">
                                                VEGA (CGO'25)
                                            </a>
                                        </li>
                                        <li>
                                            <a href="https://wihn2021.github.io/comback-web/" class="sub-feature-link">
                                                ComBack (NeurIPS'24)
                                            </a>
                                        </li>
                                    </ul>
                                <div class="parent-item">Tensor Program Transcompiler</div>
                                    <ul class="sub-feature-list">
                                        <li>
                                            <a href="https://kcxain.github.io/babeltower/" class="sub-feature-link">
                                                BabelTower (ICML'22)
                                            </a>
                                        </li>
                                        <!-- <li>
                                            <a href="https://kcxain.github.io/c2cuda/" class="sub-feature-link">
                                                MSL
                                            </a>
                                        </li> -->
                                        <li>
                                            <a href="https://kcxain.github.io/QiMeng-Xpiler/" class="sub-feature-link">
                                                QiMeng-Xpiler (OSDI'25)
                                            </a>
                                        </li>
                                    </ul>
                                <!-- 其他列表项 -->
                            </ul>
                        </div>
                    </div>
                </div>
            </div>

            <!-- Tools Categories
            <div class="features">
                <div class="feature-card">
                    <h3 class="feature-title">
                        Data
                    </h3>
                    <p class="feature-description">
                        High-quality HDL code collection dataset for model training and fine-tuning.
                    </p>
                    <ul class="feature-list">
                        <li>
                            <a href="#" class="feature-link">
                                165k-Verilog
                            </a>
                        </li>
                        <li>
                            <a href="#" class="feature-link">
                                184k-Verilog-Chisel
                            </a>
                        </li>
                        <li style="opacity: 0; pointer-events: none;">
                            <a class="feature-link" style="visibility: hidden;">
                                <i class="fas fa-file-code"></i> Placeholder
                            </a>
                        </li>
                    </ul>
                </div>

                <div class="feature-card">
                    <h3 class="feature-title">
                        Models
                    </h3>
                    <p class="feature-description">
                        Multiple HDL generation models with various capabilities and focuses.
                    </p>
                    <ul class="feature-list">
                        <li>
                            <a href="#" class="feature-link">
                                CodeV-Verilog
                            </a>
                        </li>
                        <li>
                            <a href="#" class="feature-link">
                                CodeV-All
                            </a>
                        </li>
                        <li>
                            <a href="#" class="feature-link">
                                CodeV-R1
                            </a>
                        </li>
                    </ul>
                </div>

                <div class="feature-card">
                    <h3 class="feature-title">
                        Evaluation
                    </h3>
                    <p class="feature-description">
                        Benchmarks for evaluating HDL generation and infilling capabilities.
                    </p>
                    <ul class="feature-list">
                        <li>
                            <a href="#" class="feature-link">
                                Chat
                            </a>
                        </li>
                        <li>
                            <a href="#" class="feature-link">
                                FIM (Fill-in-Middle)
                            </a>
                        </li>
                        <li>
                            <a href="#" class="feature-link">
                                RealBench
                            </a>
                        </li>
                        <li style="opacity: 0; pointer-events: none;">
                            <a class="feature-link" style="visibility: hidden;">
                                <i class="fas fa-file-code"></i> Placeholder
                            </a>
                        </li>
                    </ul>
                </div>
            </div> -->
            
            <!-- About Section -->
            <!-- <div class="about-section">
                <h3 class="about-title"><i class="fas fa-info-circle"></i> About Us</h3>
                <p class="about-description">
                    AI4IC focuses on applying artificial intelligence technology to integrated circuit design, enhancing design efficiency through automation and intelligence in HDL code generation.
                    We are committed to developing advanced LLM models that enable designers to generate high-quality hardware description language code directly from natural language descriptions.
                </p>
                <div class="tech-stack">
                    <span class="tech-badge"><i class="fas fa-code"></i> Verilog</span>
                    <span class="tech-badge"><i class="fas fa-code-branch"></i> Chisel</span>
                    <span class="tech-badge"><i class="fas fa-brain"></i> LLM</span>
                    <span class="tech-badge"><i class="fas fa-microchip"></i> EDA</span>
                </div>
            </div> -->
        </div>
    </section>

    <!-- Footer -->
    <!-- <footer>
        <div class="container">
            <div class="footer-info">
                <p>&copy; <span class="year">2025</span> CodeV Team. All rights reserved.</p>
            </div>
        </div>
    </footer> -->

    <script src="script.js"></script>
</body>
</html> 