-makelib ies/xil_defaultlib -sv \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies/xpm \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies/microblaze_v10_0_1 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/18bd/hdl/microblaze_v10_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/DebUART/ip/DebUART_microblaze_0_0/sim/DebUART_microblaze_0_0.vhd" \
-endlib
-makelib ies/lmb_v10_v3_0_9 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/DebUART/ip/DebUART_dlmb_v10_0/sim/DebUART_dlmb_v10_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_ilmb_v10_0/sim/DebUART_ilmb_v10_0.vhd" \
-endlib
-makelib ies/lmb_bram_if_cntlr_v4_0_10 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/DebUART/ip/DebUART_dlmb_bram_if_cntlr_0/sim/DebUART_dlmb_bram_if_cntlr_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_ilmb_bram_if_cntlr_0/sim/DebUART_ilmb_bram_if_cntlr_0.vhd" \
-endlib
-makelib ies/blk_mem_gen_v8_3_5 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/6273/simulation/blk_mem_gen_v8_3.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/DebUART/ip/DebUART_lmb_bram_0/sim/DebUART_lmb_bram_0.v" \
-endlib
-makelib ies/axi_lite_ipif_v3_0_4 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies/mdm_v3_2_8 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/DebUART/ip/DebUART_mdm_1_0/sim/DebUART_mdm_1_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/DebUART/ip/DebUART_clk_wiz_1_0/DebUART_clk_wiz_1_0_clk_wiz.v" \
  "../../../bd/DebUART/ip/DebUART_clk_wiz_1_0/DebUART_clk_wiz_1_0.v" \
-endlib
-makelib ies/lib_cdc_v1_0_2 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies/proc_sys_reset_v5_0_10 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/DebUART/ip/DebUART_rst_clk_wiz_1_100M_0/sim/DebUART_rst_clk_wiz_1_100M_0.vhd" \
  "../../../bd/DebUART/hdl/DebUART.vhd" \
-endlib
-makelib ies/interrupt_control_v3_1_4 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
-endlib
-makelib ies/axi_gpio_v2_0_13 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/DebUART/ip/DebUART_axi_gpio_0_0/sim/DebUART_axi_gpio_0_0.vhd" \
-endlib
-makelib ies/generic_baseblocks_v2_1_0 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_infrastructure_v1_1_0 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies/axi_register_slice_v2_1_11 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib ies/fifo_generator_v13_1_3 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/564d/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies/fifo_generator_v13_1_3 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/564d/hdl/fifo_generator_v13_1_rfs.vhd" \
-endlib
-makelib ies/fifo_generator_v13_1_3 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/564d/hdl/fifo_generator_v13_1_rfs.v" \
-endlib
-makelib ies/axi_data_fifo_v2_1_10 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_crossbar_v2_1_12 \
  "../../../../MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/DebUART/ip/DebUART_xbar_0/sim/DebUART_xbar_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/DebUART/ipshared/e147/xlconstant.vhd" \
  "../../../bd/DebUART/ip/DebUART_xlconstant_0_0/sim/DebUART_xlconstant_0_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_xlconstant_1_0/sim/DebUART_xlconstant_1_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_xlconstant_2_0/sim/DebUART_xlconstant_2_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_xlconstant_3_0/sim/DebUART_xlconstant_3_0.vhd" \
  "../../../bd/DebUART/ipshared/1cd4/src/clock_divider.vhd" \
  "../../../bd/DebUART/ip/DebUART_clock_divider_0_0/sim/DebUART_clock_divider_0_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_xlconstant_5_0/sim/DebUART_xlconstant_5_0.vhd" \
  "../../../bd/DebUART/ipshared/2e37/xlconcat.vhd" \
  "../../../bd/DebUART/ip/DebUART_xlconcat_0_0/sim/DebUART_xlconcat_0_0.vhd" \
  "../../../bd/DebUART/ipshared/a7ed/src/Binary_to_BCD16.vhd" \
  "../../../bd/DebUART/ip/DebUART_BinToBCD16_0_1/sim/DebUART_BinToBCD16_0_1.vhd" \
  "../../../bd/DebUART/ipshared/f967/src/segment_decoder.vhd" \
  "../../../bd/DebUART/ipshared/f967/src/EightDisplayControl.vhd" \
  "../../../bd/DebUART/ip/DebUART_EightDisplayControl_0_0/sim/DebUART_EightDisplayControl_0_0.vhd" \
  "../../../bd/DebUART/ipshared/c1fb/src/ordProject.vhd" \
  "../../../bd/DebUART/ip/DebUART_ordProject_0_0/sim/DebUART_ordProject_0_0.vhd" \
  "../../../bd/DebUART/ipshared/c49f/xlslice.vhd" \
  "../../../bd/DebUART/ip/DebUART_xlslice_0_0/sim/DebUART_xlslice_0_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_xlslice_0_1/sim/DebUART_xlslice_0_1.vhd" \
  "../../../bd/DebUART/ipshared/e4de/src/Monitor.vhd" \
  "../../../bd/DebUART/ipshared/e4de/src/Clock_divider.vhd" \
  "../../../bd/DebUART/ipshared/e4de/src/RAM.vhd" \
  "../../../bd/DebUART/ipshared/e4de/src/RGBMux.vhd" \
  "../../../bd/DebUART/ipshared/e4de/src/SymbolROM.vhdl" \
  "../../../bd/DebUART/ipshared/e4de/src/VGATileMatrix.vhd" \
  "../../../bd/DebUART/ipshared/e4de/src/VGASync.vhd" \
  "../../../bd/DebUART/ipshared/e4de/src/TopLevelVGA.vhd" \
  "../../../bd/DebUART/ip/DebUART_VGA_for_block_0_0/sim/DebUART_VGA_for_block_0_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_xlslice_2_0/sim/DebUART_xlslice_2_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_xlslice_2_1/sim/DebUART_xlslice_2_1.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/DebUART/ip/DebUART_blk_mem_gen_0_1/sim/DebUART_blk_mem_gen_0_1.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/DebUART/ipshared/77c5/src/joinWords.vhd" \
  "../../../bd/DebUART/ip/DebUART_joinWords_0_0/sim/DebUART_joinWords_0_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/DebUART/ip/DebUART_blk_mem_gen_1_0/sim/DebUART_blk_mem_gen_1_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/DebUART/ip/DebUART_xlconstant_4_0/sim/DebUART_xlconstant_4_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_splitWords_0_0/src/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_splitWords_0_0/src/design_1_clock_divider_0_0/sim/design_1_clock_divider_0_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_splitWords_0_0/src/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_splitWords_0_0/src/design_1_BinToBCD16_0_0/sim/design_1_BinToBCD16_0_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_splitWords_0_0/src/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_splitWords_0_0/src/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_splitWords_0_0/src/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_splitWords_0_0/src/design_1_EightDisplayControl_0_0/sim/design_1_EightDisplayControl_0_0.vhd" \
  "../../../bd/DebUART/ip/DebUART_splitWords_0_0/src/design_1_xlconstant_4_0/sim/design_1_xlconstant_4_0.vhd" \
  "../../../bd/DebUART/ipshared/4bd3/src/splitWords.vhd" \
  "../../../bd/DebUART/ip/DebUART_splitWords_0_0/sim/DebUART_splitWords_0_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  glbl.v
-endlib

