# clk_set_rate æ•¸å€¼æµç¨‹åˆ†æ

## æ¦‚è¿°

`clk_set_rate` è¨­å®šçš„æ˜¯**ç›®æ¨™æ™‚é˜é »ç‡**ï¼ˆä»¥ Hz ç‚ºå–®ä½ï¼‰ï¼Œé€™å€‹å€¼æœƒç¶“éå¤šå±¤è½‰æ›æœ€çµ‚å¯«å…¥ç¡¬é«”æš«å­˜å™¨ã€‚

## ğŸ”„ å®Œæ•´æ•¸æ“šæµç¨‹

```
User Space Application
        â”‚
        â–¼ (é »ç‡å€¼ï¼Œä¾‹å¦‚ï¼š1500000000 Hz = 1.5GHz)
Linux Clock Framework (clk_set_rate)
        â”‚
        â–¼ (ç›¸åŒé »ç‡å€¼)
SCMI Clock Driver (scmi_clk_set_rate)
        â”‚
        â–¼ (SCMI è¨Šæ¯ï¼šé »ç‡å€¼åˆ†æˆé«˜ä½ 32 ä½å…ƒ)
SCMI Transport Layer (Mailbox/SMC)
        â”‚
        â–¼ (é€éå…±äº«è¨˜æ†¶é«”å‚³è¼¸)
SCP Firmware SCMI Handler
        â”‚
        â–¼ (è§£æé »ç‡å€¼)
SCP Clock Module (è¨ˆç®— PLL åƒæ•¸)
        â”‚
        â–¼ (PLL å€é »/åˆ†é »åƒæ•¸)
Hardware Register Write (å¯¦éš›ç¡¬é«”æ§åˆ¶)
```

## ğŸ“Š å…·é«”æ•¸å€¼ç¯„ä¾‹

### 1. Linux ç«¯å‘¼å«
```c
// ä½¿ç”¨è€…æƒ³è¦è¨­å®š CPU é »ç‡ç‚º 1.5GHz
unsigned long target_freq = 1500000000;  // 1,500,000,000 Hz
int ret = clk_set_rate(cpu_clk, target_freq);
```

### 2. SCMI è¨Šæ¯å°è£
```c
// drivers/firmware/arm_scmi/clock.c
static int scmi_clock_rate_set(const struct scmi_protocol_handle *ph,
                              u32 clk_id, u64 rate)
{
    struct scmi_clock_set_rate *cfg;
    
    cfg->flags = cpu_to_le32(0);
    cfg->id = cpu_to_le32(clk_id);                    // æ™‚é˜ ID = 0 (CPU0)
    cfg->value_low = cpu_to_le32(rate & 0xffffffff);  // ä½ 32 ä½å…ƒ = 0x59682F00
    cfg->value_high = cpu_to_le32(rate >> 32);        // é«˜ 32 ä½å…ƒ = 0x00000000
    
    // å¯¦éš›å‚³é€çš„ SCMI è¨Šæ¯ï¼š
    // Header: 0x00XX5014 (Protocol=0x14, Cmd=0x5)
    // Payload: [0x00000000][0x00000000][0x59682F00][0x00000000]
    //          [  flags  ][clock_id=0][rate_low ][rate_high]
}
```

### 3. SCP Firmware è§£æ
```c
// SCP firmware ç«¯
static int scmi_clock_rate_set_handler(fwk_id_t service_id, 
                                      const uint32_t *payload)
{
    const struct scmi_clock_rate_set_a2p *params = 
        (const struct scmi_clock_rate_set_a2p *)payload;
    
    uint32_t clock_id = le32_to_cpu(params->id);           // = 0
    uint64_t rate = ((uint64_t)le32_to_cpu(params->rate_high) << 32) | 
                    le32_to_cpu(params->rate_low);         // = 1500000000
    
    // å‘¼å«åº•å±¤æ™‚é˜æ¨¡çµ„
    return clock_api->set_rate(clock_element_id, rate, MOD_CLOCK_ROUND_MODE_NEAREST);
}
```### 4. 
PLL åƒæ•¸è¨ˆç®—
```c
// SCP firmware æ™‚é˜é©…å‹•
static int calculate_pll_params(uint64_t target_rate, uint32_t ref_rate,
                               uint32_t *multiplier, uint32_t *divider)
{
    // ç›®æ¨™ï¼š1,500,000,000 Hz
    // åƒè€ƒæ™‚é˜ï¼š24,000,000 Hz (24MHz æ™¶æŒ¯)
    
    // PLL å…¬å¼ï¼šOutput = (Reference Ã— Multiplier) / Divider
    // 1,500,000,000 = (24,000,000 Ã— M) / D
    
    // è¨ˆç®—çµæœï¼š
    // Multiplier = 125, Divider = 2
    // é©—è­‰ï¼š(24,000,000 Ã— 125) / 2 = 3,000,000,000 / 2 = 1,500,000,000 âœ“
    
    *multiplier = 125;
    *divider = 2;
    
    return FWK_SUCCESS;
}

static int set_pll_rate(struct clock_dev_ctx *ctx, uint64_t rate)
{
    uint32_t multiplier, divider;
    uint32_t reg_val;
    
    // 1. è¨ˆç®— PLL åƒæ•¸
    calculate_pll_params(rate, 24000000, &multiplier, &divider);
    
    // 2. åœç”¨ PLL
    ctx->reg->PLL_CTRL &= ~PLL_CTRL_ENABLE;
    
    // 3. è¨­å®šæ–°çš„ PLL åƒæ•¸åˆ°æš«å­˜å™¨
    reg_val = ctx->reg->PLL_CTRL;
    reg_val &= ~(PLL_CTRL_MULTIPLIER_MSK | PLL_CTRL_DIVIDER_MSK);
    
    // å°‡è¨ˆç®—å‡ºçš„åƒæ•¸å¯«å…¥æš«å­˜å™¨
    reg_val |= (multiplier << PLL_CTRL_MULTIPLIER_POS) & PLL_CTRL_MULTIPLIER_MSK;  // 125 << 8
    reg_val |= (divider << PLL_CTRL_DIVIDER_POS) & PLL_CTRL_DIVIDER_MSK;          // 2 << 20
    
    ctx->reg->PLL_CTRL = reg_val;  // å¯¦éš›å¯«å…¥ç¡¬é«”æš«å­˜å™¨ï¼
    
    // 4. å•Ÿç”¨ PLL
    ctx->reg->PLL_CTRL |= PLL_CTRL_ENABLE;
    
    // 5. ç­‰å¾… PLL é–å®š
    while (!(ctx->reg->PLL_STATUS & PLL_STATUS_LOCKED)) {
        // ç­‰å¾…ç¡¬é«” PLL ç©©å®š
    }
    
    return FWK_SUCCESS;
}
```

## ğŸ”§ ç¡¬é«”æš«å­˜å™¨å¯¦éš›æ•¸å€¼

### PLL æ§åˆ¶æš«å­˜å™¨ (PLL_CTRL) ç¯„ä¾‹
```
æš«å­˜å™¨åœ°å€ï¼š0x50000000 (å‡è¨­)
æš«å­˜å™¨ä½å…ƒé…ç½®ï¼š

Bits [31:29] - Reserved
Bits [28:20] - DIVIDER    (9 bits) = 2      = 0b000000010
Bits [19:8]  - MULTIPLIER (12 bits) = 125   = 0b001111101
Bits [7:2]   - Reserved  
Bit  [1]     - BYPASS    = 0 (ä¸æ—è·¯)
Bit  [0]     - ENABLE    = 1 (å•Ÿç”¨)

å¯¦éš›å¯«å…¥çš„ 32 ä½å…ƒå€¼ï¼š
0x00207D01 = 0b00000000001000000111110100000001
                    â”‚      â”‚        â”‚
                    â”‚      â”‚        â””â”€ ENABLE=1
                    â”‚      â””â”€ MULTIPLIER=125
                    â””â”€ DIVIDER=2
```

### æš«å­˜å™¨å¯«å…¥é †åº
```c
// å¯¦éš›çš„ç¡¬é«”æš«å­˜å™¨æ“ä½œ
void write_pll_registers(uint32_t base_addr, uint32_t multiplier, uint32_t divider)
{
    volatile uint32_t *pll_ctrl = (volatile uint32_t *)(base_addr + 0x00);
    volatile uint32_t *pll_status = (volatile uint32_t *)(base_addr + 0x04);
    
    // 1. åœç”¨ PLL
    *pll_ctrl &= ~0x1;  // æ¸…é™¤ ENABLE ä½å…ƒ
    
    // 2. è¨­å®šå€é »å’Œåˆ†é »åƒæ•¸
    uint32_t reg_val = *pll_ctrl;
    reg_val &= ~0x1FFFF00;  // æ¸…é™¤ MULTIPLIER å’Œ DIVIDER ä½å…ƒ
    reg_val |= (multiplier << 8) & 0xFFF00;    // è¨­å®š MULTIPLIER
    reg_val |= (divider << 20) & 0x1FF00000;   // è¨­å®š DIVIDER
    *pll_ctrl = reg_val;
    
    // 3. å•Ÿç”¨ PLL
    *pll_ctrl |= 0x1;  // è¨­å®š ENABLE ä½å…ƒ
    
    // 4. ç­‰å¾… PLL é–å®š
    while ((*pll_status & 0x1) == 0) {
        // ç­‰å¾… LOCKED ä½å…ƒè®Šç‚º 1
    }
}
```

## ğŸ“ˆ é »ç‡é©—è­‰

### å¯¦éš›è¼¸å‡ºé »ç‡è¨ˆç®—
```c
// é©—è­‰å¯¦éš›è¼¸å‡ºé »ç‡
uint64_t calculate_actual_frequency(uint32_t ref_freq, uint32_t multiplier, uint32_t divider)
{
    // PLL å…¬å¼ï¼šOutput = (Reference Ã— Multiplier) / Divider
    uint64_t output_freq = ((uint64_t)ref_freq * multiplier) / divider;
    
    // ç¯„ä¾‹è¨ˆç®—ï¼š
    // ref_freq = 24,000,000 Hz
    // multiplier = 125
    // divider = 2
    // output_freq = (24,000,000 Ã— 125) / 2 = 1,500,000,000 Hz
    
    return output_freq;
}

// è®€å–å¯¦éš›ç¡¬é«”é »ç‡
uint64_t read_actual_pll_frequency(uint32_t base_addr)
{
    volatile uint32_t *pll_ctrl = (volatile uint32_t *)(base_addr + 0x00);
    
    uint32_t reg_val = *pll_ctrl;
    uint32_t multiplier = (reg_val >> 8) & 0xFFF;    // æå– MULTIPLIER
    uint32_t divider = (reg_val >> 20) & 0x1FF;      // æå– DIVIDER
    
    return calculate_actual_frequency(24000000, multiplier, divider);
}
```## ğŸ” å¯¦éš›ç¯„
ä¾‹ï¼šå®Œæ•´è¿½è¹¤

### ä½¿ç”¨è€…æ“ä½œ
```bash
# ä½¿ç”¨è€…è¨­å®š CPU é »ç‡ç‚º 1.5GHz
echo 1500000 > /sys/devices/system/cpu/cpu0/cpufreq/scaling_setspeed
```

### 1. CPUFreq å­ç³»çµ±
```c
// drivers/cpufreq/cpufreq.c
static int cpufreq_set_policy(struct cpufreq_policy *policy, 
                             struct cpufreq_policy *new_policy)
{
    // è½‰æ› kHz åˆ° Hz
    unsigned long rate_hz = new_policy->max * 1000;  // 1500000 * 1000 = 1500000000
    
    return clk_set_rate(policy->clk, rate_hz);  // å‘¼å« Clock Framework
}
```

### 2. Clock Framework
```c
// drivers/clk/clk.c
int clk_set_rate(struct clk *clk, unsigned long rate)
{
    // rate = 1500000000 Hz
    return clk_core_set_rate_nolock(clk->core, rate);
}

static int clk_core_set_rate_nolock(struct clk_core *core, unsigned long rate)
{
    // å‘¼å« SCMI clock driver çš„ set_rate æ“ä½œ
    return core->ops->set_rate(core->hw, rate, core->parent->rate);
}
```

### 3. SCMI Clock Driver
```c
// æˆ‘å€‘çš„ scmi_clock_example.c
static int scmi_clk_set_rate(struct clk_hw *hw, unsigned long rate,
                            unsigned long parent_rate)
{
    struct scmi_clk_data *clk = to_scmi_clk(hw);
    
    // rate = 1500000000 Hz
    // é€é SCMI å”è­°å‚³é€çµ¦ SCP
    return clk->ops->rate_set(clk->ph, clk->id, (u64)rate);
}
```

### 4. SCMI å”è­°å±¤
```c
// drivers/firmware/arm_scmi/clock.c
static int scmi_clock_rate_set(const struct scmi_protocol_handle *ph,
                              u32 clk_id, u64 rate)
{
    struct scmi_clock_set_rate *cfg;
    
    // æº–å‚™ SCMI è¨Šæ¯
    cfg->flags = cpu_to_le32(0);
    cfg->id = cpu_to_le32(clk_id);                    // 0 (CPU0)
    cfg->value_low = cpu_to_le32(rate & 0xffffffff);  // 0x59682F00
    cfg->value_high = cpu_to_le32(rate >> 32);        // 0x00000000
    
    // é€é mailbox å‚³é€åˆ° SCP
    return ph->xops->do_xfer(ph, t);
}
```

### 5. SCP Firmware æ¥æ”¶
```c
// SCP firmware SCMI clock handler
static int scmi_clock_rate_set_handler(fwk_id_t service_id, 
                                      const uint32_t *payload)
{
    // è§£æ SCMI è¨Šæ¯
    uint32_t clock_id = le32_to_cpu(params->id);           // 0
    uint64_t rate = ((uint64_t)le32_to_cpu(params->rate_high) << 32) | 
                    le32_to_cpu(params->rate_low);         // 1500000000
    
    // å‘¼å«å¹³å°æ™‚é˜é©…å‹•
    return clock_api->set_rate(clock_element_id, rate, MOD_CLOCK_ROUND_MODE_NEAREST);
}
```

### 6. å¹³å°æ™‚é˜é©…å‹•
```c
// æˆ‘å€‘çš„ mod_myplatform_clock.c
static int myplatform_clock_set_rate(fwk_id_t clock_id, uint64_t rate, 
                                    enum mod_clock_round_mode round_mode)
{
    // rate = 1500000000 Hz
    
    // è¨ˆç®— PLL åƒæ•¸
    uint32_t multiplier = 125;  // å¾ calculate_pll_params å¾—åˆ°
    uint32_t divider = 2;       // å¾ calculate_pll_params å¾—åˆ°
    
    // å¯«å…¥ç¡¬é«”æš«å­˜å™¨
    return set_pll_registers(ctx->reg_base, multiplier, divider);
}
```

### 7. ç¡¬é«”æš«å­˜å™¨å¯«å…¥
```c
static int set_pll_registers(uint32_t base_addr, uint32_t multiplier, uint32_t divider)
{
    volatile uint32_t *pll_ctrl = (volatile uint32_t *)base_addr;
    
    // å¯¦éš›çš„ç¡¬é«”æ“ä½œ
    *pll_ctrl = 0x00000000;        // åœç”¨ PLL
    *pll_ctrl = 0x00207D00;        // è¨­å®šåƒæ•¸ (M=125, D=2, ENABLE=0)
    *pll_ctrl = 0x00207D01;        // å•Ÿç”¨ PLL (ENABLE=1)
    
    // ç­‰å¾… PLL ç©©å®š...
    
    return FWK_SUCCESS;
}
```

## ğŸ“Š æ•¸å€¼è½‰æ›ç¸½çµ

| éšæ®µ | æ•¸å€¼æ ¼å¼ | å¯¦éš›æ•¸å€¼ | èªªæ˜ |
|------|----------|----------|------|
| ä½¿ç”¨è€…è¼¸å…¥ | kHz | 1500000 | CPUFreq ä½¿ç”¨ kHz å–®ä½ |
| Linux Clock | Hz | 1500000000 | Clock Framework ä½¿ç”¨ Hz |
| SCMI è¨Šæ¯ | 64-bit split | Low:0x59682F00, High:0x00000000 | åˆ†æˆå…©å€‹ 32-bit å‚³è¼¸ |
| SCP è§£æ | Hz | 1500000000 | é‡çµ„ 64-bit é »ç‡å€¼ |
| PLL è¨ˆç®— | å€é »/åˆ†é » | M=125, D=2 | ç¡¬é«”åƒæ•¸ |
| æš«å­˜å™¨å€¼ | 32-bit hex | 0x00207D01 | å¯¦éš›å¯«å…¥ç¡¬é«”çš„å€¼ |

## âœ… é©—è­‰æ–¹æ³•

### 1. Linux ç«¯é©—è­‰
```bash
# æª¢æŸ¥è¨­å®šçš„é »ç‡
cat /sys/devices/system/cpu/cpu0/cpufreq/scaling_cur_freq
# è¼¸å‡ºï¼š1500000 (kHz)

# æª¢æŸ¥å¯¦éš›æ™‚é˜é »ç‡
cat /sys/kernel/debug/clk/scmi_clk_0/clk_rate  
# è¼¸å‡ºï¼š1500000000 (Hz)
```

### 2. SCP ç«¯é©—è­‰
```c
// åœ¨ SCP firmware ä¸­è®€å–æš«å­˜å™¨é©—è­‰
uint32_t reg_val = *pll_ctrl_reg;
uint32_t multiplier = (reg_val >> 8) & 0xFFF;    // æ‡‰è©²æ˜¯ 125
uint32_t divider = (reg_val >> 20) & 0x1FF;      // æ‡‰è©²æ˜¯ 2
uint64_t actual_freq = (24000000ULL * multiplier) / divider;  // æ‡‰è©²æ˜¯ 1500000000
```

### 3. ç¡¬é«”æ¸¬é‡
```bash
# ä½¿ç”¨ç¤ºæ³¢å™¨æˆ–é »ç‡è¨ˆæ¸¬é‡å¯¦éš›è¼¸å‡º
# æ‡‰è©²æ¸¬å¾—æ¥è¿‘ 1.5GHz çš„æ™‚é˜ä¿¡è™Ÿ
```

## ğŸ¯ é—œéµè¦é»

1. **æ•¸å€¼ä¿çœŸåº¦**ï¼šå¾ä½¿ç”¨è€…è¼¸å…¥åˆ°ç¡¬é«”æš«å­˜å™¨ï¼Œé »ç‡æ•¸å€¼ç¶“éå¤šæ¬¡è½‰æ›ä½†ä¿æŒä¸€è‡´æ€§
2. **å–®ä½è½‰æ›**ï¼šæ³¨æ„ kHz (CPUFreq) å’Œ Hz (Clock Framework) çš„è½‰æ›
3. **ç¡¬é«”æŠ½è±¡**ï¼šSCMI å”è­°éš±è—äº†åº•å±¤ PLL è¨ˆç®—çš„è¤‡é›œæ€§
4. **åƒæ•¸è¨ˆç®—**ï¼šæœ€çµ‚çš„æš«å­˜å™¨å€¼æ˜¯ç¶“é PLL å…¬å¼è¨ˆç®—å¾—å‡ºçš„ç¡¬é«”åƒæ•¸
5. **å¯¦éš›æ§åˆ¶**ï¼š`clk_set_rate` ç¢ºå¯¦æœƒå¯«å…¥ç¡¬é«”æš«å­˜å™¨ä¾†æ§åˆ¶å¯¦éš›çš„æ™‚é˜é »ç‡

æ‰€ä»¥å›ç­”ä½ çš„å•é¡Œï¼š**æ˜¯çš„ï¼Œ`clk_set_rate` è¨­å®šçš„é »ç‡å€¼æœ€çµ‚æœƒè½‰æ›æˆ PLL åƒæ•¸ä¸¦å¯«å…¥ç¡¬é«”æš«å­˜å™¨ï¼Œå¯¦éš›æ§åˆ¶ç¡¬é«”æ™‚é˜é »ç‡**ã€‚