# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDL-mean-filter.srcs/sources_1/ip/axi_uartlite_0/sim/axi_uartlite_0.vhd" \
"../../../../HDL-mean-filter.srcs/sources_1/new/uart_comm_unit.vhd" \
"../../../../HDL-mean-filter.srcs/sources_1/new/uart_lite_comm_unit.vhd" \
"../../../../HDL-mean-filter.srcs/sources_1/new/uart_test.vhd" \
"../../../../HDL-mean-filter.srcs/sim_1/new/uart_test_tb.vhd" \

# Do not sort compile order
nosort
