{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1433672461186 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VIP_PAL EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"VIP_PAL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1433672461217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1433672461264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1433672461264 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|wire_pll1_clk\[2\] 142.2 degrees 144.0 degrees " "Can't achieve requested value 142.2 degrees for clock output pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|wire_pll1_clk\[2\] of parameter phase shift -- achieved value of 144.0 degrees" {  } { { "db/pll_27m_altpll.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/db/pll_27m_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 1310 9695 10437 0 0 }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1433672461327 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|wire_pll1_clk\[0\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_27m_altpll.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/db/pll_27m_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 1308 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433672461327 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|wire_pll1_clk\[1\] 9 2 0 0 " "Implementing clock multiplication of 9, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_27m_altpll.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/db/pll_27m_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 1309 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433672461327 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|wire_pll1_clk\[2\] 9 2 144 3292 " "Implementing clock multiplication of 9, clock division of 2, and phase shift of 144 degrees (3292 ps) for pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_27m_altpll.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/db/pll_27m_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 1310 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433672461327 ""}  } { { "db/pll_27m_altpll.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/db/pll_27m_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 1308 9695 10437 0 0 }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1433672461327 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1433672461436 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433672461514 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433672461514 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433672461514 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1433672461514 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1433672461529 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1433672461529 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1433672461529 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1433672461529 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1433672461529 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1433672461561 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 72 " "No exact pin location assignment(s) for 6 pins of 72 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1433672461888 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7si1 " "Entity dcfifo_7si1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433672462325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433672462325 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433672462325 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_p0j1 " "Entity dcfifo_p0j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433672462325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433672462325 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433672462325 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1433672462325 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VIP_PAL.sdc " "Synopsys Design Constraints File file not found: 'VIP_PAL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1433672462325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1433672462341 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1433672462341 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1433672462356 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1433672462356 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1433672462356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bt656_clk_27m~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node bt656_clk_27m~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""}  } { { "src/action_vip.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/action_vip.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 3690 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433672462528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""}  } { { "db/pll_27m_altpll.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/db/pll_27m_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 1308 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433672462528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""}  } { { "db/pll_27m_altpll.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/db/pll_27m_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 1308 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433672462528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2) " "Automatically promoted node pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""}  } { { "db/pll_27m_altpll.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/db/pll_27m_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 1308 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433672462528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""}  } { { "src/action_vip.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/action_vip.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 3691 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433672462528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_process:TV_Box\|bt656_rx:bt656_rx_inst\|lcc2  " "Automatically promoted node video_process:TV_Box\|bt656_rx:bt656_rx_inst\|lcc2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|bt656_rx:bt656_rx_inst\|lcc2~0 " "Destination node video_process:TV_Box\|bt656_rx:bt656_rx_inst\|lcc2~0" {  } { { "src/bt656_rx.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/bt656_rx.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 2861 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433672462528 ""}  } { { "src/bt656_rx.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/bt656_rx.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 1282 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433672462528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:I2C_AV_Config_inst\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_AV_Config:I2C_AV_Config_inst\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:I2C_AV_Config_inst\|mI2C_CTRL_CLK~0 " "Destination node I2C_AV_Config:I2C_AV_Config_inst\|mI2C_CTRL_CLK~0" {  } { { "src/i2c_av_config.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/i2c_av_config.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 1823 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433672462528 ""}  } { { "src/i2c_av_config.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/i2c_av_config.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 231 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433672462528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node reset_n~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:I2C_AV_Config_inst\|I2C_Controller:u0\|SD\[19\]~1 " "Destination node I2C_AV_Config:I2C_AV_Config_inst\|I2C_Controller:u0\|SD\[19\]~1" {  } { { "src/i2c_controller.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/i2c_controller.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 2588 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|wr_sdram:wr_sdram_inst\|line_burst_cnt\[2\]~2 " "Destination node video_process:TV_Box\|wr_sdram:wr_sdram_inst\|line_burst_cnt\[2\]~2" {  } { { "src/wr_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/wr_sdram.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 2819 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433672462528 ""}  } { { "src/action_vip.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/action_vip.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 3689 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433672462528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_process:TV_Box\|rd_sdram:rd_sdram_inst\|vs_pos  " "Automatically promoted node video_process:TV_Box\|rd_sdram:rd_sdram_inst\|vs_pos " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_req " "Destination node video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_req" {  } { { "src/rd_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/rd_sdram.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 585 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|rd_sdram:rd_sdram_inst\|burst_cnt\[1\] " "Destination node video_process:TV_Box\|rd_sdram:rd_sdram_inst\|burst_cnt\[1\]" {  } { { "src/rd_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/rd_sdram.v" 190 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 531 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[0\] " "Destination node video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[0\]" {  } { { "src/rd_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/rd_sdram.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 573 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[1\] " "Destination node video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[1\]" {  } { { "src/rd_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/rd_sdram.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 572 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[2\] " "Destination node video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[2\]" {  } { { "src/rd_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/rd_sdram.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 571 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[3\] " "Destination node video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[3\]" {  } { { "src/rd_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/rd_sdram.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 570 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[4\] " "Destination node video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[4\]" {  } { { "src/rd_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/rd_sdram.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 569 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[5\] " "Destination node video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[5\]" {  } { { "src/rd_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/rd_sdram.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 568 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[6\] " "Destination node video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[6\]" {  } { { "src/rd_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/rd_sdram.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 567 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[7\] " "Destination node video_process:TV_Box\|rd_sdram:rd_sdram_inst\|rd_row_addr\[7\]" {  } { { "src/rd_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/rd_sdram.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 566 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1433672462528 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433672462528 ""}  } { { "src/rd_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/rd_sdram.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 583 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433672462528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_process:TV_Box\|bt656_vs_neg  " "Automatically promoted node video_process:TV_Box\|bt656_vs_neg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|wr_sdram:wr_sdram_inst\|wr_req " "Destination node video_process:TV_Box\|wr_sdram:wr_sdram_inst\|wr_req" {  } { { "src/wr_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/wr_sdram.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 928 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|wr_sdram:wr_sdram_inst\|state_cur.WR_REQ " "Destination node video_process:TV_Box\|wr_sdram:wr_sdram_inst\|state_cur.WR_REQ" {  } { { "src/wr_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/wr_sdram.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 933 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|wr_sdram:wr_sdram_inst\|state_cur.BURST " "Destination node video_process:TV_Box\|wr_sdram:wr_sdram_inst\|state_cur.BURST" {  } { { "src/wr_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/wr_sdram.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 934 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|wr_sdram:wr_sdram_inst\|line_burst_cnt\[1\] " "Destination node video_process:TV_Box\|wr_sdram:wr_sdram_inst\|line_burst_cnt\[1\]" {  } { { "src/wr_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/wr_sdram.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 921 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|wr_sdram:wr_sdram_inst\|burst_row_addr\[0\] " "Destination node video_process:TV_Box\|wr_sdram:wr_sdram_inst\|burst_row_addr\[0\]" {  } { { "src/wr_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/wr_sdram.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 919 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|wr_sdram:wr_sdram_inst\|burst_row_addr\[1\] " "Destination node video_process:TV_Box\|wr_sdram:wr_sdram_inst\|burst_row_addr\[1\]" {  } { { "src/wr_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/wr_sdram.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 918 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|wr_sdram:wr_sdram_inst\|burst_row_addr\[2\] " "Destination node video_process:TV_Box\|wr_sdram:wr_sdram_inst\|burst_row_addr\[2\]" {  } { { "src/wr_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/wr_sdram.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 917 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|wr_sdram:wr_sdram_inst\|burst_row_addr\[3\] " "Destination node video_process:TV_Box\|wr_sdram:wr_sdram_inst\|burst_row_addr\[3\]" {  } { { "src/wr_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/wr_sdram.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 916 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|wr_sdram:wr_sdram_inst\|burst_row_addr\[4\] " "Destination node video_process:TV_Box\|wr_sdram:wr_sdram_inst\|burst_row_addr\[4\]" {  } { { "src/wr_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/wr_sdram.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 915 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_process:TV_Box\|wr_sdram:wr_sdram_inst\|burst_row_addr\[5\] " "Destination node video_process:TV_Box\|wr_sdram:wr_sdram_inst\|burst_row_addr\[5\]" {  } { { "src/wr_sdram.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/wr_sdram.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 914 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433672462528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1433672462528 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433672462528 ""}  } { { "src/video_process.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/video_process.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 0 { 0 ""} 0 1304 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433672462528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1433672463089 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1433672463089 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1433672463105 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1433672463105 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1433672463105 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1433672463105 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1433672463230 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1433672463245 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1433672463245 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1433672463261 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1433672463261 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1433672463261 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 4 6 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433672463261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 6 2 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433672463261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 11 0 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433672463261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 12 2 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433672463261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 9 4 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433672463261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 1 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433672463261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 11 2 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433672463261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 4 8 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433672463261 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1433672463261 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1433672463261 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|pll1 clk\[0\] vga_clk~output " "PLL \"pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"vga_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_27m_altpll.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/db/pll_27m_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "core/pll_27m.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/core/pll_27m.v" 111 0 0 } } { "src/action_vip.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/action_vip.v" 46 0 0 } } { "src/action_vip.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/action_vip.v" 19 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1433672463323 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|pll1 clk\[2\] sdr_clk\[0\]~output " "PLL \"pll_27m:pll_xscale_inst\|altpll:altpll_component\|pll_27m_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"sdr_clk\[0\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_27m_altpll.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/db/pll_27m_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "core/pll_27m.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/core/pll_27m.v" 111 0 0 } } { "src/action_vip.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/action_vip.v" 46 0 0 } } { "src/action_vip.v" "" { Text "D:/altera/ext/VIP_PAL_NEW/src/action_vip.v" 17 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1433672463323 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433672463370 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1433672463370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1433672464322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433672464821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1433672464852 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1433672467738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433672467738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1433672468362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/altera/ext/VIP_PAL_NEW/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1433672470109 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1433672470109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433672471279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1433672471295 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1433672471295 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.86 " "Total time spent on timing analysis during the Fitter is 1.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1433672471342 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1433672471420 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1433672471779 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1433672471841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1433672472325 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433672473058 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/ext/VIP_PAL_NEW/VIP_PAL.fit.smsg " "Generated suppressed messages file D:/altera/ext/VIP_PAL_NEW/VIP_PAL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1433672473573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1086 " "Peak virtual memory: 1086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433672474245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 18:21:14 2015 " "Processing ended: Sun Jun 07 18:21:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433672474245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433672474245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433672474245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1433672474245 ""}
