MIG: 23:28:29 : Running customizer.xit
MIG: 23:28:29 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 23:28:29 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0
MIG: 23:28:29 : synp_flow:  -- synthesis_mode: Other
MIG: 23:28:29 : outputDirectory: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/_tmp/
MIG: 23:28:29 : vivado_mode: xpg_pa
MIG: 23:28:29 :  locked false  
MIG: 23:28:29 : HDL Language: Verilog
MIG: 23:28:29 : compInfo: true
MIG: 23:28:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:28:29 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 23:28:29 : I am in catch area
MIG: 23:28:29 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.out ... 
MIG: 23:31:39 : Prasad before: xmlPropertyPrj --  .prj
MIG: 23:31:39 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 23:31:39 : XML_INPUT_FILE: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/mig_a.prj
MIG: 23:31:39 : Component_Name: mig_7series_0
MIG: 23:31:39 : Moving mig_7series_0 ...
MIG: 23:31:39 : Moving mig_7series_0.veo ...
MIG: 23:31:39 : Moving mig_7series_0_xmdf.tcl ...
MIG: 23:31:39 : Sending back 0
MIG: 23:31:41 : xml_input_file: mig_a.prj
MIG: 23:31:41 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 23:31:41 : xml_input_file: mig_a.prj
MIG: 23:31:41 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 23:31:41 : In updateAllModelParams
MIG: 23:31:41 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 23:31:41 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:31:41 : XGUI hdlLanguage: Verilog
MIG: 23:31:41 : xgui vivado_mode: xpg_pa
MIG: 23:31:41 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:31:41 : Reading F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 23:31:42 : 1
MIG: 23:31:42 : Inside fn mem: DDR3
MIG: 23:31:42 : detect_uiclk: 100000000
MIG: 23:31:42 : cntrl:  memtype: DDR3
MIG: 23:31:42 : 800
MIG: 23:31:42 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:31:42 : 
MIG: 23:31:42 : 
MIG: 23:31:42 : 100000000
MIG: 23:31:42 : 
MIG: 23:31:42 :  polarity_value: 1
MIG: 23:31:42 : 
MIG: 23:31:42 : 
MIG: 23:31:42 : cntrl:  memtype: DDR3
MIG: 23:31:42 : 
MIG: 23:31:42 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:31:42 : 
MIG: 23:31:42 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:31:42 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:31:42 : 
MIG: 23:31:42 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:31:42 : 
MIG: 23:31:42 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:31:42 : 
MIG: 23:31:42 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:31:42 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:31:42 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:31:42 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:31:42 : 2
MIG: 23:31:42 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:31:42 : 16
MIG: 23:31:42 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:31:42 : 2
MIG: 23:31:42 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:31:42 : 
MIG: 23:31:42 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:31:42 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:31:42 : 
MIG: 23:31:42 :  Valid Param: ECC ==> OFF
MIG: 23:31:42 : 16
MIG: 23:31:42 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:31:42 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:31:42 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:31:42 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:31:42 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:31:42 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:31:42 : 
MIG: 23:31:42 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:31:42 : 
MIG: 23:31:42 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 23:31:42 : 28
MIG: 23:31:42 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 23:31:42 : 
MIG: 23:31:42 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 23:31:42 : 
MIG: 23:31:42 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:31:42 : 
MIG: 23:31:42 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:31:42 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:31:42 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 23:31:42 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 23:31:42 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 23:31:42 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:31:42 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:31:42 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:31:42 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:31:42 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:31:42 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:31:42 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:31:42 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:31:42 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 23:31:42 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:31:42 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:31:42 : 
MIG: 23:31:42 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:31:42 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:31:42 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:31:42 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 23:31:42 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 23:31:42 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:31:42 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:31:42 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:31:42 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:31:42 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:31:42 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:31:42 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:31:42 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:31:42 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:31:42 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 23:31:42 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 23:31:42 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 23:31:42 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 23:31:42 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:31:42 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 23:31:42 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 23:31:42 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:31:42 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:31:42 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:31:42 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:31:42 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:31:42 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:31:42 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1100
MIG: 23:31:42 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 23:31:42 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:31:42 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:31:42 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:31:42 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:31:42 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h129_977_42C_477
MIG: 23:31:42 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 23:31:42 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_102_121_133_130_113_138_101_10A_104_122_112_128_11A_126
MIG: 23:31:42 :  Invalid Param: DDR3_BANK_MAP ==> 36'h105_106_125
MIG: 23:31:42 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 23:31:42 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:31:42 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_115
MIG: 23:31:42 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_100
MIG: 23:31:42 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_135
MIG: 23:31:42 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:31:42 :  Invalid Param: DDR3_RAS_MAP ==> 12'h12B
MIG: 23:31:42 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 23:31:42 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 23:31:42 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h036_031_039_038_033_035_037_034
MIG: 23:31:42 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h029_023_025_022_026_021_024_028
MIG: 23:31:42 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_027_032
MIG: 23:31:42 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:31:42 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:31:42 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:31:42 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:31:42 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:31:42 :  Invalid Param: DDR3_BANK_TYPE ==> "HPL_IO"
MIG: 23:31:42 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 23:31:42 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:31:42 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:31:42 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:31:42 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:31:42 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:31:42 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:31:42 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:31:42 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:31:42 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:31:42 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:31:42 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:31:42 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:31:42 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 23:31:42 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 23:31:42 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 23:31:42 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:31:42 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:31:42 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 23:31:42 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:31:42 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:31:42 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:31:42 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:31:42 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:31:42 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:31:42 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:31:42 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:31:42 : 4
MIG: 23:31:42 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:31:42 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:31:42 : 
MIG: 23:31:42 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:31:42 : 
MIG: 23:31:42 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:31:42 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "L"
MIG: 23:31:42 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:31:42 : NOBUF
MIG: 23:31:42 : NOBUF
MIG: 23:31:42 : 
MIG: 23:31:42 : Same Interface
MIG: 23:31:46 : Running synthesis.xit
MIG: 23:31:46 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 23:31:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:31:46 : Running vlog_synth_rpr.xit
MIG: 23:31:47 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 23:31:47 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:31:47 : Running simulation.xit
MIG: 23:31:47 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 23:31:47 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:31:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:31:47 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 23:31:47 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:31:48 : Running implementation.xit
MIG: 23:31:48 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 23:31:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:08:27 : Running example_syn.xit
MIG: 00:08:27 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:08:27 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:08:28 : Running example_sim.xit
MIG: 00:08:28 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:08:28 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:08:28 : MEM_TECH: DDR3_SDRAM
MIG: 00:08:28 : axi -- NATIVE
MIG: 00:08:28 : data_depth -- 1024
MIG: 20:33:05 : Running customizer.xit
MIG: 20:33:05 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 20:33:05 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0
MIG: 20:33:05 : synp_flow:  -- synthesis_mode: Other
MIG: 20:33:05 : outputDirectory: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/_tmp/
MIG: 20:33:05 : vivado_mode: xpg_pa
MIG: 20:33:05 :  locked false  
MIG: 20:33:05 : HDL Language: Verilog
MIG: 20:33:05 : compInfo: false
MIG: 20:33:05 : Vivado Options xc7k325tl ffg676 -2l
MIG: 20:33:05 : 1: xc7k325tl 2: ffg676 3: -2l
MIG: 20:33:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:33:05 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:33:05 : I am in catch area
MIG: 20:33:05 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.out ... 
MIG: 20:34:44 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 20:34:44 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 20:34:44 : XML_INPUT_FILE: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/mig_b.prj
MIG: 20:34:44 : Component_Name: mig_7series_0
MIG: 20:34:44 : Moving mig_7series_0 ...
MIG: 20:34:44 : Moving mig_7series_0.veo ...
MIG: 20:34:44 : Moving mig_7series_0_xmdf.tcl ...
MIG: 20:34:44 : Sending back 0
MIG: 20:34:44 : xml_input_file: mig_b.prj
MIG: 20:34:44 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 20:34:44 : xml_input_file: mig_b.prj
MIG: 20:34:44 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 20:34:44 : In updateAllModelParams
MIG: 20:34:44 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:34:44 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:34:44 : XGUI hdlLanguage: Verilog
MIG: 20:34:44 : xgui vivado_mode: xpg_pa
MIG: 20:34:44 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:34:44 : Reading F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 20:34:45 : 
MIG: 20:34:45 : Inside fn mem: DDR3
MIG: 20:34:45 : detect_uiclk: 100000000
MIG: 20:34:45 : cntrl:  memtype: DDR3
MIG: 20:34:45 : 
MIG: 20:34:45 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:34:45 : 
MIG: 20:34:45 : 
MIG: 20:34:45 : 
MIG: 20:34:45 : 
MIG: 20:34:45 :  polarity_value: 1
MIG: 20:34:45 : 
MIG: 20:34:45 : 
MIG: 20:34:45 : cntrl:  memtype: DDR3
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:34:45 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:34:45 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:34:45 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:34:45 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:34:45 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: ECC ==> OFF
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:34:45 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:34:45 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:34:45 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:34:45 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:34:45 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:34:45 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:34:45 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 20:34:45 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 20:34:45 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 20:34:45 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:34:45 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:34:45 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:34:45 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:34:45 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:34:45 :  Invalid Param: DDR3_CL ==> 6
MIG: 20:34:45 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:34:45 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:34:45 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 20:34:45 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:34:45 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:34:45 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:34:45 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:34:45 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 20:34:45 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 20:34:45 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:34:45 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:34:45 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 20:34:45 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:34:45 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:34:45 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:34:45 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:34:45 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:34:45 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:34:45 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 20:34:45 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 20:34:45 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 20:34:45 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 20:34:45 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:34:45 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 20:34:45 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 20:34:45 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 20:34:45 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:34:45 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:34:45 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:34:45 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:34:45 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:34:45 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1100
MIG: 20:34:45 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 20:34:45 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:34:45 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:34:45 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 20:34:45 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:34:45 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h12D_9F1_C2B_C0E
MIG: 20:34:45 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 20:34:45 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_126_138_111_11B_10A_125_133_115_10B_132_102_101_128_124
MIG: 20:34:45 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12B_11A_120
MIG: 20:34:45 :  Invalid Param: DDR3_CAS_MAP ==> 12'h130
MIG: 20:34:45 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:34:45 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 20:34:45 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 20:34:45 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_135
MIG: 20:34:45 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:34:45 :  Invalid Param: DDR3_RAS_MAP ==> 12'h103
MIG: 20:34:45 :  Invalid Param: DDR3_WE_MAP ==> 12'h113
MIG: 20:34:45 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 20:34:45 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_037_033_035_034_036_032_038
MIG: 20:34:45 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h028_021_025_022_026_027_024_023
MIG: 20:34:45 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 20:34:45 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:34:45 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:34:45 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:34:45 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:34:45 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:34:45 :  Invalid Param: DDR3_BANK_TYPE ==> "HPL_IO"
MIG: 20:34:45 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 20:34:45 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:34:45 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:34:45 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:34:45 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:34:45 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:34:45 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:34:45 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:34:45 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:34:45 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:34:45 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:34:45 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:34:45 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:34:45 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 20:34:45 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 20:34:45 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:34:45 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 20:34:45 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:34:45 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 20:34:45 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:34:45 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:34:45 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:34:45 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:34:45 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:34:45 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:34:45 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:34:45 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:34:45 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:34:45 : 
MIG: 20:34:45 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:34:45 : 
MIG: 20:34:45 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:34:45 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "L"
MIG: 20:34:45 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 20:34:45 : 
MIG: 20:34:45 : 
MIG: 20:34:45 : 
MIG: 20:34:45 : Same Interface
MIG: 20:34:50 : Running synthesis.xit
MIG: 20:34:50 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:34:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:34:50 : Running vlog_synth_rpr.xit
MIG: 20:34:50 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:34:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:34:50 : Running simulation.xit
MIG: 20:34:50 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:34:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:34:51 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:34:51 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:34:51 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:34:51 : Running implementation.xit
MIG: 20:34:51 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:34:51 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:27:08 : Running customizer.xit
MIG: 00:27:09 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 00:27:09 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0
MIG: 00:27:09 : synp_flow:  -- synthesis_mode: Other
MIG: 00:27:09 : outputDirectory: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/_tmp/
MIG: 00:27:09 : vivado_mode: xpg_pa
MIG: 00:27:09 :  locked false  
MIG: 00:27:09 : HDL Language: Verilog
MIG: 00:27:09 : compInfo: false
MIG: 00:27:09 : Vivado Options xc7k325tl ffg676 -2l
MIG: 00:27:09 : 1: xc7k325tl 2: ffg676 3: -2l
MIG: 00:27:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:27:09 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 00:27:09 : I am in catch area
MIG: 00:27:09 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.out ... 
MIG: 00:30:04 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 00:30:04 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 00:30:04 : XML_INPUT_FILE: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/mig_a.prj
MIG: 00:30:04 : Component_Name: mig_7series_0
MIG: 00:30:04 : Moving mig_7series_0 ...
MIG: 00:30:04 : Moving mig_7series_0.veo ...
MIG: 00:30:04 : Moving mig_7series_0_xmdf.tcl ...
MIG: 00:30:04 : Sending back 0
MIG: 00:30:04 : xml_input_file: mig_a.prj
MIG: 00:30:04 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 00:30:04 : xml_input_file: mig_a.prj
MIG: 00:30:04 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 00:30:04 : In updateAllModelParams
MIG: 00:30:04 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:30:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:30:04 : XGUI hdlLanguage: Verilog
MIG: 00:30:04 : xgui vivado_mode: xpg_pa
MIG: 00:30:04 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:30:04 : Reading F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 00:30:05 : 
MIG: 00:30:05 : Inside fn mem: DDR3
MIG: 00:30:05 : detect_uiclk: 100000000
MIG: 00:30:05 : cntrl:  memtype: DDR3
MIG: 00:30:05 : 
MIG: 00:30:05 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 00:30:05 : 
MIG: 00:30:05 : 
MIG: 00:30:05 : 
MIG: 00:30:05 : 
MIG: 00:30:05 :  polarity_value: 1
MIG: 00:30:05 : 
MIG: 00:30:05 : 
MIG: 00:30:05 : cntrl:  memtype: DDR3
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 00:30:05 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 00:30:05 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 00:30:05 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 00:30:05 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 00:30:05 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: ECC ==> OFF
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 00:30:05 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:30:05 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:30:05 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:30:05 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 00:30:05 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 00:30:05 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 00:30:05 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 00:30:05 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 00:30:05 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 00:30:05 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 00:30:05 :  Invalid Param: DDR3_AL ==> "0"
MIG: 00:30:05 :  Invalid Param: DDR3_nAL ==> 0
MIG: 00:30:05 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 00:30:05 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 00:30:05 :  Invalid Param: DDR3_CL ==> 6
MIG: 00:30:05 :  Invalid Param: DDR3_CWL ==> 5
MIG: 00:30:05 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 00:30:05 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 00:30:05 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 00:30:05 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 00:30:05 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 00:30:05 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 00:30:05 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 00:30:05 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 00:30:05 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 00:30:05 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 00:30:05 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 00:30:05 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 00:30:05 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 00:30:05 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 00:30:05 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 00:30:05 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 00:30:05 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:30:05 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 00:30:05 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 00:30:05 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 00:30:05 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 00:30:05 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 00:30:05 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 00:30:05 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 00:30:05 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 00:30:05 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 00:30:05 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 00:30:05 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 00:30:05 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:30:05 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 00:30:05 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1100
MIG: 00:30:05 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 00:30:05 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:30:05 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:30:05 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 00:30:05 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 00:30:05 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h12D_9F1_C2B_C0E
MIG: 00:30:05 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 00:30:05 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_126_138_111_11B_10A_125_133_115_10B_132_102_101_128_124
MIG: 00:30:05 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12B_11A_120
MIG: 00:30:05 :  Invalid Param: DDR3_CAS_MAP ==> 12'h130
MIG: 00:30:05 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:30:05 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 00:30:05 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 00:30:05 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_135
MIG: 00:30:05 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 00:30:05 :  Invalid Param: DDR3_RAS_MAP ==> 12'h103
MIG: 00:30:05 :  Invalid Param: DDR3_WE_MAP ==> 12'h113
MIG: 00:30:05 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 00:30:05 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_037_033_035_034_036_032_038
MIG: 00:30:05 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h028_021_025_022_026_027_024_023
MIG: 00:30:05 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 00:30:05 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:30:05 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:30:05 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:30:05 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:30:05 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:30:05 :  Invalid Param: DDR3_BANK_TYPE ==> "HPL_IO"
MIG: 00:30:05 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 00:30:05 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 00:30:05 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 00:30:05 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 00:30:05 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 00:30:05 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:30:05 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 00:30:05 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 00:30:05 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 00:30:05 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 00:30:05 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 00:30:05 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 00:30:05 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 00:30:05 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 00:30:05 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 00:30:05 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 00:30:05 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 00:30:05 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 00:30:05 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 00:30:05 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:30:05 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 00:30:05 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 00:30:05 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 00:30:05 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 00:30:05 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 00:30:05 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:30:05 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 00:30:05 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 00:30:05 : 
MIG: 00:30:05 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 00:30:05 : 
MIG: 00:30:05 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 00:30:05 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "L"
MIG: 00:30:05 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 00:30:05 : 
MIG: 00:30:05 : 
MIG: 00:30:05 : 
MIG: 00:30:05 : Same Interface
MIG: 00:30:14 : Running synthesis.xit
MIG: 00:30:14 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:30:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:30:15 : Running vlog_synth_rpr.xit
MIG: 00:30:15 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:30:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:30:15 : Running simulation.xit
MIG: 00:30:15 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:30:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:30:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:30:15 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:30:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:30:16 : Running implementation.xit
MIG: 00:30:16 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:30:16 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:53:54 : Running customizer.xit
MIG: 00:53:54 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 00:53:54 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0
MIG: 00:53:54 : synp_flow:  -- synthesis_mode: Other
MIG: 00:53:54 : outputDirectory: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/_tmp/
MIG: 00:53:54 : vivado_mode: xpg_pa
MIG: 00:53:54 :  locked false  
MIG: 00:53:54 : HDL Language: Verilog
MIG: 00:53:54 : compInfo: false
MIG: 00:53:54 : Vivado Options xc7k325tl ffg676 -2l
MIG: 00:53:54 : 1: xc7k325tl 2: ffg676 3: -2l
MIG: 00:53:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:53:54 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 00:53:54 : I am in catch area
MIG: 00:53:54 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.out ... 
MIG: 00:55:32 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 00:55:32 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 00:55:32 : XML_INPUT_FILE: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/mig_b.prj
MIG: 00:55:32 : Component_Name: mig_7series_0
MIG: 00:55:32 : Moving mig_7series_0 ...
MIG: 00:55:32 : Moving mig_7series_0.veo ...
MIG: 00:55:32 : Moving mig_7series_0_xmdf.tcl ...
MIG: 00:55:32 : Sending back 0
MIG: 00:55:33 : xml_input_file: mig_b.prj
MIG: 00:55:33 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 00:55:33 : xml_input_file: mig_b.prj
MIG: 00:55:33 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 00:55:33 : In updateAllModelParams
MIG: 00:55:33 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:55:33 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:55:33 : XGUI hdlLanguage: Verilog
MIG: 00:55:33 : xgui vivado_mode: xpg_pa
MIG: 00:55:33 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:55:33 : Reading F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 00:55:33 : 
MIG: 00:55:33 : Inside fn mem: DDR3
MIG: 00:55:33 : detect_uiclk: 100000000
MIG: 00:55:33 : cntrl:  memtype: DDR3
MIG: 00:55:33 : 
MIG: 00:55:33 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 00:55:33 : 
MIG: 00:55:33 : 
MIG: 00:55:33 : 
MIG: 00:55:33 : 
MIG: 00:55:33 :  polarity_value: 1
MIG: 00:55:33 : 
MIG: 00:55:33 : 
MIG: 00:55:33 : cntrl:  memtype: DDR3
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 00:55:33 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 00:55:33 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 00:55:33 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 00:55:33 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 00:55:33 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: ECC ==> OFF
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 00:55:33 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:55:33 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:55:33 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:55:33 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 00:55:33 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 00:55:33 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 00:55:33 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 00:55:33 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 00:55:33 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 00:55:33 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 00:55:33 :  Invalid Param: DDR3_AL ==> "0"
MIG: 00:55:33 :  Invalid Param: DDR3_nAL ==> 0
MIG: 00:55:33 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 00:55:33 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 00:55:33 :  Invalid Param: DDR3_CL ==> 6
MIG: 00:55:33 :  Invalid Param: DDR3_CWL ==> 5
MIG: 00:55:33 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 00:55:33 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 00:55:33 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 00:55:33 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 00:55:33 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 00:55:33 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 00:55:33 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 00:55:33 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 00:55:33 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 00:55:33 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 00:55:33 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 00:55:33 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 00:55:33 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 00:55:33 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 00:55:33 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 00:55:33 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 00:55:33 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:55:33 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 00:55:33 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 00:55:33 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 00:55:33 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 00:55:33 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 00:55:33 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 00:55:33 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 00:55:33 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 00:55:33 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 00:55:33 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 00:55:33 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 00:55:33 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:55:33 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 00:55:33 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1100
MIG: 00:55:33 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 00:55:33 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:55:33 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:55:33 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 00:55:33 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 00:55:33 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h12D_9F1_C2B_C0E
MIG: 00:55:33 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 00:55:33 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_126_138_111_11B_10A_125_133_115_10B_132_102_101_128_124
MIG: 00:55:33 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12B_11A_120
MIG: 00:55:33 :  Invalid Param: DDR3_CAS_MAP ==> 12'h130
MIG: 00:55:33 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:55:33 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 00:55:33 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 00:55:33 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_135
MIG: 00:55:33 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 00:55:33 :  Invalid Param: DDR3_RAS_MAP ==> 12'h103
MIG: 00:55:33 :  Invalid Param: DDR3_WE_MAP ==> 12'h113
MIG: 00:55:33 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 00:55:33 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_037_033_035_034_036_032_038
MIG: 00:55:33 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h028_021_025_022_026_027_024_023
MIG: 00:55:33 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 00:55:33 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:55:33 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:55:33 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:55:33 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:55:33 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:55:33 :  Invalid Param: DDR3_BANK_TYPE ==> "HPL_IO"
MIG: 00:55:33 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 00:55:33 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 00:55:33 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 00:55:33 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 00:55:33 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 00:55:33 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:55:33 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 00:55:33 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 00:55:33 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 00:55:33 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 00:55:33 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 00:55:33 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 00:55:33 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 00:55:33 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 00:55:33 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 00:55:33 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 00:55:33 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 00:55:33 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 00:55:33 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 00:55:33 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:55:33 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 00:55:33 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 00:55:33 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 00:55:33 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 00:55:33 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 00:55:33 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:55:33 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 00:55:33 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 00:55:33 : 
MIG: 00:55:33 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 00:55:33 : 
MIG: 00:55:33 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 00:55:33 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "L"
MIG: 00:55:33 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 00:55:33 : 
MIG: 00:55:33 : 
MIG: 00:55:33 : 
MIG: 00:55:33 : Same Interface
MIG: 00:55:48 : ################# RUNNING MIG BATCH ###################
MIG: 00:55:48 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0
MIG: 00:55:48 : synp_flow:  -- synthesis_mode: Other
MIG: 00:55:48 : outputDirectory: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 00:55:48 : vivado_mode: xpg_pa
MIG: 00:55:48 :  locked false  
MIG: 00:55:48 : HDL Language: Verilog
MIG: 00:55:48 : compInfo: false
MIG: 00:55:48 : Vivado Options xc7k325tl ffg676 -2l
MIG: 00:55:48 : 1: xc7k325tl 2: ffg676 3: -2l
MIG: 00:55:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:55:48 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 00:55:48 : I am in catch area
MIG: 00:55:48 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 00:55:56 : XML_INPUT_FILE: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 00:55:56 : Component_Name: mig_7series_0
MIG: 00:55:56 : Moving mig_7series_0 ...
MIG: 00:55:56 : Moving mig_7series_0.veo ...
MIG: 00:55:56 : Moving mig_7series_0_xmdf.tcl ...
MIG: 00:55:56 : Running synthesis.xit
MIG: 00:55:56 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:55:56 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:55:57 : Running vlog_synth_rpr.xit
MIG: 00:55:57 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:55:57 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:55:57 : Running simulation.xit
MIG: 00:55:57 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:55:57 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:55:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:55:57 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:55:57 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:55:58 : Running implementation.xit
MIG: 00:55:58 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:55:58 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 01:13:45 : Running customizer.xit
MIG: 01:13:45 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 01:13:45 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0
MIG: 01:13:45 : synp_flow:  -- synthesis_mode: Other
MIG: 01:13:45 : outputDirectory: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/_tmp/
MIG: 01:13:45 : vivado_mode: xpg_pa
MIG: 01:13:45 :  locked false  
MIG: 01:13:45 : HDL Language: Verilog
MIG: 01:13:45 : compInfo: false
MIG: 01:13:45 : Vivado Options xc7k325tl ffg676 -2l
MIG: 01:13:45 : 1: xc7k325tl 2: ffg676 3: -2l
MIG: 01:13:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:13:45 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:13:45 : I am in catch area
MIG: 01:13:45 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.out ... 
MIG: 01:14:38 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 01:14:38 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 01:14:38 : XML_INPUT_FILE: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21676-DESKTOP-EDCLT94/coregen/mig_7series_0/mig_a.prj
MIG: 01:14:38 : Component_Name: mig_7series_0
MIG: 01:14:38 : Moving mig_7series_0 ...
MIG: 01:14:38 : Moving mig_7series_0.veo ...
MIG: 01:14:38 : Moving mig_7series_0_xmdf.tcl ...
MIG: 01:14:38 : Sending back 0
MIG: 01:14:39 : xml_input_file: mig_a.prj
MIG: 01:14:39 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 01:14:39 : xml_input_file: mig_a.prj
MIG: 01:14:39 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 01:14:39 : In updateAllModelParams
MIG: 01:14:39 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:14:39 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 01:14:39 : XGUI hdlLanguage: Verilog
MIG: 01:14:39 : xgui vivado_mode: xpg_pa
MIG: 01:14:39 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 01:14:39 : Reading F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 01:14:39 : 
MIG: 01:14:39 : Inside fn mem: DDR3
MIG: 01:14:39 : detect_uiclk: 100000000
MIG: 01:14:39 : cntrl:  memtype: DDR3
MIG: 01:14:39 : 
MIG: 01:14:39 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 01:14:39 : 
MIG: 01:14:39 : 
MIG: 01:14:39 : 
MIG: 01:14:39 : 
MIG: 01:14:39 :  polarity_value: 1
MIG: 01:14:39 : 
MIG: 01:14:39 : 
MIG: 01:14:39 : cntrl:  memtype: DDR3
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 01:14:39 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 01:14:39 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 01:14:39 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 01:14:39 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 01:14:39 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: ECC ==> OFF
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 01:14:39 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 01:14:39 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 01:14:39 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 01:14:39 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 01:14:39 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 01:14:39 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 01:14:39 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 01:14:39 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 01:14:39 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 01:14:39 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 01:14:39 :  Invalid Param: DDR3_AL ==> "0"
MIG: 01:14:39 :  Invalid Param: DDR3_nAL ==> 0
MIG: 01:14:39 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 01:14:39 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 01:14:39 :  Invalid Param: DDR3_CL ==> 6
MIG: 01:14:39 :  Invalid Param: DDR3_CWL ==> 5
MIG: 01:14:39 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 01:14:39 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 01:14:39 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 01:14:39 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 01:14:39 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 01:14:39 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 01:14:39 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 01:14:39 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 01:14:39 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 01:14:39 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 01:14:39 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 01:14:39 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 01:14:39 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 01:14:39 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 01:14:39 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 01:14:39 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 01:14:39 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 01:14:39 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 01:14:39 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 01:14:39 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 01:14:39 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 01:14:39 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 01:14:39 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 01:14:39 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 01:14:39 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 01:14:39 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 01:14:39 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 01:14:39 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 01:14:39 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 01:14:39 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 01:14:39 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1100
MIG: 01:14:39 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 01:14:39 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 01:14:39 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 01:14:39 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 01:14:39 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 01:14:39 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h12D_9F1_C2B_C0E
MIG: 01:14:39 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 01:14:39 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_126_138_111_11B_10A_125_133_115_10B_132_102_101_128_124
MIG: 01:14:39 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12B_11A_120
MIG: 01:14:39 :  Invalid Param: DDR3_CAS_MAP ==> 12'h130
MIG: 01:14:39 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 01:14:39 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 01:14:39 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 01:14:39 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_135
MIG: 01:14:39 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 01:14:39 :  Invalid Param: DDR3_RAS_MAP ==> 12'h103
MIG: 01:14:39 :  Invalid Param: DDR3_WE_MAP ==> 12'h113
MIG: 01:14:39 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 01:14:39 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_037_033_035_034_036_032_038
MIG: 01:14:39 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h028_021_025_022_026_027_024_023
MIG: 01:14:39 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 01:14:39 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 01:14:39 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 01:14:39 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 01:14:39 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 01:14:39 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 01:14:39 :  Invalid Param: DDR3_BANK_TYPE ==> "HPL_IO"
MIG: 01:14:39 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 01:14:39 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 01:14:39 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 01:14:39 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 01:14:39 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 01:14:39 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 01:14:39 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 01:14:39 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 01:14:39 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 01:14:39 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 01:14:39 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 01:14:39 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 01:14:39 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 01:14:39 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 01:14:39 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 01:14:39 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 01:14:39 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 01:14:39 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 01:14:39 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 01:14:39 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 01:14:39 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 01:14:39 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 01:14:39 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 01:14:39 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 01:14:39 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 01:14:39 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 01:14:39 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 01:14:39 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 01:14:39 : 
MIG: 01:14:39 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 01:14:39 : 
MIG: 01:14:39 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 01:14:39 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "L"
MIG: 01:14:39 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 01:14:39 : 
MIG: 01:14:39 : 
MIG: 01:14:39 : 
MIG: 01:14:39 : Same Interface
MIG: 01:14:50 : ################# RUNNING MIG BATCH ###################
MIG: 01:14:50 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0
MIG: 01:14:50 : synp_flow:  -- synthesis_mode: Other
MIG: 01:14:50 : outputDirectory: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 01:14:50 : vivado_mode: xpg_pa
MIG: 01:14:50 :  locked false  
MIG: 01:14:50 : HDL Language: Verilog
MIG: 01:14:50 : compInfo: false
MIG: 01:14:50 : Vivado Options xc7k325tl ffg676 -2l
MIG: 01:14:50 : 1: xc7k325tl 2: ffg676 3: -2l
MIG: 01:14:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:14:50 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:14:50 : I am in catch area
MIG: 01:14:50 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 01:14:59 : XML_INPUT_FILE: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 01:14:59 : Component_Name: mig_7series_0
MIG: 01:14:59 : Moving mig_7series_0 ...
MIG: 01:14:59 : Moving mig_7series_0.veo ...
MIG: 01:14:59 : Moving mig_7series_0_xmdf.tcl ...
MIG: 01:14:59 : Running synthesis.xit
MIG: 01:14:59 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:14:59 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 01:14:59 : Running vlog_synth_rpr.xit
MIG: 01:14:59 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:14:59 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 01:15:00 : Running simulation.xit
MIG: 01:15:00 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:15:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 01:15:00 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:15:00 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:15:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 01:15:00 : Running implementation.xit
MIG: 01:15:00 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:15:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:48:35 : xml_input_file: mig_a.prj
MIG: 21:48:35 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:48:35 : xml_input_file: mig_a.prj
MIG: 21:48:35 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:48:38 : Running customizer.xit
MIG: 21:48:39 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 21:48:39 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37620-DESKTOP-EDCLT94/coregen/mig_7series_0
MIG: 21:48:39 : synp_flow:  -- synthesis_mode: Other
MIG: 21:48:39 : outputDirectory: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37620-DESKTOP-EDCLT94/coregen/mig_7series_0/_tmp/
MIG: 21:48:39 : vivado_mode: xpg_pa
MIG: 21:48:39 :  locked false  
MIG: 21:48:39 : HDL Language: Verilog
MIG: 21:48:39 : compInfo: false
MIG: 21:48:39 : Vivado Options xc7k325tl ffg676 -2l
MIG: 21:48:39 : 1: xc7k325tl 2: ffg676 3: -2l
MIG: 21:48:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:48:39 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:48:39 : I am in catch area
MIG: 21:48:39 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37620-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37620-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.out ... 
MIG: 21:53:27 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 21:53:27 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 21:53:27 : XML_INPUT_FILE: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37620-DESKTOP-EDCLT94/coregen/mig_7series_0/mig_b.prj
MIG: 21:53:27 : Component_Name: mig_7series_0
MIG: 21:53:27 : Moving mig_7series_0 ...
MIG: 21:53:27 : Moving mig_7series_0.veo ...
MIG: 21:53:27 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:53:27 : Sending back 0
MIG: 21:53:27 : xml_input_file: mig_b.prj
MIG: 21:53:27 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:53:27 : xml_input_file: mig_b.prj
MIG: 21:53:27 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:53:27 : In updateAllModelParams
MIG: 21:53:27 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:53:27 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:53:27 : XGUI hdlLanguage: Verilog
MIG: 21:53:27 : xgui vivado_mode: xpg_pa
MIG: 21:53:27 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:53:27 : Reading F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 21:53:28 : 
MIG: 21:53:28 : Inside fn mem: DDR3
MIG: 21:53:28 : detect_uiclk: 100000000
MIG: 21:53:28 : cntrl:  memtype: DDR3
MIG: 21:53:28 : 
MIG: 21:53:28 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 21:53:28 : 
MIG: 21:53:28 : 
MIG: 21:53:28 : 
MIG: 21:53:28 : 
MIG: 21:53:28 :  polarity_value: 1
MIG: 21:53:28 : 
MIG: 21:53:28 : 
MIG: 21:53:28 : cntrl:  memtype: DDR3
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 21:53:28 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 21:53:28 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:53:28 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 21:53:28 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 21:53:28 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: ECC ==> OFF
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 21:53:28 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:53:28 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:53:28 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:53:28 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 21:53:28 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 21:53:28 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 21:53:28 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 21:53:28 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 21:53:28 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 21:53:28 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 21:53:28 :  Invalid Param: DDR3_AL ==> "0"
MIG: 21:53:28 :  Invalid Param: DDR3_nAL ==> 0
MIG: 21:53:28 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 21:53:28 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 21:53:28 :  Invalid Param: DDR3_CL ==> 6
MIG: 21:53:28 :  Invalid Param: DDR3_CWL ==> 5
MIG: 21:53:28 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 21:53:28 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 21:53:28 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 21:53:28 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 21:53:28 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 21:53:28 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 21:53:28 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 21:53:28 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 21:53:28 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 21:53:28 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 21:53:28 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 21:53:28 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 21:53:28 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 21:53:28 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 21:53:28 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 21:53:28 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 21:53:28 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 21:53:28 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 21:53:28 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 21:53:28 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 21:53:28 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 21:53:28 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 21:53:28 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 21:53:28 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 21:53:28 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 21:53:28 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 21:53:28 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 21:53:28 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 21:53:28 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:53:28 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 21:53:28 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1100
MIG: 21:53:28 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 21:53:28 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:53:28 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:53:28 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 21:53:28 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 21:53:28 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h12D_9F1_C2B_C0E
MIG: 21:53:28 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 21:53:28 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_126_138_111_11B_10A_125_133_115_10B_132_102_101_128_124
MIG: 21:53:28 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12B_11A_120
MIG: 21:53:28 :  Invalid Param: DDR3_CAS_MAP ==> 12'h130
MIG: 21:53:28 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:53:28 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 21:53:28 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 21:53:28 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_135
MIG: 21:53:28 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 21:53:28 :  Invalid Param: DDR3_RAS_MAP ==> 12'h103
MIG: 21:53:28 :  Invalid Param: DDR3_WE_MAP ==> 12'h113
MIG: 21:53:28 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 21:53:28 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_037_033_035_034_036_032_038
MIG: 21:53:28 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h028_021_025_022_026_027_024_023
MIG: 21:53:28 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 21:53:28 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:53:28 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:53:28 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:53:28 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:53:28 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:53:28 :  Invalid Param: DDR3_BANK_TYPE ==> "HPL_IO"
MIG: 21:53:28 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 21:53:28 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 21:53:28 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 21:53:28 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 21:53:28 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 21:53:28 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:53:28 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 21:53:28 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 21:53:28 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 21:53:28 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 21:53:28 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 21:53:28 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 21:53:28 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 21:53:28 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 21:53:28 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 21:53:28 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:53:28 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 21:53:28 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 21:53:28 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 21:53:28 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:53:28 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 21:53:28 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 21:53:28 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 21:53:28 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 21:53:28 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 21:53:28 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:53:28 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 21:53:28 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:53:28 : 
MIG: 21:53:28 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 21:53:28 : 
MIG: 21:53:28 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:53:28 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "L"
MIG: 21:53:28 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 21:53:28 : 
MIG: 21:53:28 : 
MIG: 21:53:28 : 
MIG: 21:53:28 : Same Interface
MIG: 21:53:32 : Running synthesis.xit
MIG: 21:53:32 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:53:32 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:53:33 : Running vlog_synth_rpr.xit
MIG: 21:53:33 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:53:33 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:53:33 : Running simulation.xit
MIG: 21:53:33 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:53:33 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:53:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:53:33 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:53:33 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:53:34 : Running implementation.xit
MIG: 21:53:34 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:53:34 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:25:55 : Running customizer.xit
MIG: 22:25:55 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 22:25:55 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37620-DESKTOP-EDCLT94/coregen/mig_7series_0
MIG: 22:25:55 : synp_flow:  -- synthesis_mode: Other
MIG: 22:25:55 : outputDirectory: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37620-DESKTOP-EDCLT94/coregen/mig_7series_0/_tmp/
MIG: 22:25:55 : vivado_mode: xpg_pa
MIG: 22:25:55 :  locked false  
MIG: 22:25:55 : HDL Language: Verilog
MIG: 22:25:55 : compInfo: false
MIG: 22:25:55 : Vivado Options xc7k325tl ffg676 -2l
MIG: 22:25:55 : 1: xc7k325tl 2: ffg676 3: -2l
MIG: 22:25:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:25:55 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 22:25:55 : I am in catch area
MIG: 22:25:55 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37620-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37620-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.out ... 
MIG: 22:28:20 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 22:28:20 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 22:28:20 : XML_INPUT_FILE: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37620-DESKTOP-EDCLT94/coregen/mig_7series_0/mig_a.prj
MIG: 22:28:20 : Component_Name: mig_7series_0
MIG: 22:28:20 : Moving mig_7series_0 ...
MIG: 22:28:20 : Moving mig_7series_0.veo ...
MIG: 22:28:20 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:28:20 : Sending back 0
MIG: 22:28:20 : xml_input_file: mig_a.prj
MIG: 22:28:20 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:28:20 : xml_input_file: mig_a.prj
MIG: 22:28:20 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:28:20 : In updateAllModelParams
MIG: 22:28:20 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:28:20 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:28:20 : XGUI hdlLanguage: Verilog
MIG: 22:28:20 : xgui vivado_mode: xpg_pa
MIG: 22:28:20 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:28:20 : Reading F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 22:28:21 : 
MIG: 22:28:21 : Inside fn mem: DDR3
MIG: 22:28:21 : detect_uiclk: 100000000
MIG: 22:28:21 : cntrl:  memtype: DDR3
MIG: 22:28:21 : 
MIG: 22:28:21 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 22:28:21 : 
MIG: 22:28:21 : 
MIG: 22:28:21 : 
MIG: 22:28:21 : 
MIG: 22:28:21 :  polarity_value: 1
MIG: 22:28:21 : 
MIG: 22:28:21 : 
MIG: 22:28:21 : cntrl:  memtype: DDR3
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 22:28:21 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 22:28:21 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:28:21 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 22:28:21 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 22:28:21 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: ECC ==> OFF
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 22:28:21 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:28:21 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:28:21 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:28:21 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 22:28:21 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 22:28:21 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 22:28:21 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 22:28:21 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 22:28:21 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 22:28:21 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 22:28:21 :  Invalid Param: DDR3_AL ==> "0"
MIG: 22:28:21 :  Invalid Param: DDR3_nAL ==> 0
MIG: 22:28:21 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 22:28:21 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 22:28:21 :  Invalid Param: DDR3_CL ==> 6
MIG: 22:28:21 :  Invalid Param: DDR3_CWL ==> 5
MIG: 22:28:21 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 22:28:21 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 22:28:21 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 22:28:21 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 22:28:21 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 22:28:21 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 22:28:21 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 22:28:21 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 22:28:21 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 22:28:21 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 22:28:21 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 22:28:21 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 22:28:21 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 22:28:21 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 22:28:21 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 22:28:21 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 22:28:21 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:28:21 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 22:28:21 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 22:28:21 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 22:28:21 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 22:28:21 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 22:28:21 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 22:28:21 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 22:28:21 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 22:28:21 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 22:28:21 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 22:28:21 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 22:28:21 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:28:21 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 22:28:21 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1100
MIG: 22:28:21 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 22:28:21 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:28:21 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:28:21 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 22:28:21 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 22:28:21 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h12D_9F1_C2B_C0E
MIG: 22:28:21 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 22:28:21 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_126_138_111_11B_10A_125_133_115_10B_132_102_101_128_124
MIG: 22:28:21 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12B_11A_120
MIG: 22:28:21 :  Invalid Param: DDR3_CAS_MAP ==> 12'h130
MIG: 22:28:21 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:28:21 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 22:28:21 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 22:28:21 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_135
MIG: 22:28:21 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 22:28:21 :  Invalid Param: DDR3_RAS_MAP ==> 12'h103
MIG: 22:28:21 :  Invalid Param: DDR3_WE_MAP ==> 12'h113
MIG: 22:28:21 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 22:28:21 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_037_033_035_034_036_032_038
MIG: 22:28:21 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h028_021_025_022_026_027_024_023
MIG: 22:28:21 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 22:28:21 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:28:21 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:28:21 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:28:21 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:28:21 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:28:21 :  Invalid Param: DDR3_BANK_TYPE ==> "HPL_IO"
MIG: 22:28:21 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 22:28:21 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 22:28:21 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 22:28:21 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 22:28:21 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 22:28:21 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:28:21 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 22:28:21 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 22:28:21 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 22:28:21 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 22:28:21 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 22:28:21 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 22:28:21 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 22:28:21 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 22:28:21 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 22:28:21 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:28:21 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 22:28:21 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 22:28:21 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 22:28:21 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:28:21 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 22:28:21 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 22:28:21 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 22:28:21 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 22:28:21 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 22:28:21 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:28:21 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 22:28:21 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:28:21 : 
MIG: 22:28:21 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 22:28:21 : 
MIG: 22:28:21 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:28:21 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "L"
MIG: 22:28:21 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 22:28:21 : 
MIG: 22:28:21 : 
MIG: 22:28:21 : 
MIG: 22:28:21 : Same Interface
MIG: 22:28:25 : Running synthesis.xit
MIG: 22:28:25 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:28:25 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:28:25 : Running vlog_synth_rpr.xit
MIG: 22:28:25 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:28:25 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:28:26 : Running simulation.xit
MIG: 22:28:26 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:28:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:28:26 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:28:26 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:28:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:28:26 : Running implementation.xit
MIG: 22:28:26 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:28:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:36:40 : ################# RUNNING MIG BATCH ###################
MIG: 22:36:40 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0
MIG: 22:36:40 : synp_flow:  -- synthesis_mode: Other
MIG: 22:36:40 : outputDirectory: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:36:40 : vivado_mode: xpg_pa
MIG: 22:36:40 :  locked false  
MIG: 22:36:40 : HDL Language: Verilog
MIG: 22:36:40 : compInfo: false
MIG: 22:36:40 : Vivado Options xc7k325tl ffg676 -2l
MIG: 22:36:40 : 1: xc7k325tl 2: ffg676 3: -2l
MIG: 22:36:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:36:40 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 22:36:40 : I am in catch area
MIG: 22:36:40 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:36:49 : XML_INPUT_FILE: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:36:49 : Component_Name: mig_7series_0
MIG: 22:36:49 : Moving mig_7series_0 ...
MIG: 22:36:49 : Moving mig_7series_0.veo ...
MIG: 22:36:49 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:36:49 : Running synthesis.xit
MIG: 22:36:49 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:36:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:36:49 : Running vlog_synth_rpr.xit
MIG: 22:36:50 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:36:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:36:50 : Running simulation.xit
MIG: 22:36:50 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:36:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:36:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:36:50 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:36:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:36:50 : Running implementation.xit
MIG: 22:36:51 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:36:51 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:43:15 : Running synthesis.xit
MIG: 22:43:16 : ################# RUNNING MIG BATCH ###################
MIG: 22:43:16 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0
MIG: 22:43:16 : synp_flow:  -- synthesis_mode: Other
MIG: 22:43:16 : outputDirectory: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:43:16 : vivado_mode: xpg_pa
MIG: 22:43:16 :  locked false  
MIG: 22:43:16 : HDL Language: Verilog
MIG: 22:43:16 : compInfo: false
MIG: 22:43:16 : Vivado Options xc7k325tl ffg676 -2l
MIG: 22:43:16 : 1: xc7k325tl 2: ffg676 3: -2l
MIG: 22:43:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:43:16 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 22:43:16 : I am in catch area
MIG: 22:43:16 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:43:24 : XML_INPUT_FILE: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:43:24 : Component_Name: mig_7series_0
MIG: 22:43:24 : Moving mig_7series_0 ...
MIG: 22:43:24 : Moving mig_7series_0.veo ...
MIG: 22:43:24 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:43:24 : Running vlog_synth_rpr.xit
MIG: 22:43:24 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:43:24 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:43:25 : Running implementation.xit
MIG: 22:43:25 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:43:25 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:29:40 : xml_input_file: mig_a.prj
MIG: 15:29:40 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:29:40 : xml_input_file: mig_a.prj
MIG: 15:29:40 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:29:43 : Running customizer.xit
MIG: 15:29:44 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 15:29:44 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-48876-DESKTOP-EDCLT94/coregen/mig_7series_0
MIG: 15:29:44 : synp_flow:  -- synthesis_mode: Other
MIG: 15:29:44 : outputDirectory: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-48876-DESKTOP-EDCLT94/coregen/mig_7series_0/_tmp/
MIG: 15:29:44 : vivado_mode: xpg_pa
MIG: 15:29:44 :  locked false  
MIG: 15:29:44 : HDL Language: Verilog
MIG: 15:29:44 : compInfo: false
MIG: 15:29:44 : Vivado Options xc7k325tl ffg676 -2l
MIG: 15:29:44 : 1: xc7k325tl 2: ffg676 3: -2l
MIG: 15:29:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:29:44 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:29:44 : I am in catch area
MIG: 15:29:44 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-48876-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-48876-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.out ... 
MIG: 15:46:36 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 15:46:36 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 15:46:36 : XML_INPUT_FILE: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-48876-DESKTOP-EDCLT94/coregen/mig_7series_0/mig_b.prj
MIG: 15:46:36 : Component_Name: mig_7series_0
MIG: 15:46:36 : Moving mig_7series_0 ...
MIG: 15:46:37 : Moving mig_7series_0.veo ...
MIG: 15:46:37 : Moving mig_7series_0_xmdf.tcl ...
MIG: 15:46:37 : Sending back 0
MIG: 15:46:37 : xml_input_file: mig_b.prj
MIG: 15:46:37 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 15:46:37 : xml_input_file: mig_b.prj
MIG: 15:46:37 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 15:46:37 : In updateAllModelParams
MIG: 15:46:37 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:46:37 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:46:37 : XGUI hdlLanguage: Verilog
MIG: 15:46:37 : xgui vivado_mode: xpg_pa
MIG: 15:46:37 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:46:37 : Reading F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 15:46:38 : 
MIG: 15:46:38 : Inside fn mem: DDR3
MIG: 15:46:38 : detect_uiclk: 100000000
MIG: 15:46:38 : cntrl:  memtype: DDR3
MIG: 15:46:38 : 
MIG: 15:46:38 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:46:38 : 
MIG: 15:46:38 : 
MIG: 15:46:38 : 
MIG: 15:46:38 : 
MIG: 15:46:38 :  polarity_value: 1
MIG: 15:46:38 : 
MIG: 15:46:38 : 
MIG: 15:46:38 : cntrl:  memtype: DDR3
MIG: 15:46:38 : 
MIG: 15:46:38 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:46:38 : 
MIG: 15:46:38 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:46:38 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:46:38 : 
MIG: 15:46:38 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:46:38 : 
MIG: 15:46:38 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:46:38 : 
MIG: 15:46:38 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:46:38 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:46:38 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 15:46:38 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:46:38 : 4
MIG: 15:46:38 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 15:46:38 : 32
MIG: 15:46:38 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 15:46:38 : 4
MIG: 15:46:38 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 15:46:38 : 2
MIG: 15:46:38 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 15:46:38 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:46:38 : 
MIG: 15:46:38 :  Valid Param: ECC ==> OFF
MIG: 15:46:38 : 32
MIG: 15:46:38 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 15:46:38 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:46:38 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:46:38 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:46:38 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:46:38 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:46:38 : 
MIG: 15:46:38 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:46:38 : 
MIG: 15:46:38 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 15:46:38 : 
MIG: 15:46:38 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 15:46:38 : 
MIG: 15:46:38 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:46:38 : 
MIG: 15:46:38 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:46:38 : 
MIG: 15:46:38 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:46:38 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:46:38 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:46:38 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 15:46:38 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 15:46:38 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:46:38 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:46:38 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:46:38 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:46:38 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:46:38 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:46:38 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:46:38 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:46:38 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:46:38 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:46:38 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:46:38 : 
MIG: 15:46:38 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:46:38 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:46:38 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:46:38 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:46:38 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:46:38 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:46:38 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:46:38 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:46:38 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:46:38 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:46:38 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:46:38 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:46:38 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:46:38 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:46:38 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 15:46:38 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 15:46:38 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 15:46:38 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 15:46:38 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:46:38 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 15:46:38 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 15:46:38 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 15:46:38 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:46:38 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:46:38 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:46:38 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:46:38 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:46:38 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:46:38 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 15:46:38 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:46:38 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:46:38 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:46:38 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:46:38 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:46:38 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h12D_9F1_C2B_C0E
MIG: 15:46:38 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 15:46:38 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_126_138_111_11B_10A_125_133_115_10B_132_102_101_128_124
MIG: 15:46:38 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12B_11A_120
MIG: 15:46:38 :  Invalid Param: DDR3_CAS_MAP ==> 12'h130
MIG: 15:46:38 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:46:38 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 15:46:38 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 15:46:38 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_135
MIG: 15:46:38 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:46:38 :  Invalid Param: DDR3_RAS_MAP ==> 12'h103
MIG: 15:46:38 :  Invalid Param: DDR3_WE_MAP ==> 12'h113
MIG: 15:46:38 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 15:46:38 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_037_033_035_034_036_032_038
MIG: 15:46:38 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h028_021_025_022_026_027_024_023
MIG: 15:46:38 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_019_012_016_014_017
MIG: 15:46:38 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h001_002_007_003_006_009_000_004
MIG: 15:46:38 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_005_015_029_039
MIG: 15:46:38 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:46:38 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:46:38 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:46:38 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:46:38 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:46:38 :  Invalid Param: DDR3_BANK_TYPE ==> "HPL_IO"
MIG: 15:46:38 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 15:46:38 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:46:38 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:46:38 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:46:38 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:46:38 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:46:38 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:46:38 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:46:38 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:46:38 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:46:38 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:46:38 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:46:38 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:46:38 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 15:46:38 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 15:46:38 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:46:38 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 15:46:38 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:46:38 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:46:38 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:46:38 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:46:38 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:46:38 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:46:38 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:46:38 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:46:38 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:46:38 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:46:38 : 
MIG: 15:46:38 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:46:38 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:46:38 : 
MIG: 15:46:38 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:46:38 : 
MIG: 15:46:38 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:46:38 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "L"
MIG: 15:46:38 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:46:38 : 
MIG: 15:46:38 : 
MIG: 15:46:38 : 
MIG: 15:46:38 : Same Interface
MIG: 15:47:31 : Running synthesis.xit
MIG: 15:47:31 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:47:31 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:47:31 : Running vlog_synth_rpr.xit
MIG: 15:47:31 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:47:31 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:47:31 : Running simulation.xit
MIG: 15:47:31 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:47:31 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:47:32 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:47:32 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:47:32 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:47:32 : Running implementation.xit
MIG: 15:47:32 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:47:32 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:15:27 : ################# RUNNING MIG BATCH ###################
MIG: 16:15:27 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0
MIG: 16:15:27 : synp_flow:  -- synthesis_mode: Other
MIG: 16:15:27 : outputDirectory: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 16:15:27 : vivado_mode: xpg_pa
MIG: 16:15:27 :  locked false  
MIG: 16:15:27 : HDL Language: Verilog
MIG: 16:15:27 : compInfo: false
MIG: 16:15:27 : Vivado Options xc7k325tl ffg676 -2l
MIG: 16:15:27 : 1: xc7k325tl 2: ffg676 3: -2l
MIG: 16:15:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:15:27 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:15:27 : I am in catch area
MIG: 16:15:27 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 16:15:36 : XML_INPUT_FILE: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 16:15:36 : Component_Name: mig_7series_0
MIG: 16:15:36 : Moving mig_7series_0 ...
MIG: 16:15:36 : Moving mig_7series_0.veo ...
MIG: 16:15:36 : Moving mig_7series_0_xmdf.tcl ...
MIG: 16:15:36 : Running synthesis.xit
MIG: 16:15:36 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 16:15:36 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:15:36 : Running vlog_synth_rpr.xit
MIG: 16:15:36 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 16:15:36 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:15:37 : Running simulation.xit
MIG: 16:15:37 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 16:15:37 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:15:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:15:37 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 16:15:37 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:15:37 : Running implementation.xit
MIG: 16:15:37 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 16:15:37 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 19:57:27 : xml_input_file: mig_b.prj
MIG: 19:57:28 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 19:57:28 : xml_input_file: mig_b.prj
MIG: 19:57:28 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 19:57:31 : Running customizer.xit
MIG: 19:57:31 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 19:57:31 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-39728-DESKTOP-EDCLT94/coregen/mig_7series_0
MIG: 19:57:31 : synp_flow:  -- synthesis_mode: Other
MIG: 19:57:31 : outputDirectory: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-39728-DESKTOP-EDCLT94/coregen/mig_7series_0/_tmp/
MIG: 19:57:31 : vivado_mode: xpg_pa
MIG: 19:57:31 :  locked false  
MIG: 19:57:31 : HDL Language: Verilog
MIG: 19:57:31 : compInfo: false
MIG: 19:57:31 : Vivado Options xc7k325tl ffg676 -2l
MIG: 19:57:31 : 1: xc7k325tl 2: ffg676 3: -2l
MIG: 19:57:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:57:31 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:57:31 : I am in catch area
MIG: 19:57:31 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-39728-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-39728-DESKTOP-EDCLT94/coregen/mig_7series_0/xil_txt.out ... 
MIG: 20:00:59 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 20:00:59 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 20:00:59 : XML_INPUT_FILE: c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-39728-DESKTOP-EDCLT94/coregen/mig_7series_0/mig_a.prj
MIG: 20:00:59 : Component_Name: mig_7series_0
MIG: 20:00:59 : Moving mig_7series_0 ...
MIG: 20:00:59 : Moving mig_7series_0.veo ...
MIG: 20:00:59 : Moving mig_7series_0_xmdf.tcl ...
MIG: 20:00:59 : Sending back 0
MIG: 20:00:59 : xml_input_file: mig_a.prj
MIG: 20:00:59 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 20:00:59 : xml_input_file: mig_a.prj
MIG: 20:00:59 : Absolute path of xml_input_file: f:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 20:00:59 : In updateAllModelParams
MIG: 20:00:59 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:00:59 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:00:59 : XGUI hdlLanguage: Verilog
MIG: 20:00:59 : xgui vivado_mode: xpg_pa
MIG: 20:00:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:00:59 : Reading F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 20:01:00 : 
MIG: 20:01:00 : Inside fn mem: DDR3
MIG: 20:01:00 : detect_uiclk: 100000000
MIG: 20:01:00 : cntrl:  memtype: DDR3
MIG: 20:01:00 : 
MIG: 20:01:00 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:01:00 : 
MIG: 20:01:00 : 
MIG: 20:01:00 : 
MIG: 20:01:00 : 
MIG: 20:01:00 :  polarity_value: 1
MIG: 20:01:00 : 
MIG: 20:01:00 : 
MIG: 20:01:00 : cntrl:  memtype: DDR3
MIG: 20:01:00 : 
MIG: 20:01:00 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:01:00 : 
MIG: 20:01:00 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:01:00 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:01:00 : 
MIG: 20:01:00 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:01:00 : 
MIG: 20:01:00 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:01:00 : 
MIG: 20:01:00 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:01:00 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:01:00 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:01:00 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:01:00 : 2
MIG: 20:01:00 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:01:00 : 16
MIG: 20:01:00 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:01:00 : 2
MIG: 20:01:00 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:01:00 : 1
MIG: 20:01:00 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:01:00 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:01:00 : 
MIG: 20:01:00 :  Valid Param: ECC ==> OFF
MIG: 20:01:00 : 16
MIG: 20:01:00 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:01:00 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:01:00 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:01:00 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:01:00 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:01:00 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:01:00 : 
MIG: 20:01:00 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:01:00 : 
MIG: 20:01:00 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 20:01:00 : 
MIG: 20:01:00 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 20:01:00 : 
MIG: 20:01:00 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 20:01:00 : 
MIG: 20:01:00 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:01:00 : 
MIG: 20:01:00 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:01:00 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:01:00 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 20:01:00 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 20:01:00 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 20:01:00 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:01:00 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:01:00 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:01:00 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:01:00 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:01:00 :  Invalid Param: DDR3_CL ==> 6
MIG: 20:01:00 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:01:00 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:01:00 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 20:01:00 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:01:00 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:01:00 : 
MIG: 20:01:00 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:01:00 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:01:00 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:01:00 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 20:01:00 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 20:01:00 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:01:00 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:01:00 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 20:01:00 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:01:00 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:01:00 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:01:00 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:01:00 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:01:00 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:01:00 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 20:01:00 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 20:01:00 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 20:01:00 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 20:01:00 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:01:00 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 20:01:00 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 20:01:00 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 20:01:00 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:01:00 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:01:00 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:01:00 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:01:00 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:01:00 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1100
MIG: 20:01:00 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 20:01:00 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:01:00 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:01:00 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 20:01:00 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:01:00 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h12D_9F1_C2B_C0E
MIG: 20:01:00 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 20:01:00 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_126_138_111_11B_10A_125_133_115_10B_132_102_101_128_124
MIG: 20:01:00 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12B_11A_120
MIG: 20:01:00 :  Invalid Param: DDR3_CAS_MAP ==> 12'h130
MIG: 20:01:00 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:01:00 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 20:01:00 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 20:01:00 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_135
MIG: 20:01:00 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:01:00 :  Invalid Param: DDR3_RAS_MAP ==> 12'h103
MIG: 20:01:00 :  Invalid Param: DDR3_WE_MAP ==> 12'h113
MIG: 20:01:00 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 20:01:00 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_037_033_035_034_036_032_038
MIG: 20:01:00 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h028_021_025_022_026_027_024_023
MIG: 20:01:00 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 20:01:00 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:01:00 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:01:00 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:01:00 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:01:00 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:01:00 :  Invalid Param: DDR3_BANK_TYPE ==> "HPL_IO"
MIG: 20:01:00 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 20:01:00 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:01:00 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:01:00 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:01:00 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:01:00 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:01:00 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:01:00 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:01:00 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:01:00 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:01:00 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:01:00 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:01:00 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:01:00 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 20:01:00 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 20:01:00 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:01:00 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:01:00 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:01:00 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 20:01:00 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:01:00 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:01:00 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:01:00 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:01:00 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:01:00 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:01:00 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:01:00 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 20:01:00 : 
MIG: 20:01:00 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:01:00 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:01:00 : 
MIG: 20:01:00 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:01:00 : 
MIG: 20:01:00 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:01:00 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "L"
MIG: 20:01:00 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 20:01:00 : 
MIG: 20:01:00 : NONE
MIG: 20:01:00 : 
MIG: 20:01:00 : Same Interface
MIG: 20:02:05 : Running synthesis.xit
MIG: 20:02:05 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:02:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:02:05 : Running vlog_synth_rpr.xit
MIG: 20:02:05 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:02:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:02:06 : Running simulation.xit
MIG: 20:02:06 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:02:06 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:02:06 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:02:06 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:02:06 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:02:06 : Running implementation.xit
MIG: 20:02:06 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:02:06 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
