<stg><name>ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx_i6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx_i6"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %or_ln364_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %or_ln364

]]></Node>
<StgValue><ssdm name="or_ln364_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %add_ln381_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln381

]]></Node>
<StgValue><ssdm name="add_ln381_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i5 0, i5 %idx_i6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %while.body.i8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
while.body.i8:0 %idx_i6_load = load i5 %idx_i6

]]></Node>
<StgValue><ssdm name="idx_i6_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i8:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i8:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i8:3 %icmp_ln123 = icmp_eq  i5 %idx_i6_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i8:4 %add_ln124 = add i5 %idx_i6_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i8:5 %br_ln123 = br i1 %icmp_ln123, void %while.body.split.i18, void %ByteXor.116.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="5">
<![CDATA[
while.body.split.i18:2 %zext_ln121_10 = zext i5 %idx_i6_load

]]></Node>
<StgValue><ssdm name="zext_ln121_10"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i18:3 %add_ln121 = add i9 %add_ln381_read, i9 %zext_ln121_10

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i18:4 %zext_ln121_11 = zext i9 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_11"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i18:5 %con256_addr = getelementptr i8 %con256, i64 0, i64 %zext_ln121_11

]]></Node>
<StgValue><ssdm name="con256_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i18:13 %con256_load = load i9 %con256_addr

]]></Node>
<StgValue><ssdm name="con256_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.split.i18:16 %store_ln123 = store i5 %add_ln124, i5 %idx_i6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.split.i18:6 %xor_ln121 = xor i5 %idx_i6_load, i5 16

]]></Node>
<StgValue><ssdm name="xor_ln121"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
while.body.split.i18:7 %zext_ln121_12 = zext i5 %xor_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_12"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i18:8 %lk_addr = getelementptr i8 %lk, i64 0, i64 %zext_ln121_12

]]></Node>
<StgValue><ssdm name="lk_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i18:12 %lk_load = load i5 %lk_addr

]]></Node>
<StgValue><ssdm name="lk_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i18:13 %con256_load = load i9 %con256_addr

]]></Node>
<StgValue><ssdm name="con256_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
ByteXor.116.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.split.i18:0 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i18:1 %zext_ln121 = zext i5 %idx_i6_load

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i18:9 %add_ln121_2 = add i8 %or_ln364_read, i8 %zext_ln121

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i18:10 %zext_ln121_13 = zext i8 %add_ln121_2

]]></Node>
<StgValue><ssdm name="zext_ln121_13"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i18:11 %rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln121_13

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i18:12 %lk_load = load i5 %lk_addr

]]></Node>
<StgValue><ssdm name="lk_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i18:14 %xor_ln124 = xor i8 %con256_load, i8 %lk_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i18:15 %store_ln124 = store i8 %xor_ln124, i8 %rk_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
while.body.split.i18:17 %br_ln123 = br void %while.body.i8

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="add_ln381" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln381"/></StgValue>
</port>
<port id="50" name="lk" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lk"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="or_ln364" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="or_ln364"/></StgValue>
</port>
<port id="52" name="rk" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="rk"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="con256" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="con256"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="StgValue_54" to="idx_i6" fromId="54" toId="6">
</dataflow>
<dataflow id="57" from="_ssdm_op_Read.ap_auto.i8" to="or_ln364_read" fromId="56" toId="7">
</dataflow>
<dataflow id="58" from="or_ln364" to="or_ln364_read" fromId="51" toId="7">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.i9" to="add_ln381_read" fromId="59" toId="8">
</dataflow>
<dataflow id="61" from="add_ln381" to="add_ln381_read" fromId="49" toId="8">
</dataflow>
<dataflow id="63" from="StgValue_62" to="store_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="64" from="idx_i6" to="store_ln0" fromId="6" toId="9">
</dataflow>
<dataflow id="65" from="idx_i6" to="idx_i6_load" fromId="6" toId="11">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specpipeline_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="75" from="p_str" to="specpipeline_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="76" toId="13">
</dataflow>
<dataflow id="79" from="StgValue_78" to="empty" fromId="78" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_78" to="empty" fromId="78" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_78" to="empty" fromId="78" toId="13">
</dataflow>
<dataflow id="82" from="idx_i6_load" to="icmp_ln123" fromId="11" toId="14">
</dataflow>
<dataflow id="84" from="StgValue_83" to="icmp_ln123" fromId="83" toId="14">
</dataflow>
<dataflow id="85" from="idx_i6_load" to="add_ln124" fromId="11" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_86" to="add_ln124" fromId="86" toId="15">
</dataflow>
<dataflow id="88" from="icmp_ln123" to="br_ln123" fromId="14" toId="16">
</dataflow>
<dataflow id="89" from="idx_i6_load" to="zext_ln121_10" fromId="11" toId="17">
</dataflow>
<dataflow id="90" from="add_ln381_read" to="add_ln121" fromId="8" toId="18">
</dataflow>
<dataflow id="91" from="zext_ln121_10" to="add_ln121" fromId="17" toId="18">
</dataflow>
<dataflow id="92" from="add_ln121" to="zext_ln121_11" fromId="18" toId="19">
</dataflow>
<dataflow id="93" from="con256" to="con256_addr" fromId="53" toId="20">
</dataflow>
<dataflow id="95" from="StgValue_94" to="con256_addr" fromId="94" toId="20">
</dataflow>
<dataflow id="96" from="zext_ln121_11" to="con256_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="97" from="con256_addr" to="con256_load" fromId="20" toId="21">
</dataflow>
<dataflow id="98" from="add_ln124" to="store_ln123" fromId="15" toId="22">
</dataflow>
<dataflow id="99" from="idx_i6" to="store_ln123" fromId="6" toId="22">
</dataflow>
<dataflow id="100" from="idx_i6_load" to="xor_ln121" fromId="11" toId="23">
</dataflow>
<dataflow id="101" from="StgValue_83" to="xor_ln121" fromId="83" toId="23">
</dataflow>
<dataflow id="102" from="xor_ln121" to="zext_ln121_12" fromId="23" toId="24">
</dataflow>
<dataflow id="103" from="lk" to="lk_addr" fromId="50" toId="25">
</dataflow>
<dataflow id="104" from="StgValue_94" to="lk_addr" fromId="94" toId="25">
</dataflow>
<dataflow id="105" from="zext_ln121_12" to="lk_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="106" from="lk_addr" to="lk_load" fromId="25" toId="26">
</dataflow>
<dataflow id="107" from="con256_addr" to="con256_load" fromId="20" toId="27">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecLoopName" to="specloopname_ln121" fromId="108" toId="28">
</dataflow>
<dataflow id="111" from="empty_8" to="specloopname_ln121" fromId="110" toId="28">
</dataflow>
<dataflow id="112" from="idx_i6_load" to="zext_ln121" fromId="11" toId="29">
</dataflow>
<dataflow id="113" from="or_ln364_read" to="add_ln121_2" fromId="7" toId="30">
</dataflow>
<dataflow id="114" from="zext_ln121" to="add_ln121_2" fromId="29" toId="30">
</dataflow>
<dataflow id="115" from="add_ln121_2" to="zext_ln121_13" fromId="30" toId="31">
</dataflow>
<dataflow id="116" from="rk" to="rk_addr" fromId="52" toId="32">
</dataflow>
<dataflow id="117" from="StgValue_94" to="rk_addr" fromId="94" toId="32">
</dataflow>
<dataflow id="118" from="zext_ln121_13" to="rk_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="119" from="lk_addr" to="lk_load" fromId="25" toId="33">
</dataflow>
<dataflow id="120" from="con256_load" to="xor_ln124" fromId="27" toId="34">
</dataflow>
<dataflow id="121" from="lk_load" to="xor_ln124" fromId="33" toId="34">
</dataflow>
<dataflow id="122" from="xor_ln124" to="store_ln124" fromId="34" toId="35">
</dataflow>
<dataflow id="123" from="rk_addr" to="store_ln124" fromId="32" toId="35">
</dataflow>
<dataflow id="124" from="icmp_ln123" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="125" from="icmp_ln123" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
