#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jan  4 12:00:28 2020
# Process ID: 5204
# Current directory: C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12008
# Log file: C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 12:02:41 2020...
canning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vido/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
save_project_as dd_project C:/Users/lenovo/Desktop/dd_project -force
archive_project C:/Users/lenovo/Desktop/dd_project.xpr.zip -temp_dir C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5204-DESKTOP-GOBJLFG -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5204-DESKTOP-GOBJLFG' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5204-DESKTOP-GOBJLFG/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
