# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Projekt.srcs/sources_1/new/controler.vhd" \
"../../../../Projekt.srcs/sources_1/new/keypad_4x3.vhd" \
"../../../../Projekt.srcs/sim_1/new/tb_controler.v" \

# Do not sort compile order
nosort
