This tutorial demonstrates internal clocks of 2RPs sharing an RCLK row
<p align="center"><sup>Copyright&copy; 2021 Xilinx</sup></p>
