module m {}
impl m {
	clock wire clk = (clock wire)0u1;
	comb(clk) auto next = 4u5;
	async unsigned auto out;
	async wire nreset = 0;
	comb(clk) wire en = 1;
	reg reg1 {
		clk,
		nreset: nreset,
		en: en,
		next: next,
		data: out,
	}
}
